

================================================================
== Vitis HLS Report for 'matrixadd_Pipeline_loop_7'
================================================================
* Date:           Sun Jun 23 03:44:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49155|    49155|  0.246 ms|  0.246 ms|  49155|  49155|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_7  |    49153|    49153|         8|          6|          1|  8192|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     126|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     2|      205|     219|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     100|    -|
|Register             |        -|     -|      155|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     2|      360|     445|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U22  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  219|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U23     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  205|  219|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_104_p2     |         +|   0|  0|  21|          14|           1|
    |and_ln65_fu_159_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_98_p2     |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln65_1_fu_140_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln65_fu_134_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln65_fu_155_p2      |        or|   0|  0|   2|           1|           1|
    |s_7_2_fu_164_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 126|          63|          55|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   14|         28|
    |i_fu_52                      |   9|          2|   14|         28|
    |s_7_fu_48                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 100|         21|   65|        135|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |array_7_load_reg_203         |  32|   0|   32|          0|
    |i_fu_52                      |  14|   0|   14|          0|
    |icmp_ln63_reg_194            |   1|   0|    1|          0|
    |icmp_ln65_1_reg_213          |   1|   0|    1|          0|
    |icmp_ln65_reg_208            |   1|   0|    1|          0|
    |s_7_1_reg_235                |  32|   0|   32|          0|
    |s_7_fu_48                    |  32|   0|   32|          0|
    |s_7_load_reg_218             |  32|   0|   32|          0|
    |tmp_1_reg_230                |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 155|   0|  155|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_7|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_7|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_7|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_7|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_7|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  matrixadd_Pipeline_loop_7|  return value|
|array_7_address0  |  out|   13|   ap_memory|                    array_7|         array|
|array_7_ce0       |  out|    1|   ap_memory|                    array_7|         array|
|array_7_q0        |   in|   32|   ap_memory|                    array_7|         array|
|s_7_out           |  out|   32|      ap_vld|                    s_7_out|       pointer|
|s_7_out_ap_vld    |  out|    1|      ap_vld|                    s_7_out|       pointer|
+------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:25]   --->   Operation 11 'alloca' 's_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %array_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln63 = store i14 0, i14 %i" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 14 'store' 'store_ln63' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln25 = store i32 0, i32 %s_7" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body66"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.05ns)   --->   "%icmp_ln63 = icmp_eq  i14 %i_1, i14 8192" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 18 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.05ns)   --->   "%add_ln63 = add i14 %i_1, i14 1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 19 'add' 'add_ln63' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.body66.split, void %for.end76.exitStub" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 20 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i14 %i_1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 21 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%array_7_addr = getelementptr i32 %array_7, i64 0, i64 %zext_ln63" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:64]   --->   Operation 22 'getelementptr' 'array_7_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.29ns)   --->   "%array_7_load = load i13 %array_7_addr" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:64]   --->   Operation 23 'load' 'array_7_load' <Predicate = (!icmp_ln63)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln63 = store i14 %add_ln63, i14 %i" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 24 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 25 [1/2] (1.29ns)   --->   "%array_7_load = load i13 %array_7_addr" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:64]   --->   Operation 25 'load' 'array_7_load' <Predicate = (!icmp_ln63)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %array_7_load, i32 23, i32 30" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 26 'partselect' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %array_7_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 27 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp_s, i8 255" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 28 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 29 'icmp' 'icmp_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%s_7_load_1 = load i32 %s_7"   --->   Operation 47 'load' 's_7_load_1' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_7_out, i32 %s_7_load_1"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%s_7_load = load i32 %s_7" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:66]   --->   Operation 30 'load' 's_7_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%temp = bitcast i32 %array_7_load" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:64]   --->   Operation 31 'bitcast' 'temp' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.91ns)   --->   "%tmp_1 = fcmp_oeq  i32 %temp, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 32 'fcmp' 'tmp_1' <Predicate = (!icmp_ln63)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [5/5] (3.57ns)   --->   "%s_7_1 = fadd i32 %s_7_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:66]   --->   Operation 33 'fadd' 's_7_1' <Predicate = (!icmp_ln63)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 34 [1/2] (1.91ns)   --->   "%tmp_1 = fcmp_oeq  i32 %temp, i32 0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 34 'fcmp' 'tmp_1' <Predicate = (!icmp_ln63)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [4/5] (3.57ns)   --->   "%s_7_1 = fadd i32 %s_7_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:66]   --->   Operation 35 'fadd' 's_7_1' <Predicate = (!icmp_ln63)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 36 [3/5] (3.57ns)   --->   "%s_7_1 = fadd i32 %s_7_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:66]   --->   Operation 36 'fadd' 's_7_1' <Predicate = (!icmp_ln63)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 37 [2/5] (3.57ns)   --->   "%s_7_1 = fadd i32 %s_7_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:66]   --->   Operation 37 'fadd' 's_7_1' <Predicate = (!icmp_ln63)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 38 [1/5] (3.57ns)   --->   "%s_7_1 = fadd i32 %s_7_load, i32 %temp" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:66]   --->   Operation 38 'fadd' 's_7_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.74>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:25]   --->   Operation 39 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:25]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 41 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node s_7_2)   --->   "%or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 42 'or' 'or_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node s_7_2)   --->   "%and_ln65 = and i1 %or_ln65, i1 %tmp_1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 43 'and' 'and_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.28ns) (out node of the LUT)   --->   "%s_7_2 = select i1 %and_ln65, i32 %s_7_load, i32 %s_7_1" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:65]   --->   Operation 44 'select' 's_7_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln25 = store i32 %s_7_2, i32 %s_7" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:25]   --->   Operation 45 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.body66" [HLS-benchmarks/Inter-Block/matrixadd/matrixadd.cpp:63]   --->   Operation 46 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_7                    (alloca           ) [ 011111111]
i                      (alloca           ) [ 010000000]
specinterface_ln0      (specinterface    ) [ 000000000]
store_ln63             (store            ) [ 000000000]
store_ln25             (store            ) [ 000000000]
br_ln0                 (br               ) [ 000000000]
i_1                    (load             ) [ 000000000]
icmp_ln63              (icmp             ) [ 011111100]
add_ln63               (add              ) [ 000000000]
br_ln63                (br               ) [ 000000000]
zext_ln63              (zext             ) [ 000000000]
array_7_addr           (getelementptr    ) [ 001000000]
store_ln63             (store            ) [ 000000000]
array_7_load           (load             ) [ 000100000]
tmp_s                  (partselect       ) [ 000000000]
trunc_ln65             (trunc            ) [ 000000000]
icmp_ln65              (icmp             ) [ 011111111]
icmp_ln65_1            (icmp             ) [ 011111111]
s_7_load               (load             ) [ 011011111]
temp                   (bitcast          ) [ 010011110]
tmp_1                  (fcmp             ) [ 011001111]
s_7_1                  (fadd             ) [ 001000001]
specpipeline_ln25      (specpipeline     ) [ 000000000]
speclooptripcount_ln25 (speclooptripcount) [ 000000000]
specloopname_ln63      (specloopname     ) [ 000000000]
or_ln65                (or               ) [ 000000000]
and_ln65               (and              ) [ 000000000]
s_7_2                  (select           ) [ 000000000]
store_ln25             (store            ) [ 000000000]
br_ln63                (br               ) [ 000000000]
s_7_load_1             (load             ) [ 000000000]
write_ln0              (write            ) [ 000000000]
ret_ln0                (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_7_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_7_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="s_7_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_7/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="array_7_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="14" slack="0"/>
<pin id="67" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_7_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="13" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_7_load/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s_7_1/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln63_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="14" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln25_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="14" slack="0"/>
<pin id="97" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln63_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="14" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln63_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln63_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="14" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln63_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="14" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="6" slack="0"/>
<pin id="125" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln65_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln65_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln65_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="23" slack="0"/>
<pin id="142" dir="0" index="1" bw="23" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="s_7_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_load/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="temp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="or_ln65_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="6"/>
<pin id="157" dir="0" index="1" bw="1" slack="6"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="and_ln65_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="4"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="s_7_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="5"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_7_2/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln25_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="7"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="s_7_load_1_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_7_load_1/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="s_7_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="194" class="1005" name="icmp_ln63_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="198" class="1005" name="array_7_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="1"/>
<pin id="200" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="array_7_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="array_7_load_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_7_load "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln65_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="6"/>
<pin id="210" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln65_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="6"/>
<pin id="215" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln65_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="s_7_load_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_load "/>
</bind>
</comp>

<comp id="224" class="1005" name="temp_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="4"/>
<pin id="232" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="s_7_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_7_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="95" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="119"><net_src comp="104" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="70" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="70" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="120" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="130" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="163"><net_src comp="155" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="182"><net_src comp="48" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="52" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="197"><net_src comp="98" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="63" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="206"><net_src comp="70" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="211"><net_src comp="134" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="216"><net_src comp="140" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="221"><net_src comp="146" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="227"><net_src comp="150" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="233"><net_src comp="80" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="238"><net_src comp="76" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_7 | {}
	Port: s_7_out | {2 }
 - Input state : 
	Port: matrixadd_Pipeline_loop_7 : array_7 | {1 2 }
  - Chain level:
	State 1
		store_ln63 : 1
		store_ln25 : 1
		i_1 : 1
		icmp_ln63 : 2
		add_ln63 : 2
		br_ln63 : 3
		zext_ln63 : 2
		array_7_addr : 3
		array_7_load : 4
		store_ln63 : 3
	State 2
		tmp_s : 1
		trunc_ln65 : 1
		icmp_ln65 : 2
		icmp_ln65_1 : 2
		write_ln0 : 1
	State 3
		tmp_1 : 1
		s_7_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_76       |    2    |   205   |   219   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln63_fu_98    |    0    |    0    |    21   |
|   icmp   |    icmp_ln65_fu_134   |    0    |    0    |    15   |
|          |   icmp_ln65_1_fu_140  |    0    |    0    |    30   |
|----------|-----------------------|---------|---------|---------|
|  select  |      s_7_2_fu_164     |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln63_fu_104    |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln65_fu_155    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln65_fu_159    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_56 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_80       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln63_fu_110   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_s_fu_120     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln65_fu_130   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   205   |   342   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|array_7_addr_reg_198|   13   |
|array_7_load_reg_203|   32   |
|      i_reg_187     |   14   |
|  icmp_ln63_reg_194 |    1   |
| icmp_ln65_1_reg_213|    1   |
|  icmp_ln65_reg_208 |    1   |
|    s_7_1_reg_235   |   32   |
|  s_7_load_reg_218  |   32   |
|     s_7_reg_179    |   32   |
|    temp_reg_224    |   32   |
|    tmp_1_reg_230   |    1   |
+--------------------+--------+
|        Total       |   191  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_76    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_76    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_80    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   218  ||   1.84  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   342  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   396  |   378  |
+-----------+--------+--------+--------+--------+
