[{"DBLP title": "IEEE Std 1500 Enables Modular SoC Testing.", "DBLP authors": ["Erik Jan Marinissen", "Yervant Zorian"], "year": 2009, "MAG papers": [{"PaperId": 2165749494, "PaperTitle": "ieee std 1500 enables modular soc testing", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 53, "Affiliations": {"imec": 1.0, "virage logic": 1.0}}], "source": "ES"}, {"DBLP title": "Improved Core Isolation and Access for Hierarchical Embedded Test.", "DBLP authors": ["Benoit Nadeau-Dostie", "Saman Adham", "Russell Abbott"], "year": 2009, "MAG papers": [{"PaperId": 2067714421, "PaperTitle": "improved core isolation and access for hierarchical embedded test", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"logicvision": 3.0}}], "source": "ES"}, {"DBLP title": "Turbo1500: Core-Based Design for Test and Diagnosis.", "DBLP authors": ["Laung-Terng Wang", "Ravi Apte", "Shianling Wu", "Boryau Sheu", "Wen-Ben Jone", "Jianghao Guo", "Kuen-Jong Lee", "Wei-Shin Wang", "Xiaoqing Wen", "Hao-Jan Chao", "Jinsong Liu", "Yanlong Niu", "Yi-Chih Sung", "Chi-Chun Wang", "Fangfang Li"], "year": 2009, "MAG papers": [{"PaperId": 2079651364, "PaperTitle": "turbo1500 core based design for test and diagnosis", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"kyushu institute of technology": 1.0, "university of cincinnati": 2.0, "national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "CTL and Its Usage in the EDA Industry.", "DBLP authors": ["Rohit Kapur", "Paul Reuter", "Sandeep Bhatia", "Brion L. Keller"], "year": 2009, "MAG papers": [{"PaperId": 2076690918, "PaperTitle": "ctl and its usage in the eda industry", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cadence design systems": 2.0, "synopsys": 1.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "The ARM Cortex-A8 Microprocessor IEEE Std 1500 Wrapper.", "DBLP authors": ["Teresa L. McLaurin", "Stylianos Diamantidis", "Irakis Diamantidis"], "year": 2009, "MAG papers": [{"PaperId": 2090367362, "PaperTitle": "the arm cortex a8 microprocessor ieee std 1500 wrapper", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor.", "DBLP authors": ["Kedarnath J. Balakrishnan", "Grady Giles", "James Wingfield"], "year": 2009, "MAG papers": [{"PaperId": 2107554922, "PaperTitle": "test access mechanism in the quad core amd opteron microprocessor", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "Algorithmic Concurrent Error Detection in Complex Digital-Processing Systems.", "DBLP authors": ["Lucia Costas-Perez", "Juan J. Rodr\u00edguez-Andina"], "year": 2009, "MAG papers": [{"PaperId": 1998185212, "PaperTitle": "algorithmic concurrent error detection in complex digital processing systems", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of vigo": 2.0}}], "source": "ES"}, {"DBLP title": "Logic Mapping in Crossbar-Based Nanoarchitectures.", "DBLP authors": ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"], "year": 2009, "MAG papers": [{"PaperId": 1966570140, "PaperTitle": "logic mapping in crossbar based nanoarchitectures", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of california los angeles": 1.0, "university of illinois at chicago": 1.0}}], "source": "ES"}, {"DBLP title": "A CMOS Resizing Methodology for Analog Circuits.", "DBLP authors": ["Timoth\u00e9e Levi", "Jean Tomas", "No\u00eblle Lewis", "Pascal Fouillat"], "year": 2009, "MAG papers": [{"PaperId": 2055936709, "PaperTitle": "a cmos resizing methodology for analog circuits", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ecole normale superieure": 1.0, "university of tokyo": 1.0}}], "source": "ES"}, {"DBLP title": "The Challenges of Nanotechnology and Gigacomplexity.", "DBLP authors": ["Gadi Singer", "Rajesh Galivanche", "Srinivas Patil", "Mike Tripp"], "year": 2009, "MAG papers": [{"PaperId": 2094385314, "PaperTitle": "the challenges of nanotechnology and gigacomplexity", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "A second course on testing [review of System on Chip Test Architectures (Wang, L.-T et al., Eds.; 2007)].", "DBLP authors": ["Scott Davidson"], "year": 2009, "MAG papers": [{"PaperId": 2022922473, "PaperTitle": "a second course on testing review of system on chip test architectures wang l t et al eds 2007", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sun microsystems": 1.0}}], "source": "ES"}, {"DBLP title": "The Story behind the Intel Atom Processor Success.", "DBLP authors": ["Brad Beavers"], "year": 2009, "MAG papers": [{"PaperId": 2089380275, "PaperTitle": "the story behind the intel atom processor success", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Case Study of a 65-nm SoC Design.", "DBLP authors": ["Andrew Chang"], "year": 2009, "MAG papers": [{"PaperId": 1969649238, "PaperTitle": "case study of a 65 nm soc design", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power Design Solutions forWireless Multimedia SoCs.", "DBLP authors": ["Jean-Pierre Schoellkopf", "Philippe Magarshack"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "From Specification to High-Volume Production.", "DBLP authors": ["Manuel d&aposAbreu"], "year": 2009, "MAG papers": [{"PaperId": 2065671242, "PaperTitle": "from specification to high volume production", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sandisk": 1.0}}], "source": "ES"}, {"DBLP title": "Incremental Verification with Error Detection, Diagnosis, and Visualization.", "DBLP authors": ["Kai-Hui Chang", "David A. Papa", "Igor L. Markov", "Valeria Bertacco"], "year": 2009, "MAG papers": [{"PaperId": 2020946308, "PaperTitle": "incremental verification with error detection diagnosis and visualization", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Computing and Minimizing Cache Vulnerability to Transient Errors.", "DBLP authors": ["Wei Zhang"], "year": 2009, "MAG papers": [{"PaperId": 1969075044, "PaperTitle": "computing and minimizing cache vulnerability to transient errors", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"southern illinois university carbondale": 1.0}}], "source": "ES"}, {"DBLP title": "Test Program Generation for Communication Peripherals in Processor-Based SoC Devices.", "DBLP authors": ["Andreas Apostolakis", "Dimitris Gizopoulos", "Mihalis Psarakis", "Danilo Ravotto", "Matteo Sonza Reorda"], "year": 2009, "MAG papers": [{"PaperId": 1981991723, "PaperTitle": "test program generation for communication peripherals in processor based soc devices", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of piraeus": 3.0}}], "source": "ES"}, {"DBLP title": "Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories.", "DBLP authors": ["Li-Ming Denq", "Yu-Tsao Hsing", "Cheng-Wen Wu"], "year": 2009, "MAG papers": [{"PaperId": 2104293897, "PaperTitle": "hybrid bist scheme for multiple heterogeneous embedded memories", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Automating IEEE 1500 Core Test\u2014An EDA Perspective.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Are IEEE-1500-Compliant Cores Really Compliant to the Standard?.", "DBLP authors": ["Alfredo Benso", "Alberto Bosio", "Stefano Di Carlo", "Paolo Prinetto"], "year": 2009, "MAG papers": [{"PaperId": 1885886925, "PaperTitle": "are ieee 1500 compliant cores really compliant to the standard", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Test Data Volume Comparison: Monolithic vs. Modular SoC Testing.", "DBLP authors": ["Ozgur Sinanoglu", "Erik Jan Marinissen", "Anuja Sehgal", "Jeff Fitzgerald", "Jeff Rearick"], "year": 2009, "MAG papers": [{"PaperId": 2150516314, "PaperTitle": "test data volume comparison monolithic vs modular soc testing", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"advanced micro devices": 2.0, "imec": 1.0, "kuwait university": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Metamodels in Europe: Languages, Tools, and Applications.", "DBLP authors": ["Roberto Passerone", "Imene Ben Hafaiedh", "Susanne Graf", "Albert Benveniste", "Daniela Cancila", "Arnaud Cuccuru", "Sebastien Gerard", "Fran\u00e7ois Terrier", "Werner Damm", "Alberto Ferrari", "Leonardo Mangeruca", "Bernhard Josko", "Thomas Peikenkamp", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "MAG papers": [{"PaperId": 1987019098, "PaperTitle": "metamodels in europe languages tools and applications", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"offis": 2.0, "university of trento": 1.0, "french institute for research in computer science and automation": 1.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Metamodeling: An Emerging Representation Paradigm for System-Level Design.", "DBLP authors": ["Alberto L. Sangiovanni-Vincentelli", "Sandeep K. Shukla", "Janos Sztipanovits", "Guang Yang", "Deepak Mathaikutty"], "year": 2009, "MAG papers": [{"PaperId": 2115304935, "PaperTitle": "metamodeling an emerging representation paradigm for system level design", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of california berkeley": 1.0, "virginia tech": 1.0, "vanderbilt university": 1.0, "intel": 1.0, "national instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Comprehensive Approach to High-Performance Server Chipset Debug.", "DBLP authors": ["Ishwar Parulkar", "Babu Turumella"], "year": 2009, "MAG papers": [{"PaperId": 2103423582, "PaperTitle": "comprehensive approach to high performance server chipset debug", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Core-Based Testing of Embedded Mixed-Signal Modules in a SoC.", "DBLP authors": ["Vladimir A. Zivkovic", "Jan Schat", "Frank van der Heyden", "Geert Seuren"], "year": 2009, "MAG papers": [{"PaperId": 2073807197, "PaperTitle": "core based testing of embedded mixed signal modules in a soc", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nxp semiconductors": 4.0}}], "source": "ES"}, {"DBLP title": "An Introduction to High-Level Synthesis.", "DBLP authors": ["Philippe Coussy", "Daniel D. Gajski", "Michael Meredith", "Andr\u00e9s Takach"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "High-Level Synthesis: Past, Present, and Future.", "DBLP authors": ["Grant Martin", "Gary Smith"], "year": 2009, "MAG papers": [{"PaperId": 2094998159, "PaperTitle": "high level synthesis past present and future", "Year": 2009, "CitationCount": 217, "EstimatedCitation": 333, "Affiliations": {"tensilica": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual Roundtable: User Perspectives.", "DBLP authors": [], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Lessons and Experiences with High-Level Synthesis.", "DBLP authors": ["Soujanna Sarkar", "Shashank Dabral", "Praveen Tiwari", "Raj S. Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2085879890, "PaperTitle": "lessons and experiences with high level synthesis", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"texas instruments": 3.0}}], "source": "ES"}, {"DBLP title": "High-Level Dataflow Transformations Using Taylor Expansion Diagrams.", "DBLP authors": ["Maciej J. Ciesielski", "J\u00e9r\u00e9mie Guillot", "Daniel Gomez-Prado", "Emmanuel Boutillon"], "year": 2009, "MAG papers": [{"PaperId": 2116112404, "PaperTitle": "high level dataflow transformations using taylor expansion diagrams", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Coprocessor Synthesis from an ANSI C Specification.", "DBLP authors": ["Sumit Ahuja", "Swathi T. Gurumani", "Chad Spackman", "Sandeep K. Shukla"], "year": 2009, "MAG papers": [{"PaperId": 2036893593, "PaperTitle": "hardware coprocessor synthesis from an ansi c specification", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Subword Switching Activity Minimization to Optimize Dynamic Power Consumption.", "DBLP authors": ["Mar\u00eda C. Molina", "Rafael Ruiz-Sautua", "Alberto A. Del Barrio", "Jose Manuel Mendias"], "year": 2009, "MAG papers": [{"PaperId": 2032973930, "PaperTitle": "subword switching activity minimization to optimize dynamic power consumption", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"complutense university of madrid": 4.0}}], "source": "ES"}, {"DBLP title": "Statistical High-Level Synthesis under Process Variability.", "DBLP authors": ["Yuan Xie", "Yibo Chen"], "year": 2009, "MAG papers": [{"PaperId": 2083409181, "PaperTitle": "statistical high level synthesis under process variability", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Functional Equivalence Verification Tools in High-Level Synthesis Flows.", "DBLP authors": ["Anmol Mathur", "Masahiro Fujita", "Edmund M. Clarke", "Pascal Urard"], "year": 2009, "MAG papers": [{"PaperId": 2004144979, "PaperTitle": "functional equivalence verification tools in high level synthesis flows", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"stmicroelectronics": 1.0, "carnegie mellon university": 1.0, "university of tokyo": 1.0}}], "source": "ES"}, {"DBLP title": "Opportunities and Challenges for 3D Systems and Their Design.", "DBLP authors": ["Philip G. Emma", "Eren Kursun"], "year": 2009, "MAG papers": [{"PaperId": 2097766592, "PaperTitle": "opportunities and challenges for 3d systems and their design", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing Decoupling Capacitors in 3D Circuits for Power Grid Integrity.", "DBLP authors": ["Pingqiang Zhou", "Karthikk Sridharan", "Sachin S. Sapatnekar"], "year": 2009, "MAG papers": [{"PaperId": 1983445519, "PaperTitle": "optimizing decoupling capacitors in 3d circuits for power grid integrity", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Test Challenges for 3D Integrated Circuits.", "DBLP authors": ["Hsien-Hsin S. Lee", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 2143502515, "PaperTitle": "test challenges for 3d integrated circuits", "Year": 2009, "CitationCount": 269, "EstimatedCitation": 394, "Affiliations": {"georgia institute of technology": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "3D DRAM Design and Application to 3D Multicore Systems.", "DBLP authors": ["Hongbin Sun", "Jibang Liu", "Rakesh S. Anigundi", "Nanning Zheng", "Jian-Qiang Lu", "Kenneth Rose", "Tong Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2077105843, "PaperTitle": "3d dram design and application to 3d multicore systems", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": {"xi an jiaotong university": 2.0, "qualcomm": 1.0, "rensselaer polytechnic institute": 4.0}}], "source": "ES"}, {"DBLP title": "Mixed-Signal Production Test: A Measurement Principle Perspective.", "DBLP authors": ["Gordon W. Roberts", "Sadok Aouini"], "year": 2009, "MAG papers": [{"PaperId": 2098685036, "PaperTitle": "mixed signal production test a measurement principle perspective", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"mcgill university": 2.0}}], "source": "ES"}, {"DBLP title": "Statistics in Semiconductor Test: Going beyond Yield.", "DBLP authors": ["W. Robert Daasch", "C. Glenn Shirley", "Amit Nahar"], "year": 2009, "MAG papers": [{"PaperId": 2114167043, "PaperTitle": "statistics in semiconductor test going beyond yield", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"texas instruments": 1.0, "portland state university": 2.0}}], "source": "ES"}, {"DBLP title": "Multidimensional Test Escape Rate Modeling.", "DBLP authors": ["Kenneth M. Butler", "John M. Carulli Jr.", "Jayashree Saxena", "Amit Nahar", "W. Robert Daasch"], "year": 2009, "MAG papers": [{"PaperId": 2143830856, "PaperTitle": "multidimensional test escape rate modeling", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 4.0, "portland state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Generic Virtual Bus for Hardware Simulator Composition.", "DBLP authors": ["Martin Ruckert", "Axel B\u00f6ttcher", "Martin Hauser"], "year": 2009, "MAG papers": [{"PaperId": 2161104365, "PaperTitle": "a generic virtual bus for hardware simulator composition", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ludwig maximilian university of munich": 2.0}}], "source": "ES"}, {"DBLP title": "Robust On-Chip Signaling by Staggered and Twisted Bundle.", "DBLP authors": ["Hao Yu", "Lei He", "Mau-Chung Frank Chang"], "year": 2009, "MAG papers": [{"PaperId": 2109885924, "PaperTitle": "robust on chip signaling by staggered and twisted bundle", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california los angeles": 2.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability Implications of Bias-Temperature Instability in Digital ICs.", "DBLP authors": ["Sang Phill Park", "Kunhyuk Kang", "Kaushik Roy"], "year": 2009, "MAG papers": [{"PaperId": 1991837639, "PaperTitle": "reliability implications of bias temperature instability in digital ics", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 70, "Affiliations": {"purdue university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Modeling Low-k Dielectric Breakdown to Determine Lifetime Requirements.", "DBLP authors": ["Muhammad Bashir", "Linda Milor"], "year": 2009, "MAG papers": [{"PaperId": 2123627734, "PaperTitle": "modeling low k dielectric breakdown to determine lifetime requirements", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Overcoming Early-Life Failure and Aging for Robust Systems.", "DBLP authors": ["Yanjing Li", "Young Moon Kim", "Evelyn Mintarno", "Donald S. Gardner", "Subhasish Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2098417235, "PaperTitle": "overcoming early life failure and aging for robust systems", "Year": 2009, "CitationCount": 62, "EstimatedCitation": 82, "Affiliations": {"stanford university": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Sensor-Driven Reliability and Wearout Management.", "DBLP authors": ["Prashant Singh", "Cheng Zhuo", "Eric Karl", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "MAG papers": [{"PaperId": 2005390090, "PaperTitle": "sensor driven reliability and wearout management", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Simulation Fault Injection Method for Dependability Analysis.", "DBLP authors": ["Dongwoo Lee", "Jongwhoa Na"], "year": 2009, "MAG papers": [{"PaperId": 1988129739, "PaperTitle": "a novel simulation fault injection method for dependability analysis", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 57, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Reliability Challenges and System Performance at the Architecture Level.", "DBLP authors": ["Jude A. Rivers", "Prabhakar Kudva"], "year": 2009, "MAG papers": [{"PaperId": 1971278432, "PaperTitle": "reliability challenges and system performance at the architecture level", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "EOC: Electronic Building Blocks for Embedded Systems.", "DBLP authors": ["Tero Vallius", "Juha R\u00f6ning"], "year": 2009, "MAG papers": [{"PaperId": 2049371182, "PaperTitle": "eoc electronic building blocks for embedded systems", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of oulu": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating Emulation and Providing Full Chip Observability and Controllability.", "DBLP authors": ["Iakovos Mavroidis", "Ioannis Mavroidis", "Ioannis Papaefstathiou"], "year": 2009, "MAG papers": [{"PaperId": 2070699094, "PaperTitle": "accelerating emulation and providing full chip observability and controllability", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of crete": 2.0}}], "source": "ES"}]