// Seed: 2314100139
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign module_1.type_5 = 0;
  assign id_3 = 1;
  assign id_3 = id_3 != 1 ? 1 : 1;
endmodule
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    output supply1 module_1,
    input uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    output supply0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output logic id_12,
    input supply0 id_13,
    input wor id_14,
    output wor id_15
);
  initial begin : LABEL_0
    id_12 <= 1;
  end
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
