{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526578672639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526578672642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 14:37:52 2018 " "Processing started: Thu May 17 14:37:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526578672642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526578672642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CircuitoFinal -c CircuitoFinal --generate_functional_sim_netlist " "Command: quartus_map CircuitoFinal -c CircuitoFinal --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526578672643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526578672952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CircuitoFinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CircuitoFinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoFinal " "Found entity 1: CircuitoFinal" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/CircuitoFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578673203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526578673203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoFinal " "Elaborating entity \"CircuitoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526578673368 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "reg4bitsNovo inst11 " "Block or symbol \"reg4bitsNovo\" of instance \"inst11\" overlaps another block or symbol" {  } { { "CircuitoFinal.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/CircuitoFinal.bdf" { { 384 1472 1600 560 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1526578673396 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bitsNovo.bdf 1 1 " "Using design file reg4bitsNovo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bitsNovo " "Found entity 1: reg4bitsNovo" {  } { { "reg4bitsNovo.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/reg4bitsNovo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578673581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578673581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bitsNovo reg4bitsNovo:inst7 " "Elaborating entity \"reg4bitsNovo\" for hierarchy \"reg4bitsNovo:inst7\"" {  } { { "CircuitoFinal.bdf" "inst7" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/CircuitoFinal.bdf" { { 280 808 936 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578673583 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable-clear.bdf 1 1 " "Using design file enable-clear.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 enable-clear " "Found entity 1: enable-clear" {  } { { "enable-clear.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/enable-clear.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578673710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578673710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable-clear reg4bitsNovo:inst7\|enable-clear:inst5 " "Elaborating entity \"enable-clear\" for hierarchy \"reg4bitsNovo:inst7\|enable-clear:inst5\"" {  } { { "reg4bitsNovo.bdf" "inst5" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/reg4bitsNovo.bdf" { { 264 424 600 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578673712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Tristate4bits.bdf 1 1 " "Using design file Tristate4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Tristate4bits " "Found entity 1: Tristate4bits" {  } { { "Tristate4bits.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Tristate4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578673800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578673800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tristate4bits Tristate4bits:inst9 " "Elaborating entity \"Tristate4bits\" for hierarchy \"Tristate4bits:inst9\"" {  } { { "CircuitoFinal.bdf" "inst9" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/CircuitoFinal.bdf" { { 280 672 768 416 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578673802 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578673941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578673941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "CircuitoFinal.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/CircuitoFinal.bdf" { { 928 1216 1344 1056 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578673944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578674003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578674003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:inst\|Somador:inst " "Elaborating entity \"Somador\" for hierarchy \"ULA:inst\|Somador:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/ULA.bdf" { { 112 944 1064 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578674005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 ULA:inst\|Somador:inst\|XOR3:inst33 " "Elaborating entity \"XOR3\" for hierarchy \"ULA:inst\|Somador:inst\|XOR3:inst33\"" {  } { { "Somador.bdf" "inst33" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Somador.bdf" { { 280 696 800 360 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578674051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst\|Somador:inst\|XOR3:inst33 " "Elaborated megafunction instantiation \"ULA:inst\|Somador:inst\|XOR3:inst33\"" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Somador.bdf" { { 280 696 800 360 "inst33" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526578674052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Decodificador.bdf 1 1 " "Using design file Decodificador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578674094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578674094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador ULA:inst\|Decodificador:inst1 " "Elaborating entity \"Decodificador\" for hierarchy \"ULA:inst\|Decodificador:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/ULA.bdf" { { -104 264 360 24 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578674096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578674164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578674164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento ULA:inst\|Complemento:inst2 " "Elaborating entity \"Complemento\" for hierarchy \"ULA:inst\|Complemento:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/ULA.bdf" { { 56 480 576 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578674165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578674221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578674221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera ULA:inst\|Zera:inst5 " "Elaborating entity \"Zera\" for hierarchy \"ULA:inst\|Zera:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/ULA.bdf" { { 192 616 712 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578674223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Hex.bdf 1 1 " "Using design file Hex.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Hex " "Found entity 1: Hex" {  } { { "Hex.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/Hex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526578674293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1526578674293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex Hex:inst3 " "Elaborating entity \"Hex\" for hierarchy \"Hex:inst3\"" {  } { { "CircuitoFinal.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/lab4/CircuitoFinal/CircuitoFinal.bdf" { { 280 1192 1288 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526578674295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526578674539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 14:37:54 2018 " "Processing ended: Thu May 17 14:37:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526578674539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526578674539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526578674539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526578674539 ""}
