head	4.4;
access;
symbols
	Free-0_42:4.4
	Free-0_41:4.4
	Free-0_40:4.4
	RO_5_07:4.3
	Free-0_39:4.3
	Free-0_38:4.3
	Free-0_37:4.3
	Free-0_36:4.3
	dellis_autobuild_BaseSW:4.3
	Free-0_35:4.3
	Free-0_34:4.2
	sbrodie_sedwards_16Mar2000:4.1
	dcotton_autobuild_BaseSW:4.3
	Free-0_33:4.1
	ROL_merge:4.1
	ROL_Free-0_33:4.1
	ROL_bp:4.1
	ROL:4.1.0.10
	Free-0_32:4.1
	Ursula_merge:4.1
	mstphens_UrsulaRiscPCBuild_20Nov98:4.1
	Ursula_RiscPC:4.1.0.8
	nicke_Free_0_30:4.1.7.1
	rthornb_UrsulaBuild-19Aug1998:4.1
	UrsulaBuild_FinalSoftload:4.1
	rthornb_UrsulaBuild-12Aug1998:4.1
	aglover_UrsulaBuild-05Aug1998:4.1
	rthornb_UrsulaBuild-29Jul1998:4.1
	rthornb_UrsulaBuild-22Jul1998:4.1
	hsimons_BOCA-1_2-Release:4.1.7.1
	rthornb_UrsulaBuild-15Jul1998:4.1
	rthornb_UrsulaBuild-07Jul1998:4.1
	rthornb_UrsulaBuild-17Jun1998:4.1
	rthornb_UrsulaBuild-03Jun1998:4.1
	rthornb_UrsulaBuild-27May1998:4.1
	rthornb_UrsulaBuild-21May1998:4.1
	rthornb_UrsulaBuild_01May1998:4.1
	Spinner_RCA116:4.1.7.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Daytona:4.1.0.6
	Daytona_bp:4.1
	Ursula:4.1.0.4
	Ursula_bp:4.1
	Spinner_B7:4.1.7.1
	RO_3_71:4.1.3.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	RCA_bp:4.1
	ARTtmp:4.1.7.1.0.2
	RCA:4.1.0.2
	Spin_merge:4.1.7.1
	MergeFiles:4.1.3.1
	RO_3_70:4.1.3.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1
	RO_3_60:4.1.1.1
	StrongARM:4.1.3
	Black:4.1.1;
locks; strict;
comment	@# @;


4.4
date	2011.11.28.12.18.36;	author rsprowson;	state Exp;
branches;
next	4.3;
commitid	iKirgixLQEf066Jv;

4.3
date	2000.07.10.13.26.39;	author sbrodie;	state Exp;
branches;
next	4.2;

4.2
date	2000.05.25.16.05.16;	author sbrodie;	state Exp;
branches;
next	4.1;

4.1
date	96.11.05.09.29.53;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.3.1
	4.1.5.1
	4.1.7.1;
next	;

4.1.1.1
date	96.11.05.09.29.53;	author nturton;	state Exp;
branches;
next	;

4.1.3.1
date	96.11.05.23.29.18;	author nturton;	state Exp;
branches;
next	;

4.1.5.1
date	96.11.21.12.20.17;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.20.18.12;	author nturton;	state Exp;
branches;
next	;


desc
@@


4.4
log
@Change text formatting to be a single right justified (internationalised) icon.
Delete Doc.doc duplication.
Delete Template2D.
Excess headers removed.
Out of range SWIs returned error 0.
Some symbolic names from ModHand, HighFSI, WimpSpace used.
Fix corrupt error message in set_text due to misplaced Pull.
Uses k for thousands not Kelvins.

Version 0.40. Tagged as 'Free-0_40'
@
text
@; Copyright 1996 Acorn Computers Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
; s.SWIS

Free_SWIdecode
        Push    "R0-R2,R9,LR"

        LDR     r12,[R12]                       ; wsptr --> workspace
        CMP     R11,#1
        BGT     badswi

        WritePSRc SVC_mode,R10,,R9              ; re-enable interrupts
        CMP     R11,#1
        BNE     SWIFree_Register                ; Free_Register
        BL      RemoveEntry                     ; Free_DeRegister
swireturn
        STRVS   r0, [sp]
        ORRVS   r9, r9, #V_bit
        RestPSR r9
        Pull    "R0-R2,R9,PC"
badswi
        ADD     sp, sp, #4
        ADR     R0,ErrorBlock_ModuleBadSWI
        ADRL    R1, Title
        BL      LookupError
        Pull    "R1-R2,R9,PC"

        MakeErrorBlock ModuleBadSWI

;;Free_Register
;;In:
;;   R0 = FS number
;;   R1 = Address to call
;;   R2 = R12 value.
;;
SWIFree_Register        ROUT

        MOV     r1,r0
        LDR     r0,[sp,#1*4]
        BL      AddEntry
        B       swireturn

        LNK     s.Tail


@


4.3
log
@  Oops - loaded R0 from the wrong word on the stack.
Detail:
  WritePSRc alters the flags in 26-bit builds - stuffs up the crafty CMP
    instruction.
  Loaded the wrong register from the stack when branching to the AddEntry
    routine - results in rubbish addresses being jumped to whenever the Free
    module wants to look up free space.
Admin:
  Tested in desktop build.  No longer causes spectacular crashes.

Version 0.35. Tagged as 'Free-0_35'
@
text
@d26 2
a27 2
        BNE     SWIFree_Register
        BL      RemoveEntry
d35 1
a35 1
        ADR     R0,ErrorBlock_BadSWI
d40 1
a40 4
ErrorBlock_BadSWI
        DCD     0
        DCB     "BadSWI", 0
        ALIGN
a47 4
;;
;;


d50 4
a53 4
     MOV        r1,r0
     LDR        r0,[sp,#1*4]
     BL         AddEntry
     B          swireturn
d55 1
a55 1
     LNK        s.Tail
@


4.2
log
@  32-bit compatibility.
Detail:
  Module is 32-bit compatible
  Documentation updated to note that entry point is now called in SVC32.
Admin:
  Tested briefly on Ursula build.

Version 0.34. Tagged as 'Free-0_34'
@
text
@d25 1
d58 1
a58 1
     LDR        r0,[sp,#2*4]
@


4.1
log
@Initial revision
@
text
@d18 1
a18 1
        Push    "LR"
a19 3
        MVN     R14,#I_bit
        TSTP    R14,PC                          ; re-enable interrupts
;
d21 2
d24 10
a33 4
        CMP     R11,#maxnewswi
        ADDCC   R14,R11,#(swijptable-swijporg-4)/4    ; bodge factor
        ADDCC   PC,PC,R14,ASL #2                ; go!
swijporg
a34 1
        Push    "R1"
d37 1
a37 7
        Pull    "R1, PC"

swijptable
        B       SWIFree_Register
        B       SWIFree_DeRegister
endswijptable
maxnewswi   *   (endswijptable-swijptable)/4
a41 7
        ALIGN 

Free_SWInames
        DCB     "Free",0                ; prefix
        DCB     "Register",0
        DCB     "DeRegister",0
        DCB     0
a55 2
     Push       "r0-r2"

d57 1
a57 1
     LDR        r0,[sp,#1*4]
d59 1
a59 12
                          
     STRVS      r0,[sp]
     Pull       "r0-r2,PC"   

SWIFree_DeRegister

     Push       "r0-r2"

     BL         RemoveEntry
        
     STRVS      r0,[SP]
     Pull       "r0-r2,PC"
@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@


4.1.3.1
log
@Import from cleaned 370 CD
@
text
@@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
