/*
 * Copyright (c) 2024 Your Name
 * SPDX-License-Identifier: Apache-2.0
 */

`default_nettype none

module tt_um_example (
    input  wire [7:0] ui_in,    // Dedicated inputs
    output wire [7:0] uo_out,   // Dedicated outputs
    input  wire [7:0] uio_in,   // IOs: Input path
    output wire [7:0] uio_out,  // IOs: Output path
    output wire [7:0] uio_oe,   // IOs: Enable path (active high: 0=input, 1=output)
    input  wire        ena,      // always 1 when the design is powered, so you can ignore it
    input  wire        clk,      // clock
    input  wire        rst_n     // reset_n - low to reset
);

  // Half Adder Logic:
  // ui_in[0] = Input A, ui_in[1] = Input B
  assign uo_out[0]   = ui_in[0] ^ ui_in[1]; // Sum
  assign uo_out[1]   = ui_in[0] & ui_in[1]; // Carry
  assign uo_out[7:2] = 6'b0;                // Unused output pins set to 0

  assign uio_out = 8'b0;
  assign uio_oe  = 8'b0;

  // List all unused inputs to prevent linter warnings
  wire _unused = &{ena, clk, rst_n, ui_in[7:2], uio_in, 1'b0};

endmodule
