/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_6z[0] ? celloutsig_1_0z : celloutsig_1_11z[0];
  assign celloutsig_1_0z = ~((in_data[113] | in_data[181]) & in_data[143]);
  assign celloutsig_1_5z = in_data[104:99] + celloutsig_1_2z[7:2];
  assign celloutsig_0_1z = in_data[86:81] + { in_data[77:74], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_13z[3:1], celloutsig_1_8z, celloutsig_1_10z } + { celloutsig_1_8z, 1'h0, celloutsig_1_4z };
  reg [15:0] _05_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 16'h0000;
    else _05_ <= { celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_15z };
  assign out_data[143:128] = _05_;
  assign celloutsig_0_0z = in_data[43:35] <= in_data[89:81];
  assign celloutsig_1_1z = in_data[168:163] <= { in_data[178:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_11z[5:3], celloutsig_1_10z } <= { 1'h0, celloutsig_1_0z, celloutsig_1_3z, 1'h0 };
  assign celloutsig_1_10z = { in_data[124:110], celloutsig_1_4z, celloutsig_1_2z } || { in_data[126:105], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[114:109] < in_data[172:167];
  assign celloutsig_1_8z = { celloutsig_1_5z[3:0], celloutsig_1_4z, celloutsig_1_1z } != { 1'h0, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_17z[1:0], celloutsig_1_3z, celloutsig_1_3z } != { celloutsig_1_2z[8:6], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[116:115], celloutsig_1_0z } >> { celloutsig_1_2z[3:2], celloutsig_1_3z };
  assign celloutsig_1_13z = { in_data[164:161], celloutsig_1_3z, celloutsig_1_3z } >> celloutsig_1_11z[8:3];
  assign celloutsig_0_3z = { in_data[34:33], celloutsig_0_1z } >> in_data[32:25];
  assign celloutsig_1_6z = { in_data[143:141], celloutsig_1_1z } >> { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, 1'h0 } >> { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_9z[7:4], celloutsig_1_10z } >> in_data[122:118];
  assign celloutsig_1_2z = in_data[181:172] <<< { in_data[137:129], celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_1z;
  assign celloutsig_1_9z[7] = ~ in_data[138];
  assign celloutsig_1_9z[2] = ~ celloutsig_1_5z[1];
  assign celloutsig_1_9z[0] = ~ celloutsig_1_8z;
  assign { celloutsig_1_9z[6:3], celloutsig_1_9z[1] } = { celloutsig_1_5z[5:2], celloutsig_1_5z[0] } ~^ { in_data[137:134], celloutsig_1_1z };
  assign { out_data[96], out_data[39:32], out_data[5:0] } = { celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
