// Seed: 3525123958
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  assign module_1.id_6 = 0;
  inout wire id_1;
  logic id_4;
  wire  id_5;
  wire  id_6;
endmodule
module module_1 #(
    parameter id_16 = 32'd59
) (
    output tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    output tri1 id_6,
    input wire id_7,
    input uwire id_8,
    input wor id_9,
    output wire id_10,
    output wand id_11,
    input uwire id_12,
    output wire id_13,
    input supply0 id_14,
    output supply1 id_15,
    output uwire _id_16,
    output tri1 id_17,
    input wire id_18,
    output supply1 id_19
);
  assign id_17 = id_9;
  logic [-1 : id_16  ?  -1 'b0 : -1] id_21;
  ;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
endmodule
