/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder8(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] , \in2[5] , \in2[6] , \in2[7] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] 
, \res[5] , \res[6] , \res[7] , \res[8] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  assign _00_ = ~(\in2[7]  ^ \in1[7] );
  assign _01_ = ~\in1[5] ;
  assign _02_ = \in2[4]  & \in1[4] ;
  assign _03_ = \in2[4]  ^ \in1[4] ;
  assign _04_ = ~(\in2[3]  & \in1[3] );
  assign _05_ = \in2[3]  | \in1[3] ;
  assign _06_ = ~(\in2[2]  & \in1[2] );
  assign _07_ = \in2[2]  ^ \in1[2] ;
  assign _08_ = ~(\in2[1]  & \in1[1] );
  assign _09_ = \in2[0]  & \in1[0] ;
  assign _10_ = ~(\in2[1]  | \in1[1] );
  assign _11_ = _09_ & ~(_10_);
  assign _12_ = _08_ & ~(_11_);
  assign _13_ = _07_ & ~(_12_);
  assign _14_ = _06_ & ~(_13_);
  assign _15_ = _05_ & ~(_14_);
  assign _16_ = _04_ & ~(_15_);
  assign _17_ = _03_ & ~(_16_);
  assign _18_ = ~(_17_ | _02_);
  assign _19_ = _18_ & ~(\in2[5] );
  assign _20_ = _19_ | _01_;
  assign _21_ = \in2[5]  & ~(_18_);
  assign _22_ = _20_ & ~(_21_);
  assign _23_ = ~(\in1[6]  | \in2[6] );
  assign _24_ = _23_ | _22_;
  assign _25_ = \in1[6]  & \in2[6] ;
  assign _26_ = _24_ & ~(_25_);
  assign _27_ = _26_ | _00_;
  assign _28_ = _01_ & ~(_21_);
  assign _29_ = _28_ | _19_;
  assign _30_ = _29_ & ~(_25_);
  assign _31_ = \in2[7]  ^ \in1[7] ;
  assign _32_ = _30_ & ~(_31_);
  assign _33_ = _27_ & ~(_32_);
  assign _34_ = _23_ & ~(_31_);
  assign \res[7]  = _33_ & ~(_34_);
  assign _35_ = ~(\in1[6]  ^ \in2[6] );
  assign _36_ = _35_ | _22_;
  assign _37_ = ~(_25_ | _23_);
  assign _38_ = _29_ & ~(_37_);
  assign \res[6]  = _36_ & ~(_38_);
  assign _39_ = ~(\in1[5]  ^ \in2[5] );
  assign \res[5]  = _39_ ^ _18_;
  assign _40_ = ~(_05_ & _04_);
  assign \res[3]  = _40_ ^ _14_;
  assign _41_ = _08_ & ~(_10_);
  assign \res[1]  = _41_ ^ _09_;
  assign \res[0]  = \in2[0]  ^ \in1[0] ;
  assign _42_ = _09_ | ~(_08_);
  assign _43_ = _42_ & ~(_10_);
  assign \res[2]  = _07_ ? _12_ : _43_;
  assign _44_ = _14_ & _04_;
  assign _45_ = _05_ & ~(_44_);
  assign \res[4]  = _03_ ? _16_ : _45_;
  assign \res[8]  = 1'h1;
endmodule
