<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ise/Documents/Firmware/firmware-ethernet/ExampleProject/ise/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml scrodEthernetExample.twx
scrodEthernetExample.ncd -o scrodEthernetExample.twr scrodEthernetExample.pcf

</twCmdLine><twDesign>scrodEthernetExample.ncd</twDesign><twDesignPath>scrodEthernetExample.ncd</twDesignPath><twPCF>scrodEthernetExample.pcf</twPCF><twPcfPath>scrodEthernetExample.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2016-11-22</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_fabClk = PERIOD TIMEGRP &quot;fabClk&quot; 4 ns HIGH 50%;</twConstName><twItemCnt>382</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>119</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_PwrUpRst/r_count_0 (SLICE_X46Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.596</twSlack><twSrc BELType="FF">U_S6EthTop/U_PwrUpRst/r_state</twSrc><twDest BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_0</twDest><twTotPathDel>2.367</twTotPathDel><twClkSkew dest = "0.152" src = "0.154">0.002</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_PwrUpRst/r_state</twSrc><twDest BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fabClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X47Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_state</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_S6EthTop/fabClkRst</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_state_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count_0</twBEL></twPathDel><twLogDel>0.985</twLogDel><twRouteDel>1.382</twRouteDel><twTotDel>2.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_PwrUpRst/r_count_3 (SLICE_X46Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.616</twSlack><twSrc BELType="FF">U_S6EthTop/U_PwrUpRst/r_state</twSrc><twDest BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_3</twDest><twTotPathDel>2.347</twTotPathDel><twClkSkew dest = "0.152" src = "0.154">0.002</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_PwrUpRst/r_state</twSrc><twDest BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fabClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X47Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_state</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_S6EthTop/fabClkRst</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_state_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count_3</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>1.382</twRouteDel><twTotDel>2.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_PwrUpRst/r_count_2 (SLICE_X46Y115.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.617</twSlack><twSrc BELType="FF">U_S6EthTop/U_PwrUpRst/r_state</twSrc><twDest BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_2</twDest><twTotPathDel>2.346</twTotPathDel><twClkSkew dest = "0.152" src = "0.154">0.002</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_PwrUpRst/r_state</twSrc><twDest BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fabClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X47Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_state</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_S6EthTop/fabClkRst</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_state_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_state_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count_2</twBEL></twPathDel><twLogDel>0.964</twLogDel><twRouteDel>1.382</twRouteDel><twTotDel>2.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_fabClk = PERIOD TIMEGRP &quot;fabClk&quot; 4 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_PwrUpRst/r_count_24 (SLICE_X46Y121.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.464</twSlack><twSrc BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_24</twSrc><twDest BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_24</twDest><twTotPathDel>0.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_24</twSrc><twDest BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;24&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;24&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count&lt;24&gt;_rt</twBEL><twBEL>U_S6EthTop/U_PwrUpRst/Mcount_r_count_xor&lt;24&gt;</twBEL><twBEL>U_S6EthTop/U_PwrUpRst/r_count_24</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_PwrUpRst/r_count_13 (SLICE_X46Y118.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_13</twSrc><twDest BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_13</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_13</twSrc><twDest BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;15&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;15&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count&lt;13&gt;_rt</twBEL><twBEL>U_S6EthTop/U_PwrUpRst/Mcount_r_count_cy&lt;15&gt;</twBEL><twBEL>U_S6EthTop/U_PwrUpRst/r_count_13</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_PwrUpRst/r_count_17 (SLICE_X46Y119.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_17</twSrc><twDest BELType="FF">U_S6EthTop/U_PwrUpRst/r_count_17</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_17</twSrc><twDest BELType='FF'>U_S6EthTop/U_PwrUpRst/r_count_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twSrcClk><twPathDel><twSite>SLICE_X46Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;19&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y119.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y119.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_S6EthTop/U_PwrUpRst/r_count&lt;19&gt;</twComp><twBEL>U_S6EthTop/U_PwrUpRst/r_count&lt;17&gt;_rt</twBEL><twBEL>U_S6EthTop/U_PwrUpRst/Mcount_r_count_cy&lt;19&gt;</twBEL><twBEL>U_S6EthTop/U_PwrUpRst/r_count_17</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">fabClk_BUFG</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="18"><twPinLimitBanner>Component Switching Limit Checks: TS_fabClk = PERIOD TIMEGRP &quot;fabClk&quot; 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="19" type="MINPERIOD" name="Tdcmper_CLKIN" slack="0.430" period="4.000" constraintValue="4.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_S6EthTop/U_GtpS6/U_S6_DCM/CLKIN" logResource="U_S6EthTop/U_GtpS6/U_S6_DCM/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="fabClk_BUFG"/><twPinLimit anchorID="20" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="0.430" period="4.000" constraintValue="4.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_S6EthTop/U_GtpS6/U_S6_DCM/CLK0" logResource="U_S6EthTop/U_GtpS6/U_S6_DCM/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="U_S6EthTop/U_GtpS6/clk0"/><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_250_300" slack="1.320" period="4.000" constraintValue="2.000" deviceLimit="1.340" physResource="U_S6EthTop/U_GtpS6/U_S6_DCM/CLKIN" logResource="U_S6EthTop/U_GtpS6/U_S6_DCM/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="fabClk_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="22" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_usrClkSource = PERIOD TIMEGRP &quot;U_GtpS6/usrClkSource&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="23"><twPinLimitBanner>Component Switching Limit Checks: TS_usrClkSource = PERIOD TIMEGRP &quot;U_GtpS6/usrClkSource&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="24" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN" logResource="U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="U_S6EthTop/U_GtpS6/usrClkSource"/><twPinLimit anchorID="25" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN" logResource="U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="U_S6EthTop/U_GtpS6/usrClkSource"/><twPinLimit anchorID="26" type="MINPERIOD" name="Tdcmper_CLKIN" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN" logResource="U_S6EthTop/U_GtpS6/U_USRCLK_DCM/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="U_S6EthTop/U_GtpS6/usrClkSource"/></twPinLimitRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_U_S6EthTop_U_GtpS6_clkDv = PERIOD TIMEGRP &quot;U_S6EthTop_U_GtpS6_clkDv&quot;         TS_fabClk * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.125</twMinPer></twConstHead><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: TS_U_S6EthTop_U_GtpS6_clkDv = PERIOD TIMEGRP &quot;U_S6EthTop_U_GtpS6_clkDv&quot;
        TS_fabClk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Tgtpcper_GCLK" slack="4.875" period="8.000" constraintValue="8.000" deviceLimit="3.125" freqLimit="320.000" physResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/GCLK00" logResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/GCLK00" locationPin="GTPA1_DUAL_X0Y1.GCLK10" clockNet="U_S6EthTop/U_GtpS6/gclkDcm"/><twPinLimit anchorID="30" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="U_S6EthTop/U_GtpS6/U_DcmClkOut_BufG/I0" logResource="U_S6EthTop/U_GtpS6/U_DcmClkOut_BufG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="U_S6EthTop/U_GtpS6/clkDv"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP         &quot;U_S6EthTop_U_GtpS6_txRxUsrClkRaw&quot; TS_usrClkSource HIGH 50%;</twConstName><twItemCnt>272462</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20114</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.750</twMinPer></twConstHead><twPathRptBanner iPaths="410" iCriticalPaths="0" sType="EndPoint">Paths for end point U_CommandInterpreter/r_errFlags_3 (SLICE_X123Y79.C6), 410 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.250</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType="FF">U_CommandInterpreter/r_errFlags_3</twDest><twTotPathDel>7.610</twTotPathDel><twClkSkew dest = "0.250" src = "0.255">0.005</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType='FF'>U_CommandInterpreter/r_errFlags_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X94Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X94Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;1&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0022&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>U_CommandInterpreter/n0022</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/_n0968_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv7</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>U_CommandInterpreter/N177</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;2&gt;</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv9_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;21&gt;</twComp><twBEL>U_CommandInterpreter/r_errFlags_3_dpot</twBEL><twBEL>U_CommandInterpreter/r_errFlags_3</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.974</twRouteDel><twTotDel>7.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.286</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType="FF">U_CommandInterpreter/r_errFlags_3</twDest><twTotPathDel>7.574</twTotPathDel><twClkSkew dest = "0.250" src = "0.255">0.005</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType='FF'>U_CommandInterpreter/r_errFlags_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X94Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X94Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;1&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/n0024&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_CommandInterpreter/n0024</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/_n0968_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv7</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>U_CommandInterpreter/N177</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;2&gt;</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv9_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;21&gt;</twComp><twBEL>U_CommandInterpreter/r_errFlags_3_dpot</twBEL><twBEL>U_CommandInterpreter/r_errFlags_3</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.938</twRouteDel><twTotDel>7.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.299</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twSrc><twDest BELType="FF">U_CommandInterpreter/r_errFlags_3</twDest><twTotPathDel>7.558</twTotPathDel><twClkSkew dest = "0.250" src = "0.258">0.008</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twSrc><twDest BELType='FF'>U_CommandInterpreter/r_errFlags_3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X94Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X94Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;14&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0022&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>U_CommandInterpreter/n0022</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/_n0968_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv7</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>U_CommandInterpreter/N177</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;2&gt;</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv9_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y79.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;21&gt;</twComp><twBEL>U_CommandInterpreter/r_errFlags_3_dpot</twBEL><twBEL>U_CommandInterpreter/r_errFlags_3</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.922</twRouteDel><twTotDel>7.558</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="410" iCriticalPaths="0" sType="EndPoint">Paths for end point U_CommandInterpreter/r_errFlags_12 (SLICE_X123Y75.D4), 410 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.256</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType="FF">U_CommandInterpreter/r_errFlags_12</twDest><twTotPathDel>7.599</twTotPathDel><twClkSkew dest = "0.245" src = "0.255">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType='FF'>U_CommandInterpreter/r_errFlags_12</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X94Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X94Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;1&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0022&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>U_CommandInterpreter/n0022</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/_n0968_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv7</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>U_CommandInterpreter/N177</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;2&gt;</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv9_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;12&gt;</twComp><twBEL>U_CommandInterpreter/r_errFlags_12_dpot</twBEL><twBEL>U_CommandInterpreter/r_errFlags_12</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.963</twRouteDel><twTotDel>7.599</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.292</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType="FF">U_CommandInterpreter/r_errFlags_12</twDest><twTotPathDel>7.563</twTotPathDel><twClkSkew dest = "0.245" src = "0.255">0.010</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType='FF'>U_CommandInterpreter/r_errFlags_12</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X94Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X94Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;1&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/n0024&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_CommandInterpreter/n0024</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/_n0968_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv7</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>U_CommandInterpreter/N177</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;2&gt;</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv9_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;12&gt;</twComp><twBEL>U_CommandInterpreter/r_errFlags_12_dpot</twBEL><twBEL>U_CommandInterpreter/r_errFlags_12</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.927</twRouteDel><twTotDel>7.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twSrc><twDest BELType="FF">U_CommandInterpreter/r_errFlags_12</twDest><twTotPathDel>7.547</twTotPathDel><twClkSkew dest = "0.245" src = "0.258">0.013</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twSrc><twDest BELType='FF'>U_CommandInterpreter/r_errFlags_12</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X94Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X94Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;14&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>userRxDataChannels&lt;1&gt;&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0001&lt;31&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y77.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>U_CommandInterpreter/n0001&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_state_FSM_FFd4-In8</twComp><twBEL>U_CommandInterpreter/n0022&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>U_CommandInterpreter/n0022</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/n0024&lt;31&gt;1</twComp><twBEL>U_CommandInterpreter/_n0968_inv6</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv6</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv7</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y82.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv7</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>U_CommandInterpreter/Mmux__n086468</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>U_CommandInterpreter/N177</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;2&gt;</twComp><twBEL>U_CommandInterpreter/_n0968_inv9_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>U_CommandInterpreter/_n0968_inv9_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_CommandInterpreter/r_errFlags&lt;12&gt;</twComp><twBEL>U_CommandInterpreter/r_errFlags_12_dpot</twBEL><twBEL>U_CommandInterpreter/r_errFlags_12</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>4.911</twRouteDel><twTotDel>7.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10219" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3 (SLICE_X45Y116.A5), 10219 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_2</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twDest><twTotPathDel>7.522</twTotPathDel><twClkSkew dest = "0.867" src = "0.949">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_2</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X51Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32&lt;2&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y110.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y110.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd27</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y112.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y113.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_14</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_122_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_122</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_141_o_BUS_0023_add_132_OUT&lt;15&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_122_rt.1</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_141_o_BUS_0023_add_132_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_141_o_BUS_0023_add_132_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDataLast</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In7_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twBEL></twPathDel><twLogDel>3.038</twLogDel><twRouteDel>4.484</twRouteDel><twTotDel>7.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_2</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twDest><twTotPathDel>7.446</twTotPathDel><twClkSkew dest = "0.867" src = "0.949">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_2</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X51Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X51Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32&lt;2&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y110.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y110.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_lut&lt;2&gt;</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd27</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y112.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_10</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y115.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_141_o_BUS_0023_add_132_OUT_cy&lt;11&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112_rt.1</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_141_o_BUS_0023_add_132_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_141_o_BUS_0023_add_132_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_141_o_BUS_0023_add_132_OUT&lt;15&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_141_o_BUS_0023_add_132_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_141_o_BUS_0023_add_132_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDataLast</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In7_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twBEL></twPathDel><twLogDel>2.990</twLogDel><twRouteDel>4.456</twRouteDel><twTotDel>7.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_19</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twDest><twTotPathDel>7.439</twTotPathDel><twClkSkew dest = "0.867" src = "0.949">0.082</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_19</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X53Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X53Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32&lt;19&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y110.DX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_data32&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y110.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd1_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_71</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y111.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_72</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd27</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y112.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.225</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_112</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y113.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_142</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd2_cy&lt;0&gt;_14</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_122_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_122</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_141_o_BUS_0023_add_132_OUT&lt;15&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/ADDERTREE_INTERNAL_Madd_122_rt.1</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/Madd_GND_141_o_BUS_0023_add_132_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/GND_141_o_BUS_0023_add_132_OUT&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxDataLast</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In7_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3-In9</twBEL><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/r_state_FSM_FFd3</twBEL></twPathDel><twLogDel>2.840</twLogDel><twRouteDel>4.599</twRouteDel><twTotDel>7.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP
        &quot;U_S6EthTop_U_GtpS6_txRxUsrClkRaw&quot; TS_usrClkSource HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X29Y180.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>0.589</twTotPathDel><twClkSkew dest = "1.411" src = "1.214">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_S6EthTop/ethUsrClk62</twSrcClk><twPathDel><twSite>SLICE_X30Y180.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y180.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y180.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.589</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X29Y180.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twTotPathDel>0.624</twTotPathDel><twClkSkew dest = "1.411" src = "1.214">-0.197</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y180.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_S6EthTop/ethUsrClk62</twSrcClk><twPathDel><twSite>SLICE_X30Y180.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y180.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.331</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y180.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.331</twRouteDel><twTotDel>0.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X22Y116.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.107</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twTotPathDel>0.631</twTotPathDel><twClkSkew dest = "1.338" src = "1.139">-0.199</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_S6EthTop/ethUsrClk62</twSrcClk><twPathDel><twSite>SLICE_X22Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y116.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.356</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y116.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.356</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ethClk125</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP
        &quot;U_S6EthTop_U_GtpS6_txRxUsrClkRaw&quot; TS_usrClkSource HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="4.875" period="8.000" constraintValue="8.000" deviceLimit="3.125" freqLimit="320.000" physResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK0" logResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK0" clockNet="ethClk125"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="4.875" period="8.000" constraintValue="8.000" deviceLimit="3.125" freqLimit="320.000" physResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK1" logResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK1" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK1" clockNet="ethClk125"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="4.875" period="8.000" constraintValue="8.000" deviceLimit="3.125" freqLimit="320.000" physResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK0" logResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK0" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK0" clockNet="ethClk125"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP         &quot;U_S6EthTop_U_GtpS6_txRxUsrClk2Raw&quot; TS_usrClkSource * 2 HIGH 50%;</twConstName><twItemCnt>4042</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>959</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.748</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_9 (SLICE_X6Y189.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.126</twSlack><twSrc BELType="FF">U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_9</twDest><twTotPathDel>5.318</twTotPathDel><twClkSkew dest = "2.310" src = "2.541">0.231</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X34Y144.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_S6EthTop/ethClk62Rst</twComp><twBEL>U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">4.468</twDelInfo><twComp>U_S6EthTop/ethClk62Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y189.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data&lt;11&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_9</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>4.468</twRouteDel><twTotDel>5.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">U_S6EthTop/ethUsrClk62</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_11 (SLICE_X6Y189.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.129</twSlack><twSrc BELType="FF">U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_11</twDest><twTotPathDel>5.315</twTotPathDel><twClkSkew dest = "2.310" src = "2.541">0.231</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X34Y144.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_S6EthTop/ethClk62Rst</twComp><twBEL>U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">4.468</twDelInfo><twComp>U_S6EthTop/ethClk62Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y189.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data&lt;11&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_11</twBEL></twPathDel><twLogDel>0.847</twLogDel><twRouteDel>4.468</twRouteDel><twTotDel>5.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">U_S6EthTop/ethUsrClk62</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_10 (SLICE_X6Y189.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.137</twSlack><twSrc BELType="FF">U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_10</twDest><twTotPathDel>5.307</twTotPathDel><twClkSkew dest = "2.310" src = "2.541">0.231</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X34Y144.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_S6EthTop/ethClk62Rst</twComp><twBEL>U_S6EthTop/U_RstSync62/G_RisingEdgeClock.cdc_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y189.SR</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">4.468</twDelInfo><twComp>U_S6EthTop/ethClk62Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y189.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data&lt;11&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/r_rxDataPipe[0]_data_10</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>4.468</twRouteDel><twTotDel>5.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">U_S6EthTop/ethUsrClk62</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP
        &quot;U_S6EthTop_U_GtpS6_txRxUsrClk2Raw&quot; TS_usrClkSource * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X54Y188.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twDest><twTotPathDel>0.577</twTotPathDel><twClkSkew dest = "1.412" src = "1.214">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X54Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y188.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y188.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">U_S6EthTop/ethUsrClk62</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X23Y132.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.055</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew dest = "1.256" src = "1.061">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X22Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y132.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">U_S6EthTop/ethUsrClk62</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X23Y132.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType="FF">U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twTotPathDel>0.591</twTotPathDel><twClkSkew dest = "1.256" src = "1.061">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twSrc><twDest BELType='FF'>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">ethClk125</twSrcClk><twPathDel><twSite>SLICE_X22Y132.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y132.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y132.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">U_S6EthTop/ethUsrClk62</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP
        &quot;U_S6EthTop_U_GtpS6_txRxUsrClk2Raw&quot; TS_usrClkSource * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="9.750" period="16.000" constraintValue="16.000" deviceLimit="6.250" freqLimit="160.000" physResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK20" logResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK20" clockNet="U_S6EthTop/ethUsrClk62"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tgtpcper_RXUSRCLK" slack="9.750" period="16.000" constraintValue="16.000" deviceLimit="6.250" freqLimit="160.000" physResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK21" logResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/RXUSRCLK21" locationPin="GTPA1_DUAL_X0Y1.RXUSRCLK21" clockNet="U_S6EthTop/ethUsrClk62"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tgtpcper_TXUSRCLK" slack="9.750" period="16.000" constraintValue="16.000" deviceLimit="6.250" freqLimit="160.000" physResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK20" logResource="U_S6EthTop/U_GtpS6/U_GtpS6Tile/gtpa1_dual_i/TXUSRCLK20" locationPin="GTPA1_DUAL_X0Y1.TXUSRCLK20" clockNet="U_S6EthTop/ethUsrClk62"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="77"><twConstRollup name="TS_fabClk" fullName="TS_fabClk = PERIOD TIMEGRP &quot;fabClk&quot; 4 ns HIGH 50%;" type="origin" depth="0" requirement="4.000" prefType="period" actual="3.570" actualRollup="1.562" errors="0" errorRollup="0" items="382" itemsRollup="0"/><twConstRollup name="TS_U_S6EthTop_U_GtpS6_clkDv" fullName="TS_U_S6EthTop_U_GtpS6_clkDv = PERIOD TIMEGRP &quot;U_S6EthTop_U_GtpS6_clkDv&quot;         TS_fabClk * 2 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="3.125" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="78"><twConstRollup name="TS_usrClkSource" fullName="TS_usrClkSource = PERIOD TIMEGRP &quot;U_GtpS6/usrClkSource&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.340" actualRollup="7.750" errors="0" errorRollup="0" items="0" itemsRollup="276504"/><twConstRollup name="TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw" fullName="TS_U_S6EthTop_U_GtpS6_txRxUsrClkRaw = PERIOD TIMEGRP         &quot;U_S6EthTop_U_GtpS6_txRxUsrClkRaw&quot; TS_usrClkSource HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.750" actualRollup="N/A" errors="0" errorRollup="0" items="272462" itemsRollup="0"/><twConstRollup name="TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw" fullName="TS_U_S6EthTop_U_GtpS6_txRxUsrClk2Raw = PERIOD TIMEGRP         &quot;U_S6EthTop_U_GtpS6_txRxUsrClk2Raw&quot; TS_usrClkSource * 2 HIGH 50%;" type="child" depth="1" requirement="16.000" prefType="period" actual="11.748" actualRollup="N/A" errors="0" errorRollup="0" items="4042" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="79">0</twUnmetConstCnt><twDataSheet anchorID="80" twNameLen="15"><twClk2SUList anchorID="81" twDestWidth="7"><twDest>fabClkN</twDest><twClk2SU><twSrc>fabClkN</twSrc><twRiseRise>2.404</twRiseRise></twClk2SU><twClk2SU><twSrc>fabClkP</twSrc><twRiseRise>2.404</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="82" twDestWidth="7"><twDest>fabClkP</twDest><twClk2SU><twSrc>fabClkN</twSrc><twRiseRise>2.404</twRiseRise></twClk2SU><twClk2SU><twSrc>fabClkP</twSrc><twRiseRise>2.404</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="83"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>276886</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>24834</twConnCnt></twConstCov><twStats anchorID="84"><twMinPer>11.748</twMinPer><twFootnote number="1" /><twMaxFreq>85.121</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Sep 22 03:10:44 2018 </twTimestamp></twFoot><twClientInfo anchorID="85"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 673 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
