[INF:CM0023] Creating log file ../../build/regression/TypespecMask/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<90> s<89> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<flash_ctrl_erase> u<2> t<StringConst> p<3> l<1:8> el<1:24>
n<> u<3> t<Module_ansi_header> p<87> c<1> s<34> l<1:1> el<1:25>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<3:14> el<3:19>
n<17> u<5> t<IntConst> p<6> l<3:20> el<3:22>
n<> u<6> t<Primary_literal> p<7> c<5> l<3:20> el<3:22>
n<> u<7> t<Constant_primary> p<8> c<6> l<3:20> el<3:22>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<3:20> el<3:22>
n<0> u<9> t<IntConst> p<10> l<3:23> el<3:24>
n<> u<10> t<Primary_literal> p<11> c<9> l<3:23> el<3:24>
n<> u<11> t<Constant_primary> p<12> c<10> l<3:23> el<3:24>
n<> u<12> t<Constant_expression> p<13> c<11> l<3:23> el<3:24>
n<> u<13> t<Constant_range> p<14> c<8> l<3:20> el<3:24>
n<> u<14> t<Packed_dimension> p<15> c<13> l<3:19> el<3:25>
n<> u<15> t<Data_type> p<16> c<4> l<3:14> el<3:25>
n<> u<16> t<Data_type_or_implicit> p<29> c<15> s<28> l<3:14> el<3:25>
n<BankAddrMask> u<17> t<StringConst> p<27> s<26> l<3:26> el<3:38>
n<15> u<18> t<IntConst> p<19> l<3:43> el<3:45>
n<> u<19> t<Primary_literal> p<20> c<18> l<3:43> el<3:45>
n<> u<20> t<Constant_primary> p<21> c<19> l<3:43> el<3:45>
n<> u<21> t<Constant_expression> p<22> c<20> l<3:43> el<3:45>
n<> u<22> t<Constant_primary> p<24> c<21> l<3:42> el<3:46>
n<> u<23> t<Unary_Tilda> p<24> s<22> l<3:41> el<3:42>
n<> u<24> t<Constant_expression> p<25> c<23> l<3:41> el<3:46>
n<> u<25> t<Constant_mintypmax_expression> p<26> c<24> l<3:41> el<3:46>
n<> u<26> t<Constant_param_expression> p<27> c<25> l<3:41> el<3:46>
n<> u<27> t<Param_assignment> p<28> c<17> l<3:26> el<3:46>
n<> u<28> t<List_of_param_assignments> p<29> c<27> l<3:26> el<3:46>
n<> u<29> t<Local_parameter_declaration> p<30> c<16> l<3:3> el<3:46>
n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<3:3> el<3:47>
n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<3:3> el<3:47>
n<> u<32> t<Module_common_item> p<33> c<31> l<3:3> el<3:47>
n<> u<33> t<Module_or_generate_item> p<34> c<32> l<3:3> el<3:47>
n<> u<34> t<Non_port_module_item> p<87> c<33> s<52> l<3:3> el<3:47>
n<> u<35> t<IntegerAtomType_Int> p<36> l<5:13> el<5:16>
n<> u<36> t<Data_type> p<37> c<35> l<5:13> el<5:16>
n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<5:13> el<5:16>
n<NMioPads> u<38> t<StringConst> p<45> s<44> l<5:17> el<5:25>
n<8> u<39> t<IntConst> p<40> l<5:28> el<5:29>
n<> u<40> t<Primary_literal> p<41> c<39> l<5:28> el<5:29>
n<> u<41> t<Constant_primary> p<42> c<40> l<5:28> el<5:29>
n<> u<42> t<Constant_expression> p<43> c<41> l<5:28> el<5:29>
n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<5:28> el<5:29>
n<> u<44> t<Constant_param_expression> p<45> c<43> l<5:28> el<5:29>
n<> u<45> t<Param_assignment> p<46> c<38> l<5:17> el<5:29>
n<> u<46> t<List_of_param_assignments> p<47> c<45> l<5:17> el<5:29>
n<> u<47> t<Parameter_declaration> p<48> c<37> l<5:3> el<5:29>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<5:3> el<5:30>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<5:3> el<5:30>
n<> u<50> t<Module_common_item> p<51> c<49> l<5:3> el<5:30>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<5:3> el<5:30>
n<> u<52> t<Non_port_module_item> p<87> c<51> s<86> l<5:3> el<5:30>
n<> u<53> t<IntVec_TypeLogic> p<70> s<69> l<6:13> el<6:18>
n<NMioPads> u<54> t<StringConst> p<55> l<6:20> el<6:28>
n<> u<55> t<Primary_literal> p<56> c<54> l<6:20> el<6:28>
n<> u<56> t<Constant_primary> p<57> c<55> l<6:20> el<6:28>
n<> u<57> t<Constant_expression> p<63> c<56> s<62> l<6:20> el<6:28>
n<1> u<58> t<IntConst> p<59> l<6:31> el<6:32>
n<> u<59> t<Primary_literal> p<60> c<58> l<6:31> el<6:32>
n<> u<60> t<Constant_primary> p<61> c<59> l<6:31> el<6:32>
n<> u<61> t<Constant_expression> p<63> c<60> l<6:31> el<6:32>
n<> u<62> t<BinOp_Minus> p<63> s<61> l<6:29> el<6:30>
n<> u<63> t<Constant_expression> p<68> c<57> s<67> l<6:20> el<6:32>
n<0> u<64> t<IntConst> p<65> l<6:33> el<6:34>
n<> u<65> t<Primary_literal> p<66> c<64> l<6:33> el<6:34>
n<> u<66> t<Constant_primary> p<67> c<65> l<6:33> el<6:34>
n<> u<67> t<Constant_expression> p<68> c<66> l<6:33> el<6:34>
n<> u<68> t<Constant_range> p<69> c<63> l<6:20> el<6:34>
n<> u<69> t<Packed_dimension> p<70> c<68> l<6:19> el<6:35>
n<> u<70> t<Data_type> p<71> c<53> l<6:13> el<6:35>
n<> u<71> t<Data_type_or_implicit> p<81> c<70> s<80> l<6:13> el<6:35>
n<ConnectDioIn> u<72> t<StringConst> p<79> s<78> l<6:36> el<6:48>
n<8'b11110000> u<73> t<IntConst> p<74> l<6:51> el<6:62>
n<> u<74> t<Primary_literal> p<75> c<73> l<6:51> el<6:62>
n<> u<75> t<Constant_primary> p<76> c<74> l<6:51> el<6:62>
n<> u<76> t<Constant_expression> p<77> c<75> l<6:51> el<6:62>
n<> u<77> t<Constant_mintypmax_expression> p<78> c<76> l<6:51> el<6:62>
n<> u<78> t<Constant_param_expression> p<79> c<77> l<6:51> el<6:62>
n<> u<79> t<Param_assignment> p<80> c<72> l<6:36> el<6:62>
n<> u<80> t<List_of_param_assignments> p<81> c<79> l<6:36> el<6:62>
n<> u<81> t<Parameter_declaration> p<82> c<71> l<6:3> el<6:62>
n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<6:3> el<6:63>
n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<6:3> el<6:63>
n<> u<84> t<Module_common_item> p<85> c<83> l<6:3> el<6:63>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<6:3> el<6:63>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<6:3> el<6:63>
n<> u<87> t<Module_declaration> p<88> c<3> l<1:1> el<8:10>
n<> u<88> t<Description> p<89> c<87> l<1:1> el<8:10>
n<> u<89> t<Source_text> p<90> c<88> l<1:1> el<8:10>
n<> u<90> t<Top_level_rule> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1: No timescale set for "flash_ctrl_erase".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@flash_ctrl_erase".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@flash_ctrl_erase".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TypespecMask/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TypespecMask/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TypespecMask/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@flash_ctrl_erase)
|vpiElaborated:1
|vpiName:work@flash_ctrl_erase
|uhdmallModules:
\_module: work@flash_ctrl_erase (work@flash_ctrl_erase) dut.sv:1:1: , endln:8:10, parent:work@flash_ctrl_erase
  |vpiFullName:work@flash_ctrl_erase
  |vpiParameter:
  \_parameter: (work@flash_ctrl_erase.BankAddrMask), line:3:26, endln:3:38, parent:work@flash_ctrl_erase
    |vpiTypespec:
    \_logic_typespec: , line:3:14, endln:3:19, parent:work@flash_ctrl_erase.BankAddrMask
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:17
          |vpiSize:64
          |UINT:17
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLocalParam:1
    |vpiName:BankAddrMask
    |vpiFullName:work@flash_ctrl_erase.BankAddrMask
  |vpiParameter:
  \_parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:25, parent:work@flash_ctrl_erase
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:5:13, endln:5:16, parent:work@flash_ctrl_erase.NMioPads
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NMioPads
    |vpiFullName:work@flash_ctrl_erase.NMioPads
  |vpiParameter:
  \_parameter: (work@flash_ctrl_erase.ConnectDioIn), line:6:36, endln:6:48, parent:work@flash_ctrl_erase
    |BIN:11110000
    |vpiTypespec:
    \_logic_typespec: , line:6:13, endln:6:18, parent:work@flash_ctrl_erase.ConnectDioIn
      |vpiRange:
      \_range: , line:6:20, endln:6:34
        |vpiLeftRange:
        \_operation: , line:6:20, endln:6:32
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (NMioPads), line:6:20, endln:6:28
            |vpiName:NMioPads
          |vpiOperand:
          \_constant: , line:6:31, endln:6:32
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:33, endln:6:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ConnectDioIn
    |vpiFullName:work@flash_ctrl_erase.ConnectDioIn
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:46, parent:work@flash_ctrl_erase
    |vpiRhs:
    \_operation: , line:3:41, endln:3:46
      |vpiOpType:4
      |vpiOperand:
      \_constant: , line:3:43, endln:3:45
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@flash_ctrl_erase.BankAddrMask), line:3:26, endln:3:38, parent:work@flash_ctrl_erase
  |vpiParamAssign:
  \_param_assign: , line:5:17, endln:5:29, parent:work@flash_ctrl_erase
    |vpiRhs:
    \_constant: , line:5:28, endln:5:29
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_int_typespec: , line:5:13, endln:5:16, parent:work@flash_ctrl_erase.NMioPads
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:25, parent:work@flash_ctrl_erase
  |vpiParamAssign:
  \_param_assign: , line:6:36, endln:6:62, parent:work@flash_ctrl_erase
    |vpiRhs:
    \_constant: , line:6:51, endln:6:62
      |vpiDecompile:8'b11110000
      |vpiSize:8
      |BIN:11110000
      |vpiTypespec:
      \_logic_typespec: , line:6:13, endln:6:18, parent:work@flash_ctrl_erase.ConnectDioIn
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@flash_ctrl_erase.ConnectDioIn), line:6:36, endln:6:48, parent:work@flash_ctrl_erase
  |vpiDefName:work@flash_ctrl_erase
|uhdmtopModules:
\_module: work@flash_ctrl_erase (work@flash_ctrl_erase) dut.sv:1:1: , endln:8:10
  |vpiName:work@flash_ctrl_erase
  |vpiParameter:
  \_parameter: (work@flash_ctrl_erase.BankAddrMask), line:3:26, endln:3:38, parent:work@flash_ctrl_erase
    |vpiTypespec:
    \_logic_typespec: , line:3:14, endln:3:19, parent:work@flash_ctrl_erase.BankAddrMask
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:17
          |vpiSize:64
          |UINT:17
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLocalParam:1
    |vpiName:BankAddrMask
    |vpiFullName:work@flash_ctrl_erase.BankAddrMask
  |vpiParameter:
  \_parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:25, parent:work@flash_ctrl_erase
    |UINT:8
    |vpiTypespec:
    \_int_typespec: , line:5:13, endln:5:16, parent:work@flash_ctrl_erase.NMioPads
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NMioPads
    |vpiFullName:work@flash_ctrl_erase.NMioPads
  |vpiParameter:
  \_parameter: (work@flash_ctrl_erase.ConnectDioIn), line:6:36, endln:6:48, parent:work@flash_ctrl_erase
    |BIN:11110000
    |vpiTypespec:
    \_logic_typespec: , line:6:13, endln:6:18, parent:work@flash_ctrl_erase.ConnectDioIn
      |vpiRange:
      \_range: , line:6:20, endln:6:34
        |vpiLeftRange:
        \_operation: , line:6:20, endln:6:32
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@flash_ctrl_erase.ConnectDioIn.NMioPads), line:6:20, endln:6:28
            |vpiName:NMioPads
            |vpiFullName:work@flash_ctrl_erase.ConnectDioIn.NMioPads
            |vpiActual:
            \_constant: , line:5:28, endln:5:29
              |vpiDecompile:8
              |vpiSize:32
              |UINT:8
              |vpiTypespec:
              \_int_typespec: , line:5:13, endln:5:16, parent:work@flash_ctrl_erase.NMioPads
              |vpiConstType:9
          |vpiOperand:
          \_constant: , line:6:31, endln:6:32
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:33, endln:6:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ConnectDioIn
    |vpiFullName:work@flash_ctrl_erase.ConnectDioIn
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:46, parent:work@flash_ctrl_erase
    |vpiRhs:
    \_constant: , line:3:41, endln:3:46
      |vpiDecompile:262128
      |vpiSize:18
      |UINT:262128
      |vpiTypespec:
      \_logic_typespec: , line:3:14, endln:3:19, parent:work@flash_ctrl_erase.BankAddrMask
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@flash_ctrl_erase.BankAddrMask), line:3:26, endln:3:38, parent:work@flash_ctrl_erase
  |vpiParamAssign:
  \_param_assign: , line:5:17, endln:5:29, parent:work@flash_ctrl_erase
    |vpiRhs:
    \_constant: , line:5:28, endln:5:29
    |vpiLhs:
    \_parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:25, parent:work@flash_ctrl_erase
  |vpiParamAssign:
  \_param_assign: , line:6:36, endln:6:62, parent:work@flash_ctrl_erase
    |vpiRhs:
    \_constant: , line:6:51, endln:6:62
      |vpiDecompile:8'b11110000
      |vpiSize:8
      |BIN:11110000
      |vpiTypespec:
      \_logic_typespec: , line:6:13, endln:6:18, parent:work@flash_ctrl_erase.ConnectDioIn
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@flash_ctrl_erase.ConnectDioIn), line:6:36, endln:6:48, parent:work@flash_ctrl_erase
  |vpiDefName:work@flash_ctrl_erase
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TypespecMask/dut.sv | ${SURELOG_DIR}/build/regression/TypespecMask/roundtrip/dut_000.sv | 2 | 8 | 

