<stg><name>expectation_cost<3></name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
entry:0 %argmax_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="argmax_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %result_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %d_addr = getelementptr i32 %d, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
entry:15 %d_load = load i4 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %d_addr_1 = getelementptr i32 %d, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="d_addr_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
entry:15 %d_load = load i4 %d_addr

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
entry:16 %d_load_1 = load i4 %d_addr_1

]]></Node>
<StgValue><ssdm name="d_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %d_addr_2 = getelementptr i32 %d, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="d_addr_2"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
entry:16 %d_load_1 = load i4 %d_addr_1

]]></Node>
<StgValue><ssdm name="d_load_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
entry:17 %d_load_2 = load i4 %d_addr_2

]]></Node>
<StgValue><ssdm name="d_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %d_addr_3 = getelementptr i32 %d, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="d_addr_3"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
entry:17 %d_load_2 = load i4 %d_addr_2

]]></Node>
<StgValue><ssdm name="d_load_2"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
entry:18 %d_load_3 = load i4 %d_addr_3

]]></Node>
<StgValue><ssdm name="d_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %d_addr_4 = getelementptr i32 %d, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="d_addr_4"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
entry:18 %d_load_3 = load i4 %d_addr_3

]]></Node>
<StgValue><ssdm name="d_load_3"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
entry:19 %d_load_4 = load i4 %d_addr_4

]]></Node>
<StgValue><ssdm name="d_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %d_addr_5 = getelementptr i32 %d, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="d_addr_5"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
entry:19 %d_load_4 = load i4 %d_addr_4

]]></Node>
<StgValue><ssdm name="d_load_4"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %d_load_5 = load i4 %d_addr_5

]]></Node>
<StgValue><ssdm name="d_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %d_addr_6 = getelementptr i32 %d, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="d_addr_6"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
entry:20 %d_load_5 = load i4 %d_addr_5

]]></Node>
<StgValue><ssdm name="d_load_5"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
entry:21 %d_load_6 = load i4 %d_addr_6

]]></Node>
<StgValue><ssdm name="d_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %d_addr_7 = getelementptr i32 %d, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="d_addr_7"/></StgValue>
</operation>

<operation id="36" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
entry:21 %d_load_6 = load i4 %d_addr_6

]]></Node>
<StgValue><ssdm name="d_load_6"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %d_load_7 = load i4 %d_addr_7

]]></Node>
<StgValue><ssdm name="d_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %d_addr_8 = getelementptr i32 %d, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="d_addr_8"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
entry:22 %d_load_7 = load i4 %d_addr_7

]]></Node>
<StgValue><ssdm name="d_load_7"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
entry:23 %d_load_8 = load i4 %d_addr_8

]]></Node>
<StgValue><ssdm name="d_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="41" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
entry:23 %d_load_8 = load i4 %d_addr_8

]]></Node>
<StgValue><ssdm name="d_load_8"/></StgValue>
</operation>

<operation id="42" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
entry:24 %call_ln0 = call void @expectation_cost<3>_Pipeline_VITIS_LOOP_177_1, i32 %state_re, i32 %state_im, i32 %d_load, i32 %d_load_1, i32 %d_load_2, i32 %d_load_3, i32 %d_load_4, i32 %d_load_5, i32 %d_load_6, i32 %d_load_7, i32 %d_load_8, i32 %result_loc, i32 %argmax_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="43" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
entry:24 %call_ln0 = call void @expectation_cost<3>_Pipeline_VITIS_LOOP_177_1, i32 %state_re, i32 %state_im, i32 %d_load, i32 %d_load_1, i32 %d_load_2, i32 %d_load_3, i32 %d_load_4, i32 %d_load_5, i32 %d_load_6, i32 %d_load_7, i32 %d_load_8, i32 %result_loc, i32 %argmax_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="44" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %d, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:25 %result_loc_load = load i32 %result_loc

]]></Node>
<StgValue><ssdm name="result_loc_load"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:26 %argmax_loc_load = load i32 %argmax_loc

]]></Node>
<StgValue><ssdm name="argmax_loc_load"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:27 %mrv = insertvalue i64 <undef>, i32 %result_loc_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
entry:28 %mrv_1 = insertvalue i64 %mrv, i32 %argmax_loc_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64">
<![CDATA[
entry:29 %ret_ln194 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln194"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="state_re" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="state_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="state_im" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="state_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="d" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="d"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="argmax_loc" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_67" to="result_loc" fromId="67" toId="14">
</dataflow>
<dataflow id="70" from="d" to="d_addr" fromId="66" toId="15">
</dataflow>
<dataflow id="72" from="StgValue_71" to="d_addr" fromId="71" toId="15">
</dataflow>
<dataflow id="73" from="StgValue_71" to="d_addr" fromId="71" toId="15">
</dataflow>
<dataflow id="74" from="d_addr" to="d_load" fromId="15" toId="16">
</dataflow>
<dataflow id="75" from="d" to="d_addr_1" fromId="66" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_71" to="d_addr_1" fromId="71" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_67" to="d_addr_1" fromId="67" toId="17">
</dataflow>
<dataflow id="78" from="d_addr" to="d_load" fromId="15" toId="18">
</dataflow>
<dataflow id="79" from="d_addr_1" to="d_load_1" fromId="17" toId="19">
</dataflow>
<dataflow id="80" from="d" to="d_addr_2" fromId="66" toId="20">
</dataflow>
<dataflow id="81" from="StgValue_71" to="d_addr_2" fromId="71" toId="20">
</dataflow>
<dataflow id="83" from="StgValue_82" to="d_addr_2" fromId="82" toId="20">
</dataflow>
<dataflow id="84" from="d_addr_1" to="d_load_1" fromId="17" toId="21">
</dataflow>
<dataflow id="85" from="d_addr_2" to="d_load_2" fromId="20" toId="22">
</dataflow>
<dataflow id="86" from="d" to="d_addr_3" fromId="66" toId="23">
</dataflow>
<dataflow id="87" from="StgValue_71" to="d_addr_3" fromId="71" toId="23">
</dataflow>
<dataflow id="89" from="StgValue_88" to="d_addr_3" fromId="88" toId="23">
</dataflow>
<dataflow id="90" from="d_addr_2" to="d_load_2" fromId="20" toId="24">
</dataflow>
<dataflow id="91" from="d_addr_3" to="d_load_3" fromId="23" toId="25">
</dataflow>
<dataflow id="92" from="d" to="d_addr_4" fromId="66" toId="26">
</dataflow>
<dataflow id="93" from="StgValue_71" to="d_addr_4" fromId="71" toId="26">
</dataflow>
<dataflow id="95" from="StgValue_94" to="d_addr_4" fromId="94" toId="26">
</dataflow>
<dataflow id="96" from="d_addr_3" to="d_load_3" fromId="23" toId="27">
</dataflow>
<dataflow id="97" from="d_addr_4" to="d_load_4" fromId="26" toId="28">
</dataflow>
<dataflow id="98" from="d" to="d_addr_5" fromId="66" toId="29">
</dataflow>
<dataflow id="99" from="StgValue_71" to="d_addr_5" fromId="71" toId="29">
</dataflow>
<dataflow id="101" from="StgValue_100" to="d_addr_5" fromId="100" toId="29">
</dataflow>
<dataflow id="102" from="d_addr_4" to="d_load_4" fromId="26" toId="30">
</dataflow>
<dataflow id="103" from="d_addr_5" to="d_load_5" fromId="29" toId="31">
</dataflow>
<dataflow id="104" from="d" to="d_addr_6" fromId="66" toId="32">
</dataflow>
<dataflow id="105" from="StgValue_71" to="d_addr_6" fromId="71" toId="32">
</dataflow>
<dataflow id="107" from="StgValue_106" to="d_addr_6" fromId="106" toId="32">
</dataflow>
<dataflow id="108" from="d_addr_5" to="d_load_5" fromId="29" toId="33">
</dataflow>
<dataflow id="109" from="d_addr_6" to="d_load_6" fromId="32" toId="34">
</dataflow>
<dataflow id="110" from="d" to="d_addr_7" fromId="66" toId="35">
</dataflow>
<dataflow id="111" from="StgValue_71" to="d_addr_7" fromId="71" toId="35">
</dataflow>
<dataflow id="113" from="StgValue_112" to="d_addr_7" fromId="112" toId="35">
</dataflow>
<dataflow id="114" from="d_addr_6" to="d_load_6" fromId="32" toId="36">
</dataflow>
<dataflow id="115" from="d_addr_7" to="d_load_7" fromId="35" toId="37">
</dataflow>
<dataflow id="116" from="d" to="d_addr_8" fromId="66" toId="38">
</dataflow>
<dataflow id="117" from="StgValue_71" to="d_addr_8" fromId="71" toId="38">
</dataflow>
<dataflow id="119" from="StgValue_118" to="d_addr_8" fromId="118" toId="38">
</dataflow>
<dataflow id="120" from="d_addr_7" to="d_load_7" fromId="35" toId="39">
</dataflow>
<dataflow id="121" from="d_addr_8" to="d_load_8" fromId="38" toId="40">
</dataflow>
<dataflow id="122" from="d_addr_8" to="d_load_8" fromId="38" toId="41">
</dataflow>
<dataflow id="124" from="expectation_cost<3>_Pipeline_VITIS_LOOP_177_1" to="call_ln0" fromId="123" toId="42">
</dataflow>
<dataflow id="125" from="state_re" to="call_ln0" fromId="64" toId="42">
</dataflow>
<dataflow id="126" from="state_im" to="call_ln0" fromId="65" toId="42">
</dataflow>
<dataflow id="127" from="d_load" to="call_ln0" fromId="18" toId="42">
</dataflow>
<dataflow id="128" from="d_load_1" to="call_ln0" fromId="21" toId="42">
</dataflow>
<dataflow id="129" from="d_load_2" to="call_ln0" fromId="24" toId="42">
</dataflow>
<dataflow id="130" from="d_load_3" to="call_ln0" fromId="27" toId="42">
</dataflow>
<dataflow id="131" from="d_load_4" to="call_ln0" fromId="30" toId="42">
</dataflow>
<dataflow id="132" from="d_load_5" to="call_ln0" fromId="33" toId="42">
</dataflow>
<dataflow id="133" from="d_load_6" to="call_ln0" fromId="36" toId="42">
</dataflow>
<dataflow id="134" from="d_load_7" to="call_ln0" fromId="39" toId="42">
</dataflow>
<dataflow id="135" from="d_load_8" to="call_ln0" fromId="41" toId="42">
</dataflow>
<dataflow id="136" from="result_loc" to="call_ln0" fromId="14" toId="42">
</dataflow>
<dataflow id="137" from="argmax_loc" to="call_ln0" fromId="13" toId="42">
</dataflow>
<dataflow id="138" from="expectation_cost<3>_Pipeline_VITIS_LOOP_177_1" to="call_ln0" fromId="123" toId="43">
</dataflow>
<dataflow id="139" from="state_re" to="call_ln0" fromId="64" toId="43">
</dataflow>
<dataflow id="140" from="state_im" to="call_ln0" fromId="65" toId="43">
</dataflow>
<dataflow id="141" from="d_load" to="call_ln0" fromId="18" toId="43">
</dataflow>
<dataflow id="142" from="d_load_1" to="call_ln0" fromId="21" toId="43">
</dataflow>
<dataflow id="143" from="d_load_2" to="call_ln0" fromId="24" toId="43">
</dataflow>
<dataflow id="144" from="d_load_3" to="call_ln0" fromId="27" toId="43">
</dataflow>
<dataflow id="145" from="d_load_4" to="call_ln0" fromId="30" toId="43">
</dataflow>
<dataflow id="146" from="d_load_5" to="call_ln0" fromId="33" toId="43">
</dataflow>
<dataflow id="147" from="d_load_6" to="call_ln0" fromId="36" toId="43">
</dataflow>
<dataflow id="148" from="d_load_7" to="call_ln0" fromId="39" toId="43">
</dataflow>
<dataflow id="149" from="d_load_8" to="call_ln0" fromId="41" toId="43">
</dataflow>
<dataflow id="150" from="result_loc" to="call_ln0" fromId="14" toId="43">
</dataflow>
<dataflow id="151" from="argmax_loc" to="call_ln0" fromId="13" toId="43">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="152" toId="44">
</dataflow>
<dataflow id="154" from="state_im" to="specmemcore_ln0" fromId="65" toId="44">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="44">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="44">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specmemcore_ln0" fromId="159" toId="44">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="152" toId="45">
</dataflow>
<dataflow id="162" from="state_re" to="specmemcore_ln0" fromId="64" toId="45">
</dataflow>
<dataflow id="163" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="45">
</dataflow>
<dataflow id="164" from="StgValue_157" to="specmemcore_ln0" fromId="157" toId="45">
</dataflow>
<dataflow id="165" from="StgValue_159" to="specmemcore_ln0" fromId="159" toId="45">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="152" toId="46">
</dataflow>
<dataflow id="167" from="d" to="specmemcore_ln0" fromId="66" toId="46">
</dataflow>
<dataflow id="168" from="StgValue_155" to="specmemcore_ln0" fromId="155" toId="46">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specmemcore_ln0" fromId="169" toId="46">
</dataflow>
<dataflow id="171" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="46">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="172" toId="47">
</dataflow>
<dataflow id="174" from="d" to="specinterface_ln0" fromId="66" toId="47">
</dataflow>
<dataflow id="176" from="empty_3" to="specinterface_ln0" fromId="175" toId="47">
</dataflow>
<dataflow id="178" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="179" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="180" toId="47">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="47">
</dataflow>
<dataflow id="184" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="185" from="empty_0" to="specinterface_ln0" fromId="180" toId="47">
</dataflow>
<dataflow id="186" from="empty_0" to="specinterface_ln0" fromId="180" toId="47">
</dataflow>
<dataflow id="187" from="empty_0" to="specinterface_ln0" fromId="180" toId="47">
</dataflow>
<dataflow id="188" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="189" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="190" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="191" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="192" from="empty_0" to="specinterface_ln0" fromId="180" toId="47">
</dataflow>
<dataflow id="193" from="empty_0" to="specinterface_ln0" fromId="180" toId="47">
</dataflow>
<dataflow id="195" from="StgValue_194" to="specinterface_ln0" fromId="194" toId="47">
</dataflow>
<dataflow id="196" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="197" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="47">
</dataflow>
<dataflow id="198" from="result_loc" to="result_loc_load" fromId="14" toId="48">
</dataflow>
<dataflow id="199" from="argmax_loc" to="argmax_loc_load" fromId="13" toId="49">
</dataflow>
<dataflow id="201" from="StgValue_200" to="mrv" fromId="200" toId="50">
</dataflow>
<dataflow id="202" from="result_loc_load" to="mrv" fromId="48" toId="50">
</dataflow>
<dataflow id="203" from="mrv" to="mrv_1" fromId="50" toId="51">
</dataflow>
<dataflow id="204" from="argmax_loc_load" to="mrv_1" fromId="49" toId="51">
</dataflow>
<dataflow id="205" from="mrv_1" to="ret_ln194" fromId="51" toId="52">
</dataflow>
</dataflows>


</stg>
