
Code.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000518a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000164  00800060  0000518a  0000521e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000a  008001c4  008001c4  00005382  2**0
                  ALLOC
  3 .stab         00002718  00000000  00000000  00005384  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f6e  00000000  00000000  00007a9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00008a0a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f0  00000000  00000000  00008baa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002ce6  00000000  00000000  00008d9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001354  00000000  00000000  0000ba80  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001308  00000000  00000000  0000cdd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000e0dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000340  00000000  00000000  0000e29c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000021ec  00000000  00000000  0000e5dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  000107c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 07 27 	jmp	0x4e0e	; 0x4e0e <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 58 27 	jmp	0x4eb0	; 0x4eb0 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e8       	ldi	r30, 0x8A	; 138
      68:	f1 e5       	ldi	r31, 0x51	; 81
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 3c       	cpi	r26, 0xC4	; 196
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 ec       	ldi	r26, 0xC4	; 196
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3c       	cpi	r26, 0xCE	; 206
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 b2 27 	call	0x4f64	; 0x4f64 <main>
      8a:	0c 94 c3 28 	jmp	0x5186	; 0x5186 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__fixunssfsi>:
     190:	ef 92       	push	r14
     192:	ff 92       	push	r15
     194:	0f 93       	push	r16
     196:	1f 93       	push	r17
     198:	7b 01       	movw	r14, r22
     19a:	8c 01       	movw	r16, r24
     19c:	20 e0       	ldi	r18, 0x00	; 0
     19e:	30 e0       	ldi	r19, 0x00	; 0
     1a0:	40 e0       	ldi	r20, 0x00	; 0
     1a2:	5f e4       	ldi	r21, 0x4F	; 79
     1a4:	0e 94 ad 10 	call	0x215a	; 0x215a <__gesf2>
     1a8:	88 23       	and	r24, r24
     1aa:	8c f0       	brlt	.+34     	; 0x1ce <__fixunssfsi+0x3e>
     1ac:	c8 01       	movw	r24, r16
     1ae:	b7 01       	movw	r22, r14
     1b0:	20 e0       	ldi	r18, 0x00	; 0
     1b2:	30 e0       	ldi	r19, 0x00	; 0
     1b4:	40 e0       	ldi	r20, 0x00	; 0
     1b6:	5f e4       	ldi	r21, 0x4F	; 79
     1b8:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__subsf3>
     1bc:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1c0:	9b 01       	movw	r18, r22
     1c2:	ac 01       	movw	r20, r24
     1c4:	20 50       	subi	r18, 0x00	; 0
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 48       	sbci	r21, 0x80	; 128
     1cc:	06 c0       	rjmp	.+12     	; 0x1da <__fixunssfsi+0x4a>
     1ce:	c8 01       	movw	r24, r16
     1d0:	b7 01       	movw	r22, r14
     1d2:	0e 94 0d 11 	call	0x221a	; 0x221a <__fixsfsi>
     1d6:	9b 01       	movw	r18, r22
     1d8:	ac 01       	movw	r20, r24
     1da:	b9 01       	movw	r22, r18
     1dc:	ca 01       	movw	r24, r20
     1de:	1f 91       	pop	r17
     1e0:	0f 91       	pop	r16
     1e2:	ff 90       	pop	r15
     1e4:	ef 90       	pop	r14
     1e6:	08 95       	ret

000001e8 <__udivdi3>:
     1e8:	ae e5       	ldi	r26, 0x5E	; 94
     1ea:	b0 e0       	ldi	r27, 0x00	; 0
     1ec:	ea ef       	ldi	r30, 0xFA	; 250
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	0c 94 8c 28 	jmp	0x5118	; 0x5118 <__prologue_saves__>
     1f4:	a8 e0       	ldi	r26, 0x08	; 8
     1f6:	4e 01       	movw	r8, r28
     1f8:	08 94       	sec
     1fa:	81 1c       	adc	r8, r1
     1fc:	91 1c       	adc	r9, r1
     1fe:	f4 01       	movw	r30, r8
     200:	6a 2e       	mov	r6, r26
     202:	11 92       	st	Z+, r1
     204:	6a 94       	dec	r6
     206:	e9 f7       	brne	.-6      	; 0x202 <__udivdi3+0x1a>
     208:	29 83       	std	Y+1, r18	; 0x01
     20a:	3a 83       	std	Y+2, r19	; 0x02
     20c:	4b 83       	std	Y+3, r20	; 0x03
     20e:	5c 83       	std	Y+4, r21	; 0x04
     210:	6d 83       	std	Y+5, r22	; 0x05
     212:	7e 83       	std	Y+6, r23	; 0x06
     214:	8f 83       	std	Y+7, r24	; 0x07
     216:	98 87       	std	Y+8, r25	; 0x08
     218:	ce 01       	movw	r24, r28
     21a:	09 96       	adiw	r24, 0x09	; 9
     21c:	fc 01       	movw	r30, r24
     21e:	11 92       	st	Z+, r1
     220:	aa 95       	dec	r26
     222:	e9 f7       	brne	.-6      	; 0x21e <__udivdi3+0x36>
     224:	a9 86       	std	Y+9, r10	; 0x09
     226:	ba 86       	std	Y+10, r11	; 0x0a
     228:	cb 86       	std	Y+11, r12	; 0x0b
     22a:	dc 86       	std	Y+12, r13	; 0x0c
     22c:	ed 86       	std	Y+13, r14	; 0x0d
     22e:	fe 86       	std	Y+14, r15	; 0x0e
     230:	0f 87       	std	Y+15, r16	; 0x0f
     232:	18 8b       	std	Y+16, r17	; 0x10
     234:	29 84       	ldd	r2, Y+9	; 0x09
     236:	3a 84       	ldd	r3, Y+10	; 0x0a
     238:	4b 84       	ldd	r4, Y+11	; 0x0b
     23a:	5c 84       	ldd	r5, Y+12	; 0x0c
     23c:	ed 84       	ldd	r14, Y+13	; 0x0d
     23e:	fe 84       	ldd	r15, Y+14	; 0x0e
     240:	0f 85       	ldd	r16, Y+15	; 0x0f
     242:	18 89       	ldd	r17, Y+16	; 0x10
     244:	69 80       	ldd	r6, Y+1	; 0x01
     246:	7a 80       	ldd	r7, Y+2	; 0x02
     248:	8b 80       	ldd	r8, Y+3	; 0x03
     24a:	9c 80       	ldd	r9, Y+4	; 0x04
     24c:	6d a6       	std	Y+45, r6	; 0x2d
     24e:	7e a6       	std	Y+46, r7	; 0x2e
     250:	8f a6       	std	Y+47, r8	; 0x2f
     252:	98 aa       	std	Y+48, r9	; 0x30
     254:	6d 80       	ldd	r6, Y+5	; 0x05
     256:	7e 80       	ldd	r7, Y+6	; 0x06
     258:	8f 80       	ldd	r8, Y+7	; 0x07
     25a:	98 84       	ldd	r9, Y+8	; 0x08
     25c:	e1 14       	cp	r14, r1
     25e:	f1 04       	cpc	r15, r1
     260:	01 05       	cpc	r16, r1
     262:	11 05       	cpc	r17, r1
     264:	09 f0       	breq	.+2      	; 0x268 <__udivdi3+0x80>
     266:	b3 c3       	rjmp	.+1894   	; 0x9ce <__stack+0x16f>
     268:	62 14       	cp	r6, r2
     26a:	73 04       	cpc	r7, r3
     26c:	84 04       	cpc	r8, r4
     26e:	95 04       	cpc	r9, r5
     270:	08 f0       	brcs	.+2      	; 0x274 <__udivdi3+0x8c>
     272:	3d c1       	rjmp	.+634    	; 0x4ee <__udivdi3+0x306>
     274:	00 e0       	ldi	r16, 0x00	; 0
     276:	20 16       	cp	r2, r16
     278:	00 e0       	ldi	r16, 0x00	; 0
     27a:	30 06       	cpc	r3, r16
     27c:	01 e0       	ldi	r16, 0x01	; 1
     27e:	40 06       	cpc	r4, r16
     280:	00 e0       	ldi	r16, 0x00	; 0
     282:	50 06       	cpc	r5, r16
     284:	88 f4       	brcc	.+34     	; 0x2a8 <__udivdi3+0xc0>
     286:	1f ef       	ldi	r17, 0xFF	; 255
     288:	21 16       	cp	r2, r17
     28a:	31 04       	cpc	r3, r1
     28c:	41 04       	cpc	r4, r1
     28e:	51 04       	cpc	r5, r1
     290:	39 f0       	breq	.+14     	; 0x2a0 <__udivdi3+0xb8>
     292:	30 f0       	brcs	.+12     	; 0x2a0 <__udivdi3+0xb8>
     294:	48 e0       	ldi	r20, 0x08	; 8
     296:	e4 2e       	mov	r14, r20
     298:	f1 2c       	mov	r15, r1
     29a:	01 2d       	mov	r16, r1
     29c:	11 2d       	mov	r17, r1
     29e:	18 c0       	rjmp	.+48     	; 0x2d0 <__udivdi3+0xe8>
     2a0:	ee 24       	eor	r14, r14
     2a2:	ff 24       	eor	r15, r15
     2a4:	87 01       	movw	r16, r14
     2a6:	14 c0       	rjmp	.+40     	; 0x2d0 <__udivdi3+0xe8>
     2a8:	20 e0       	ldi	r18, 0x00	; 0
     2aa:	22 16       	cp	r2, r18
     2ac:	20 e0       	ldi	r18, 0x00	; 0
     2ae:	32 06       	cpc	r3, r18
     2b0:	20 e0       	ldi	r18, 0x00	; 0
     2b2:	42 06       	cpc	r4, r18
     2b4:	21 e0       	ldi	r18, 0x01	; 1
     2b6:	52 06       	cpc	r5, r18
     2b8:	30 f0       	brcs	.+12     	; 0x2c6 <__udivdi3+0xde>
     2ba:	38 e1       	ldi	r19, 0x18	; 24
     2bc:	e3 2e       	mov	r14, r19
     2be:	f1 2c       	mov	r15, r1
     2c0:	01 2d       	mov	r16, r1
     2c2:	11 2d       	mov	r17, r1
     2c4:	05 c0       	rjmp	.+10     	; 0x2d0 <__udivdi3+0xe8>
     2c6:	20 e1       	ldi	r18, 0x10	; 16
     2c8:	e2 2e       	mov	r14, r18
     2ca:	f1 2c       	mov	r15, r1
     2cc:	01 2d       	mov	r16, r1
     2ce:	11 2d       	mov	r17, r1
     2d0:	d2 01       	movw	r26, r4
     2d2:	c1 01       	movw	r24, r2
     2d4:	0e 2c       	mov	r0, r14
     2d6:	04 c0       	rjmp	.+8      	; 0x2e0 <__udivdi3+0xf8>
     2d8:	b6 95       	lsr	r27
     2da:	a7 95       	ror	r26
     2dc:	97 95       	ror	r25
     2de:	87 95       	ror	r24
     2e0:	0a 94       	dec	r0
     2e2:	d2 f7       	brpl	.-12     	; 0x2d8 <__udivdi3+0xf0>
     2e4:	8c 57       	subi	r24, 0x7C	; 124
     2e6:	9f 4f       	sbci	r25, 0xFF	; 255
     2e8:	dc 01       	movw	r26, r24
     2ea:	2c 91       	ld	r18, X
     2ec:	80 e2       	ldi	r24, 0x20	; 32
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	a0 e0       	ldi	r26, 0x00	; 0
     2f2:	b0 e0       	ldi	r27, 0x00	; 0
     2f4:	8e 19       	sub	r24, r14
     2f6:	9f 09       	sbc	r25, r15
     2f8:	a0 0b       	sbc	r26, r16
     2fa:	b1 0b       	sbc	r27, r17
     2fc:	7c 01       	movw	r14, r24
     2fe:	8d 01       	movw	r16, r26
     300:	e2 1a       	sub	r14, r18
     302:	f1 08       	sbc	r15, r1
     304:	01 09       	sbc	r16, r1
     306:	11 09       	sbc	r17, r1
     308:	e1 14       	cp	r14, r1
     30a:	f1 04       	cpc	r15, r1
     30c:	01 05       	cpc	r16, r1
     30e:	11 05       	cpc	r17, r1
     310:	a1 f1       	breq	.+104    	; 0x37a <__udivdi3+0x192>
     312:	0e 2c       	mov	r0, r14
     314:	04 c0       	rjmp	.+8      	; 0x31e <__udivdi3+0x136>
     316:	22 0c       	add	r2, r2
     318:	33 1c       	adc	r3, r3
     31a:	44 1c       	adc	r4, r4
     31c:	55 1c       	adc	r5, r5
     31e:	0a 94       	dec	r0
     320:	d2 f7       	brpl	.-12     	; 0x316 <__udivdi3+0x12e>
     322:	a4 01       	movw	r20, r8
     324:	93 01       	movw	r18, r6
     326:	0e 2c       	mov	r0, r14
     328:	04 c0       	rjmp	.+8      	; 0x332 <__udivdi3+0x14a>
     32a:	22 0f       	add	r18, r18
     32c:	33 1f       	adc	r19, r19
     32e:	44 1f       	adc	r20, r20
     330:	55 1f       	adc	r21, r21
     332:	0a 94       	dec	r0
     334:	d2 f7       	brpl	.-12     	; 0x32a <__udivdi3+0x142>
     336:	80 e2       	ldi	r24, 0x20	; 32
     338:	90 e0       	ldi	r25, 0x00	; 0
     33a:	8e 19       	sub	r24, r14
     33c:	9f 09       	sbc	r25, r15
     33e:	6d a4       	ldd	r6, Y+45	; 0x2d
     340:	7e a4       	ldd	r7, Y+46	; 0x2e
     342:	8f a4       	ldd	r8, Y+47	; 0x2f
     344:	98 a8       	ldd	r9, Y+48	; 0x30
     346:	04 c0       	rjmp	.+8      	; 0x350 <__udivdi3+0x168>
     348:	96 94       	lsr	r9
     34a:	87 94       	ror	r8
     34c:	77 94       	ror	r7
     34e:	67 94       	ror	r6
     350:	8a 95       	dec	r24
     352:	d2 f7       	brpl	.-12     	; 0x348 <__udivdi3+0x160>
     354:	62 2a       	or	r6, r18
     356:	73 2a       	or	r7, r19
     358:	84 2a       	or	r8, r20
     35a:	95 2a       	or	r9, r21
     35c:	ad a4       	ldd	r10, Y+45	; 0x2d
     35e:	be a4       	ldd	r11, Y+46	; 0x2e
     360:	cf a4       	ldd	r12, Y+47	; 0x2f
     362:	d8 a8       	ldd	r13, Y+48	; 0x30
     364:	04 c0       	rjmp	.+8      	; 0x36e <__udivdi3+0x186>
     366:	aa 0c       	add	r10, r10
     368:	bb 1c       	adc	r11, r11
     36a:	cc 1c       	adc	r12, r12
     36c:	dd 1c       	adc	r13, r13
     36e:	ea 94       	dec	r14
     370:	d2 f7       	brpl	.-12     	; 0x366 <__udivdi3+0x17e>
     372:	ad a6       	std	Y+45, r10	; 0x2d
     374:	be a6       	std	Y+46, r11	; 0x2e
     376:	cf a6       	std	Y+47, r12	; 0x2f
     378:	d8 aa       	std	Y+48, r13	; 0x30
     37a:	62 01       	movw	r12, r4
     37c:	ee 24       	eor	r14, r14
     37e:	ff 24       	eor	r15, r15
     380:	cd aa       	std	Y+53, r12	; 0x35
     382:	de aa       	std	Y+54, r13	; 0x36
     384:	ef aa       	std	Y+55, r14	; 0x37
     386:	f8 ae       	std	Y+56, r15	; 0x38
     388:	92 01       	movw	r18, r4
     38a:	81 01       	movw	r16, r2
     38c:	20 70       	andi	r18, 0x00	; 0
     38e:	30 70       	andi	r19, 0x00	; 0
     390:	09 af       	std	Y+57, r16	; 0x39
     392:	1a af       	std	Y+58, r17	; 0x3a
     394:	2b af       	std	Y+59, r18	; 0x3b
     396:	3c af       	std	Y+60, r19	; 0x3c
     398:	c4 01       	movw	r24, r8
     39a:	b3 01       	movw	r22, r6
     39c:	a7 01       	movw	r20, r14
     39e:	96 01       	movw	r18, r12
     3a0:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     3a4:	7b 01       	movw	r14, r22
     3a6:	8c 01       	movw	r16, r24
     3a8:	c4 01       	movw	r24, r8
     3aa:	b3 01       	movw	r22, r6
     3ac:	2d a9       	ldd	r18, Y+53	; 0x35
     3ae:	3e a9       	ldd	r19, Y+54	; 0x36
     3b0:	4f a9       	ldd	r20, Y+55	; 0x37
     3b2:	58 ad       	ldd	r21, Y+56	; 0x38
     3b4:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     3b8:	c9 01       	movw	r24, r18
     3ba:	da 01       	movw	r26, r20
     3bc:	3c 01       	movw	r6, r24
     3be:	4d 01       	movw	r8, r26
     3c0:	c4 01       	movw	r24, r8
     3c2:	b3 01       	movw	r22, r6
     3c4:	29 ad       	ldd	r18, Y+57	; 0x39
     3c6:	3a ad       	ldd	r19, Y+58	; 0x3a
     3c8:	4b ad       	ldd	r20, Y+59	; 0x3b
     3ca:	5c ad       	ldd	r21, Y+60	; 0x3c
     3cc:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     3d0:	9b 01       	movw	r18, r22
     3d2:	ac 01       	movw	r20, r24
     3d4:	87 01       	movw	r16, r14
     3d6:	ff 24       	eor	r15, r15
     3d8:	ee 24       	eor	r14, r14
     3da:	ad a4       	ldd	r10, Y+45	; 0x2d
     3dc:	be a4       	ldd	r11, Y+46	; 0x2e
     3de:	cf a4       	ldd	r12, Y+47	; 0x2f
     3e0:	d8 a8       	ldd	r13, Y+48	; 0x30
     3e2:	c6 01       	movw	r24, r12
     3e4:	aa 27       	eor	r26, r26
     3e6:	bb 27       	eor	r27, r27
     3e8:	57 01       	movw	r10, r14
     3ea:	68 01       	movw	r12, r16
     3ec:	a8 2a       	or	r10, r24
     3ee:	b9 2a       	or	r11, r25
     3f0:	ca 2a       	or	r12, r26
     3f2:	db 2a       	or	r13, r27
     3f4:	a2 16       	cp	r10, r18
     3f6:	b3 06       	cpc	r11, r19
     3f8:	c4 06       	cpc	r12, r20
     3fa:	d5 06       	cpc	r13, r21
     3fc:	e0 f4       	brcc	.+56     	; 0x436 <__udivdi3+0x24e>
     3fe:	08 94       	sec
     400:	61 08       	sbc	r6, r1
     402:	71 08       	sbc	r7, r1
     404:	81 08       	sbc	r8, r1
     406:	91 08       	sbc	r9, r1
     408:	a2 0c       	add	r10, r2
     40a:	b3 1c       	adc	r11, r3
     40c:	c4 1c       	adc	r12, r4
     40e:	d5 1c       	adc	r13, r5
     410:	a2 14       	cp	r10, r2
     412:	b3 04       	cpc	r11, r3
     414:	c4 04       	cpc	r12, r4
     416:	d5 04       	cpc	r13, r5
     418:	70 f0       	brcs	.+28     	; 0x436 <__udivdi3+0x24e>
     41a:	a2 16       	cp	r10, r18
     41c:	b3 06       	cpc	r11, r19
     41e:	c4 06       	cpc	r12, r20
     420:	d5 06       	cpc	r13, r21
     422:	48 f4       	brcc	.+18     	; 0x436 <__udivdi3+0x24e>
     424:	08 94       	sec
     426:	61 08       	sbc	r6, r1
     428:	71 08       	sbc	r7, r1
     42a:	81 08       	sbc	r8, r1
     42c:	91 08       	sbc	r9, r1
     42e:	a2 0c       	add	r10, r2
     430:	b3 1c       	adc	r11, r3
     432:	c4 1c       	adc	r12, r4
     434:	d5 1c       	adc	r13, r5
     436:	a2 1a       	sub	r10, r18
     438:	b3 0a       	sbc	r11, r19
     43a:	c4 0a       	sbc	r12, r20
     43c:	d5 0a       	sbc	r13, r21
     43e:	c6 01       	movw	r24, r12
     440:	b5 01       	movw	r22, r10
     442:	2d a9       	ldd	r18, Y+53	; 0x35
     444:	3e a9       	ldd	r19, Y+54	; 0x36
     446:	4f a9       	ldd	r20, Y+55	; 0x37
     448:	58 ad       	ldd	r21, Y+56	; 0x38
     44a:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     44e:	7b 01       	movw	r14, r22
     450:	8c 01       	movw	r16, r24
     452:	c6 01       	movw	r24, r12
     454:	b5 01       	movw	r22, r10
     456:	2d a9       	ldd	r18, Y+53	; 0x35
     458:	3e a9       	ldd	r19, Y+54	; 0x36
     45a:	4f a9       	ldd	r20, Y+55	; 0x37
     45c:	58 ad       	ldd	r21, Y+56	; 0x38
     45e:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     462:	c9 01       	movw	r24, r18
     464:	da 01       	movw	r26, r20
     466:	5c 01       	movw	r10, r24
     468:	6d 01       	movw	r12, r26
     46a:	c6 01       	movw	r24, r12
     46c:	b5 01       	movw	r22, r10
     46e:	29 ad       	ldd	r18, Y+57	; 0x39
     470:	3a ad       	ldd	r19, Y+58	; 0x3a
     472:	4b ad       	ldd	r20, Y+59	; 0x3b
     474:	5c ad       	ldd	r21, Y+60	; 0x3c
     476:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     47a:	9b 01       	movw	r18, r22
     47c:	ac 01       	movw	r20, r24
     47e:	87 01       	movw	r16, r14
     480:	ff 24       	eor	r15, r15
     482:	ee 24       	eor	r14, r14
     484:	8d a5       	ldd	r24, Y+45	; 0x2d
     486:	9e a5       	ldd	r25, Y+46	; 0x2e
     488:	af a5       	ldd	r26, Y+47	; 0x2f
     48a:	b8 a9       	ldd	r27, Y+48	; 0x30
     48c:	a0 70       	andi	r26, 0x00	; 0
     48e:	b0 70       	andi	r27, 0x00	; 0
     490:	e8 2a       	or	r14, r24
     492:	f9 2a       	or	r15, r25
     494:	0a 2b       	or	r16, r26
     496:	1b 2b       	or	r17, r27
     498:	e2 16       	cp	r14, r18
     49a:	f3 06       	cpc	r15, r19
     49c:	04 07       	cpc	r16, r20
     49e:	15 07       	cpc	r17, r21
     4a0:	c0 f4       	brcc	.+48     	; 0x4d2 <__udivdi3+0x2ea>
     4a2:	08 94       	sec
     4a4:	a1 08       	sbc	r10, r1
     4a6:	b1 08       	sbc	r11, r1
     4a8:	c1 08       	sbc	r12, r1
     4aa:	d1 08       	sbc	r13, r1
     4ac:	e2 0c       	add	r14, r2
     4ae:	f3 1c       	adc	r15, r3
     4b0:	04 1d       	adc	r16, r4
     4b2:	15 1d       	adc	r17, r5
     4b4:	e2 14       	cp	r14, r2
     4b6:	f3 04       	cpc	r15, r3
     4b8:	04 05       	cpc	r16, r4
     4ba:	15 05       	cpc	r17, r5
     4bc:	50 f0       	brcs	.+20     	; 0x4d2 <__udivdi3+0x2ea>
     4be:	e2 16       	cp	r14, r18
     4c0:	f3 06       	cpc	r15, r19
     4c2:	04 07       	cpc	r16, r20
     4c4:	15 07       	cpc	r17, r21
     4c6:	28 f4       	brcc	.+10     	; 0x4d2 <__udivdi3+0x2ea>
     4c8:	08 94       	sec
     4ca:	a1 08       	sbc	r10, r1
     4cc:	b1 08       	sbc	r11, r1
     4ce:	c1 08       	sbc	r12, r1
     4d0:	d1 08       	sbc	r13, r1
     4d2:	d3 01       	movw	r26, r6
     4d4:	99 27       	eor	r25, r25
     4d6:	88 27       	eor	r24, r24
     4d8:	86 01       	movw	r16, r12
     4da:	75 01       	movw	r14, r10
     4dc:	e8 2a       	or	r14, r24
     4de:	f9 2a       	or	r15, r25
     4e0:	0a 2b       	or	r16, r26
     4e2:	1b 2b       	or	r17, r27
     4e4:	e9 aa       	std	Y+49, r14	; 0x31
     4e6:	fa aa       	std	Y+50, r15	; 0x32
     4e8:	0b ab       	std	Y+51, r16	; 0x33
     4ea:	1c ab       	std	Y+52, r17	; 0x34
     4ec:	cf c4       	rjmp	.+2462   	; 0xe8c <__stack+0x62d>
     4ee:	21 14       	cp	r2, r1
     4f0:	31 04       	cpc	r3, r1
     4f2:	41 04       	cpc	r4, r1
     4f4:	51 04       	cpc	r5, r1
     4f6:	71 f4       	brne	.+28     	; 0x514 <__udivdi3+0x32c>
     4f8:	61 e0       	ldi	r22, 0x01	; 1
     4fa:	70 e0       	ldi	r23, 0x00	; 0
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	50 e0       	ldi	r21, 0x00	; 0
     508:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     50c:	c9 01       	movw	r24, r18
     50e:	da 01       	movw	r26, r20
     510:	1c 01       	movw	r2, r24
     512:	2d 01       	movw	r4, r26
     514:	00 e0       	ldi	r16, 0x00	; 0
     516:	20 16       	cp	r2, r16
     518:	00 e0       	ldi	r16, 0x00	; 0
     51a:	30 06       	cpc	r3, r16
     51c:	01 e0       	ldi	r16, 0x01	; 1
     51e:	40 06       	cpc	r4, r16
     520:	00 e0       	ldi	r16, 0x00	; 0
     522:	50 06       	cpc	r5, r16
     524:	88 f4       	brcc	.+34     	; 0x548 <__udivdi3+0x360>
     526:	1f ef       	ldi	r17, 0xFF	; 255
     528:	21 16       	cp	r2, r17
     52a:	31 04       	cpc	r3, r1
     52c:	41 04       	cpc	r4, r1
     52e:	51 04       	cpc	r5, r1
     530:	31 f0       	breq	.+12     	; 0x53e <__udivdi3+0x356>
     532:	28 f0       	brcs	.+10     	; 0x53e <__udivdi3+0x356>
     534:	48 e0       	ldi	r20, 0x08	; 8
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	60 e0       	ldi	r22, 0x00	; 0
     53a:	70 e0       	ldi	r23, 0x00	; 0
     53c:	17 c0       	rjmp	.+46     	; 0x56c <__udivdi3+0x384>
     53e:	40 e0       	ldi	r20, 0x00	; 0
     540:	50 e0       	ldi	r21, 0x00	; 0
     542:	60 e0       	ldi	r22, 0x00	; 0
     544:	70 e0       	ldi	r23, 0x00	; 0
     546:	12 c0       	rjmp	.+36     	; 0x56c <__udivdi3+0x384>
     548:	20 e0       	ldi	r18, 0x00	; 0
     54a:	22 16       	cp	r2, r18
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	32 06       	cpc	r3, r18
     550:	20 e0       	ldi	r18, 0x00	; 0
     552:	42 06       	cpc	r4, r18
     554:	21 e0       	ldi	r18, 0x01	; 1
     556:	52 06       	cpc	r5, r18
     558:	28 f0       	brcs	.+10     	; 0x564 <__udivdi3+0x37c>
     55a:	48 e1       	ldi	r20, 0x18	; 24
     55c:	50 e0       	ldi	r21, 0x00	; 0
     55e:	60 e0       	ldi	r22, 0x00	; 0
     560:	70 e0       	ldi	r23, 0x00	; 0
     562:	04 c0       	rjmp	.+8      	; 0x56c <__udivdi3+0x384>
     564:	40 e1       	ldi	r20, 0x10	; 16
     566:	50 e0       	ldi	r21, 0x00	; 0
     568:	60 e0       	ldi	r22, 0x00	; 0
     56a:	70 e0       	ldi	r23, 0x00	; 0
     56c:	d2 01       	movw	r26, r4
     56e:	c1 01       	movw	r24, r2
     570:	04 2e       	mov	r0, r20
     572:	04 c0       	rjmp	.+8      	; 0x57c <__udivdi3+0x394>
     574:	b6 95       	lsr	r27
     576:	a7 95       	ror	r26
     578:	97 95       	ror	r25
     57a:	87 95       	ror	r24
     57c:	0a 94       	dec	r0
     57e:	d2 f7       	brpl	.-12     	; 0x574 <__udivdi3+0x38c>
     580:	8c 57       	subi	r24, 0x7C	; 124
     582:	9f 4f       	sbci	r25, 0xFF	; 255
     584:	dc 01       	movw	r26, r24
     586:	2c 91       	ld	r18, X
     588:	e0 e2       	ldi	r30, 0x20	; 32
     58a:	ee 2e       	mov	r14, r30
     58c:	f1 2c       	mov	r15, r1
     58e:	01 2d       	mov	r16, r1
     590:	11 2d       	mov	r17, r1
     592:	d8 01       	movw	r26, r16
     594:	c7 01       	movw	r24, r14
     596:	84 1b       	sub	r24, r20
     598:	95 0b       	sbc	r25, r21
     59a:	a6 0b       	sbc	r26, r22
     59c:	b7 0b       	sbc	r27, r23
     59e:	82 1b       	sub	r24, r18
     5a0:	91 09       	sbc	r25, r1
     5a2:	a1 09       	sbc	r26, r1
     5a4:	b1 09       	sbc	r27, r1
     5a6:	00 97       	sbiw	r24, 0x00	; 0
     5a8:	a1 05       	cpc	r26, r1
     5aa:	b1 05       	cpc	r27, r1
     5ac:	61 f4       	brne	.+24     	; 0x5c6 <__udivdi3+0x3de>
     5ae:	64 01       	movw	r12, r8
     5b0:	53 01       	movw	r10, r6
     5b2:	a2 18       	sub	r10, r2
     5b4:	b3 08       	sbc	r11, r3
     5b6:	c4 08       	sbc	r12, r4
     5b8:	d5 08       	sbc	r13, r5
     5ba:	31 e0       	ldi	r19, 0x01	; 1
     5bc:	63 2e       	mov	r6, r19
     5be:	71 2c       	mov	r7, r1
     5c0:	81 2c       	mov	r8, r1
     5c2:	91 2c       	mov	r9, r1
     5c4:	1e c1       	rjmp	.+572    	; 0x802 <__udivdi3+0x61a>
     5c6:	6f 96       	adiw	r28, 0x1f	; 31
     5c8:	8f af       	std	Y+63, r24	; 0x3f
     5ca:	6f 97       	sbiw	r28, 0x1f	; 31
     5cc:	08 2e       	mov	r0, r24
     5ce:	04 c0       	rjmp	.+8      	; 0x5d8 <__udivdi3+0x3f0>
     5d0:	22 0c       	add	r2, r2
     5d2:	33 1c       	adc	r3, r3
     5d4:	44 1c       	adc	r4, r4
     5d6:	55 1c       	adc	r5, r5
     5d8:	0a 94       	dec	r0
     5da:	d2 f7       	brpl	.-12     	; 0x5d0 <__udivdi3+0x3e8>
     5dc:	ee 2d       	mov	r30, r14
     5de:	e8 1b       	sub	r30, r24
     5e0:	64 01       	movw	r12, r8
     5e2:	53 01       	movw	r10, r6
     5e4:	0e 2e       	mov	r0, r30
     5e6:	04 c0       	rjmp	.+8      	; 0x5f0 <__udivdi3+0x408>
     5e8:	d6 94       	lsr	r13
     5ea:	c7 94       	ror	r12
     5ec:	b7 94       	ror	r11
     5ee:	a7 94       	ror	r10
     5f0:	0a 94       	dec	r0
     5f2:	d2 f7       	brpl	.-12     	; 0x5e8 <__udivdi3+0x400>
     5f4:	a4 01       	movw	r20, r8
     5f6:	93 01       	movw	r18, r6
     5f8:	6f 96       	adiw	r28, 0x1f	; 31
     5fa:	0f ac       	ldd	r0, Y+63	; 0x3f
     5fc:	6f 97       	sbiw	r28, 0x1f	; 31
     5fe:	04 c0       	rjmp	.+8      	; 0x608 <__udivdi3+0x420>
     600:	22 0f       	add	r18, r18
     602:	33 1f       	adc	r19, r19
     604:	44 1f       	adc	r20, r20
     606:	55 1f       	adc	r21, r21
     608:	0a 94       	dec	r0
     60a:	d2 f7       	brpl	.-12     	; 0x600 <__udivdi3+0x418>
     60c:	6d a4       	ldd	r6, Y+45	; 0x2d
     60e:	7e a4       	ldd	r7, Y+46	; 0x2e
     610:	8f a4       	ldd	r8, Y+47	; 0x2f
     612:	98 a8       	ldd	r9, Y+48	; 0x30
     614:	0e 2e       	mov	r0, r30
     616:	04 c0       	rjmp	.+8      	; 0x620 <__udivdi3+0x438>
     618:	96 94       	lsr	r9
     61a:	87 94       	ror	r8
     61c:	77 94       	ror	r7
     61e:	67 94       	ror	r6
     620:	0a 94       	dec	r0
     622:	d2 f7       	brpl	.-12     	; 0x618 <__udivdi3+0x430>
     624:	84 01       	movw	r16, r8
     626:	73 01       	movw	r14, r6
     628:	e2 2a       	or	r14, r18
     62a:	f3 2a       	or	r15, r19
     62c:	04 2b       	or	r16, r20
     62e:	15 2b       	or	r17, r21
     630:	e9 a6       	std	Y+41, r14	; 0x29
     632:	fa a6       	std	Y+42, r15	; 0x2a
     634:	0b a7       	std	Y+43, r16	; 0x2b
     636:	1c a7       	std	Y+44, r17	; 0x2c
     638:	32 01       	movw	r6, r4
     63a:	88 24       	eor	r8, r8
     63c:	99 24       	eor	r9, r9
     63e:	92 01       	movw	r18, r4
     640:	81 01       	movw	r16, r2
     642:	20 70       	andi	r18, 0x00	; 0
     644:	30 70       	andi	r19, 0x00	; 0
     646:	21 96       	adiw	r28, 0x01	; 1
     648:	0c af       	std	Y+60, r16	; 0x3c
     64a:	1d af       	std	Y+61, r17	; 0x3d
     64c:	2e af       	std	Y+62, r18	; 0x3e
     64e:	3f af       	std	Y+63, r19	; 0x3f
     650:	21 97       	sbiw	r28, 0x01	; 1
     652:	c6 01       	movw	r24, r12
     654:	b5 01       	movw	r22, r10
     656:	a4 01       	movw	r20, r8
     658:	93 01       	movw	r18, r6
     65a:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     65e:	7b 01       	movw	r14, r22
     660:	8c 01       	movw	r16, r24
     662:	c6 01       	movw	r24, r12
     664:	b5 01       	movw	r22, r10
     666:	a4 01       	movw	r20, r8
     668:	93 01       	movw	r18, r6
     66a:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     66e:	c9 01       	movw	r24, r18
     670:	da 01       	movw	r26, r20
     672:	25 96       	adiw	r28, 0x05	; 5
     674:	8c af       	std	Y+60, r24	; 0x3c
     676:	9d af       	std	Y+61, r25	; 0x3d
     678:	ae af       	std	Y+62, r26	; 0x3e
     67a:	bf af       	std	Y+63, r27	; 0x3f
     67c:	25 97       	sbiw	r28, 0x05	; 5
     67e:	bc 01       	movw	r22, r24
     680:	cd 01       	movw	r24, r26
     682:	21 96       	adiw	r28, 0x01	; 1
     684:	2c ad       	ldd	r18, Y+60	; 0x3c
     686:	3d ad       	ldd	r19, Y+61	; 0x3d
     688:	4e ad       	ldd	r20, Y+62	; 0x3e
     68a:	5f ad       	ldd	r21, Y+63	; 0x3f
     68c:	21 97       	sbiw	r28, 0x01	; 1
     68e:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     692:	9b 01       	movw	r18, r22
     694:	ac 01       	movw	r20, r24
     696:	87 01       	movw	r16, r14
     698:	ff 24       	eor	r15, r15
     69a:	ee 24       	eor	r14, r14
     69c:	a9 a4       	ldd	r10, Y+41	; 0x29
     69e:	ba a4       	ldd	r11, Y+42	; 0x2a
     6a0:	cb a4       	ldd	r12, Y+43	; 0x2b
     6a2:	dc a4       	ldd	r13, Y+44	; 0x2c
     6a4:	c6 01       	movw	r24, r12
     6a6:	aa 27       	eor	r26, r26
     6a8:	bb 27       	eor	r27, r27
     6aa:	5c 01       	movw	r10, r24
     6ac:	6d 01       	movw	r12, r26
     6ae:	ae 28       	or	r10, r14
     6b0:	bf 28       	or	r11, r15
     6b2:	c0 2a       	or	r12, r16
     6b4:	d1 2a       	or	r13, r17
     6b6:	a2 16       	cp	r10, r18
     6b8:	b3 06       	cpc	r11, r19
     6ba:	c4 06       	cpc	r12, r20
     6bc:	d5 06       	cpc	r13, r21
     6be:	60 f5       	brcc	.+88     	; 0x718 <__udivdi3+0x530>
     6c0:	25 96       	adiw	r28, 0x05	; 5
     6c2:	6c ad       	ldd	r22, Y+60	; 0x3c
     6c4:	7d ad       	ldd	r23, Y+61	; 0x3d
     6c6:	8e ad       	ldd	r24, Y+62	; 0x3e
     6c8:	9f ad       	ldd	r25, Y+63	; 0x3f
     6ca:	25 97       	sbiw	r28, 0x05	; 5
     6cc:	61 50       	subi	r22, 0x01	; 1
     6ce:	70 40       	sbci	r23, 0x00	; 0
     6d0:	80 40       	sbci	r24, 0x00	; 0
     6d2:	90 40       	sbci	r25, 0x00	; 0
     6d4:	25 96       	adiw	r28, 0x05	; 5
     6d6:	6c af       	std	Y+60, r22	; 0x3c
     6d8:	7d af       	std	Y+61, r23	; 0x3d
     6da:	8e af       	std	Y+62, r24	; 0x3e
     6dc:	9f af       	std	Y+63, r25	; 0x3f
     6de:	25 97       	sbiw	r28, 0x05	; 5
     6e0:	a2 0c       	add	r10, r2
     6e2:	b3 1c       	adc	r11, r3
     6e4:	c4 1c       	adc	r12, r4
     6e6:	d5 1c       	adc	r13, r5
     6e8:	a2 14       	cp	r10, r2
     6ea:	b3 04       	cpc	r11, r3
     6ec:	c4 04       	cpc	r12, r4
     6ee:	d5 04       	cpc	r13, r5
     6f0:	98 f0       	brcs	.+38     	; 0x718 <__udivdi3+0x530>
     6f2:	a2 16       	cp	r10, r18
     6f4:	b3 06       	cpc	r11, r19
     6f6:	c4 06       	cpc	r12, r20
     6f8:	d5 06       	cpc	r13, r21
     6fa:	70 f4       	brcc	.+28     	; 0x718 <__udivdi3+0x530>
     6fc:	61 50       	subi	r22, 0x01	; 1
     6fe:	70 40       	sbci	r23, 0x00	; 0
     700:	80 40       	sbci	r24, 0x00	; 0
     702:	90 40       	sbci	r25, 0x00	; 0
     704:	25 96       	adiw	r28, 0x05	; 5
     706:	6c af       	std	Y+60, r22	; 0x3c
     708:	7d af       	std	Y+61, r23	; 0x3d
     70a:	8e af       	std	Y+62, r24	; 0x3e
     70c:	9f af       	std	Y+63, r25	; 0x3f
     70e:	25 97       	sbiw	r28, 0x05	; 5
     710:	a2 0c       	add	r10, r2
     712:	b3 1c       	adc	r11, r3
     714:	c4 1c       	adc	r12, r4
     716:	d5 1c       	adc	r13, r5
     718:	a2 1a       	sub	r10, r18
     71a:	b3 0a       	sbc	r11, r19
     71c:	c4 0a       	sbc	r12, r20
     71e:	d5 0a       	sbc	r13, r21
     720:	c6 01       	movw	r24, r12
     722:	b5 01       	movw	r22, r10
     724:	a4 01       	movw	r20, r8
     726:	93 01       	movw	r18, r6
     728:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     72c:	7b 01       	movw	r14, r22
     72e:	8c 01       	movw	r16, r24
     730:	c6 01       	movw	r24, r12
     732:	b5 01       	movw	r22, r10
     734:	a4 01       	movw	r20, r8
     736:	93 01       	movw	r18, r6
     738:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     73c:	c9 01       	movw	r24, r18
     73e:	da 01       	movw	r26, r20
     740:	3c 01       	movw	r6, r24
     742:	4d 01       	movw	r8, r26
     744:	c4 01       	movw	r24, r8
     746:	b3 01       	movw	r22, r6
     748:	21 96       	adiw	r28, 0x01	; 1
     74a:	2c ad       	ldd	r18, Y+60	; 0x3c
     74c:	3d ad       	ldd	r19, Y+61	; 0x3d
     74e:	4e ad       	ldd	r20, Y+62	; 0x3e
     750:	5f ad       	ldd	r21, Y+63	; 0x3f
     752:	21 97       	sbiw	r28, 0x01	; 1
     754:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     758:	9b 01       	movw	r18, r22
     75a:	ac 01       	movw	r20, r24
     75c:	87 01       	movw	r16, r14
     75e:	ff 24       	eor	r15, r15
     760:	ee 24       	eor	r14, r14
     762:	89 a5       	ldd	r24, Y+41	; 0x29
     764:	9a a5       	ldd	r25, Y+42	; 0x2a
     766:	ab a5       	ldd	r26, Y+43	; 0x2b
     768:	bc a5       	ldd	r27, Y+44	; 0x2c
     76a:	a0 70       	andi	r26, 0x00	; 0
     76c:	b0 70       	andi	r27, 0x00	; 0
     76e:	57 01       	movw	r10, r14
     770:	68 01       	movw	r12, r16
     772:	a8 2a       	or	r10, r24
     774:	b9 2a       	or	r11, r25
     776:	ca 2a       	or	r12, r26
     778:	db 2a       	or	r13, r27
     77a:	a2 16       	cp	r10, r18
     77c:	b3 06       	cpc	r11, r19
     77e:	c4 06       	cpc	r12, r20
     780:	d5 06       	cpc	r13, r21
     782:	e0 f4       	brcc	.+56     	; 0x7bc <__udivdi3+0x5d4>
     784:	08 94       	sec
     786:	61 08       	sbc	r6, r1
     788:	71 08       	sbc	r7, r1
     78a:	81 08       	sbc	r8, r1
     78c:	91 08       	sbc	r9, r1
     78e:	a2 0c       	add	r10, r2
     790:	b3 1c       	adc	r11, r3
     792:	c4 1c       	adc	r12, r4
     794:	d5 1c       	adc	r13, r5
     796:	a2 14       	cp	r10, r2
     798:	b3 04       	cpc	r11, r3
     79a:	c4 04       	cpc	r12, r4
     79c:	d5 04       	cpc	r13, r5
     79e:	70 f0       	brcs	.+28     	; 0x7bc <__udivdi3+0x5d4>
     7a0:	a2 16       	cp	r10, r18
     7a2:	b3 06       	cpc	r11, r19
     7a4:	c4 06       	cpc	r12, r20
     7a6:	d5 06       	cpc	r13, r21
     7a8:	48 f4       	brcc	.+18     	; 0x7bc <__udivdi3+0x5d4>
     7aa:	08 94       	sec
     7ac:	61 08       	sbc	r6, r1
     7ae:	71 08       	sbc	r7, r1
     7b0:	81 08       	sbc	r8, r1
     7b2:	91 08       	sbc	r9, r1
     7b4:	a2 0c       	add	r10, r2
     7b6:	b3 1c       	adc	r11, r3
     7b8:	c4 1c       	adc	r12, r4
     7ba:	d5 1c       	adc	r13, r5
     7bc:	8d a5       	ldd	r24, Y+45	; 0x2d
     7be:	9e a5       	ldd	r25, Y+46	; 0x2e
     7c0:	af a5       	ldd	r26, Y+47	; 0x2f
     7c2:	b8 a9       	ldd	r27, Y+48	; 0x30
     7c4:	6f 96       	adiw	r28, 0x1f	; 31
     7c6:	0f ac       	ldd	r0, Y+63	; 0x3f
     7c8:	6f 97       	sbiw	r28, 0x1f	; 31
     7ca:	04 c0       	rjmp	.+8      	; 0x7d4 <__udivdi3+0x5ec>
     7cc:	88 0f       	add	r24, r24
     7ce:	99 1f       	adc	r25, r25
     7d0:	aa 1f       	adc	r26, r26
     7d2:	bb 1f       	adc	r27, r27
     7d4:	0a 94       	dec	r0
     7d6:	d2 f7       	brpl	.-12     	; 0x7cc <__udivdi3+0x5e4>
     7d8:	8d a7       	std	Y+45, r24	; 0x2d
     7da:	9e a7       	std	Y+46, r25	; 0x2e
     7dc:	af a7       	std	Y+47, r26	; 0x2f
     7de:	b8 ab       	std	Y+48, r27	; 0x30
     7e0:	a2 1a       	sub	r10, r18
     7e2:	b3 0a       	sbc	r11, r19
     7e4:	c4 0a       	sbc	r12, r20
     7e6:	d5 0a       	sbc	r13, r21
     7e8:	25 96       	adiw	r28, 0x05	; 5
     7ea:	ec ac       	ldd	r14, Y+60	; 0x3c
     7ec:	fd ac       	ldd	r15, Y+61	; 0x3d
     7ee:	0e ad       	ldd	r16, Y+62	; 0x3e
     7f0:	1f ad       	ldd	r17, Y+63	; 0x3f
     7f2:	25 97       	sbiw	r28, 0x05	; 5
     7f4:	d7 01       	movw	r26, r14
     7f6:	99 27       	eor	r25, r25
     7f8:	88 27       	eor	r24, r24
     7fa:	68 2a       	or	r6, r24
     7fc:	79 2a       	or	r7, r25
     7fe:	8a 2a       	or	r8, r26
     800:	9b 2a       	or	r9, r27
     802:	82 01       	movw	r16, r4
     804:	22 27       	eor	r18, r18
     806:	33 27       	eor	r19, r19
     808:	29 96       	adiw	r28, 0x09	; 9
     80a:	0c af       	std	Y+60, r16	; 0x3c
     80c:	1d af       	std	Y+61, r17	; 0x3d
     80e:	2e af       	std	Y+62, r18	; 0x3e
     810:	3f af       	std	Y+63, r19	; 0x3f
     812:	29 97       	sbiw	r28, 0x09	; 9
     814:	a2 01       	movw	r20, r4
     816:	91 01       	movw	r18, r2
     818:	40 70       	andi	r20, 0x00	; 0
     81a:	50 70       	andi	r21, 0x00	; 0
     81c:	2d 96       	adiw	r28, 0x0d	; 13
     81e:	2c af       	std	Y+60, r18	; 0x3c
     820:	3d af       	std	Y+61, r19	; 0x3d
     822:	4e af       	std	Y+62, r20	; 0x3e
     824:	5f af       	std	Y+63, r21	; 0x3f
     826:	2d 97       	sbiw	r28, 0x0d	; 13
     828:	c6 01       	movw	r24, r12
     82a:	b5 01       	movw	r22, r10
     82c:	29 96       	adiw	r28, 0x09	; 9
     82e:	2c ad       	ldd	r18, Y+60	; 0x3c
     830:	3d ad       	ldd	r19, Y+61	; 0x3d
     832:	4e ad       	ldd	r20, Y+62	; 0x3e
     834:	5f ad       	ldd	r21, Y+63	; 0x3f
     836:	29 97       	sbiw	r28, 0x09	; 9
     838:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     83c:	7b 01       	movw	r14, r22
     83e:	8c 01       	movw	r16, r24
     840:	c6 01       	movw	r24, r12
     842:	b5 01       	movw	r22, r10
     844:	29 96       	adiw	r28, 0x09	; 9
     846:	2c ad       	ldd	r18, Y+60	; 0x3c
     848:	3d ad       	ldd	r19, Y+61	; 0x3d
     84a:	4e ad       	ldd	r20, Y+62	; 0x3e
     84c:	5f ad       	ldd	r21, Y+63	; 0x3f
     84e:	29 97       	sbiw	r28, 0x09	; 9
     850:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     854:	c9 01       	movw	r24, r18
     856:	da 01       	movw	r26, r20
     858:	61 96       	adiw	r28, 0x11	; 17
     85a:	8c af       	std	Y+60, r24	; 0x3c
     85c:	9d af       	std	Y+61, r25	; 0x3d
     85e:	ae af       	std	Y+62, r26	; 0x3e
     860:	bf af       	std	Y+63, r27	; 0x3f
     862:	61 97       	sbiw	r28, 0x11	; 17
     864:	bc 01       	movw	r22, r24
     866:	cd 01       	movw	r24, r26
     868:	2d 96       	adiw	r28, 0x0d	; 13
     86a:	2c ad       	ldd	r18, Y+60	; 0x3c
     86c:	3d ad       	ldd	r19, Y+61	; 0x3d
     86e:	4e ad       	ldd	r20, Y+62	; 0x3e
     870:	5f ad       	ldd	r21, Y+63	; 0x3f
     872:	2d 97       	sbiw	r28, 0x0d	; 13
     874:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     878:	9b 01       	movw	r18, r22
     87a:	ac 01       	movw	r20, r24
     87c:	87 01       	movw	r16, r14
     87e:	ff 24       	eor	r15, r15
     880:	ee 24       	eor	r14, r14
     882:	ad a4       	ldd	r10, Y+45	; 0x2d
     884:	be a4       	ldd	r11, Y+46	; 0x2e
     886:	cf a4       	ldd	r12, Y+47	; 0x2f
     888:	d8 a8       	ldd	r13, Y+48	; 0x30
     88a:	c6 01       	movw	r24, r12
     88c:	aa 27       	eor	r26, r26
     88e:	bb 27       	eor	r27, r27
     890:	57 01       	movw	r10, r14
     892:	68 01       	movw	r12, r16
     894:	a8 2a       	or	r10, r24
     896:	b9 2a       	or	r11, r25
     898:	ca 2a       	or	r12, r26
     89a:	db 2a       	or	r13, r27
     89c:	a2 16       	cp	r10, r18
     89e:	b3 06       	cpc	r11, r19
     8a0:	c4 06       	cpc	r12, r20
     8a2:	d5 06       	cpc	r13, r21
     8a4:	60 f5       	brcc	.+88     	; 0x8fe <__stack+0x9f>
     8a6:	61 96       	adiw	r28, 0x11	; 17
     8a8:	6c ad       	ldd	r22, Y+60	; 0x3c
     8aa:	7d ad       	ldd	r23, Y+61	; 0x3d
     8ac:	8e ad       	ldd	r24, Y+62	; 0x3e
     8ae:	9f ad       	ldd	r25, Y+63	; 0x3f
     8b0:	61 97       	sbiw	r28, 0x11	; 17
     8b2:	61 50       	subi	r22, 0x01	; 1
     8b4:	70 40       	sbci	r23, 0x00	; 0
     8b6:	80 40       	sbci	r24, 0x00	; 0
     8b8:	90 40       	sbci	r25, 0x00	; 0
     8ba:	61 96       	adiw	r28, 0x11	; 17
     8bc:	6c af       	std	Y+60, r22	; 0x3c
     8be:	7d af       	std	Y+61, r23	; 0x3d
     8c0:	8e af       	std	Y+62, r24	; 0x3e
     8c2:	9f af       	std	Y+63, r25	; 0x3f
     8c4:	61 97       	sbiw	r28, 0x11	; 17
     8c6:	a2 0c       	add	r10, r2
     8c8:	b3 1c       	adc	r11, r3
     8ca:	c4 1c       	adc	r12, r4
     8cc:	d5 1c       	adc	r13, r5
     8ce:	a2 14       	cp	r10, r2
     8d0:	b3 04       	cpc	r11, r3
     8d2:	c4 04       	cpc	r12, r4
     8d4:	d5 04       	cpc	r13, r5
     8d6:	98 f0       	brcs	.+38     	; 0x8fe <__stack+0x9f>
     8d8:	a2 16       	cp	r10, r18
     8da:	b3 06       	cpc	r11, r19
     8dc:	c4 06       	cpc	r12, r20
     8de:	d5 06       	cpc	r13, r21
     8e0:	70 f4       	brcc	.+28     	; 0x8fe <__stack+0x9f>
     8e2:	61 50       	subi	r22, 0x01	; 1
     8e4:	70 40       	sbci	r23, 0x00	; 0
     8e6:	80 40       	sbci	r24, 0x00	; 0
     8e8:	90 40       	sbci	r25, 0x00	; 0
     8ea:	61 96       	adiw	r28, 0x11	; 17
     8ec:	6c af       	std	Y+60, r22	; 0x3c
     8ee:	7d af       	std	Y+61, r23	; 0x3d
     8f0:	8e af       	std	Y+62, r24	; 0x3e
     8f2:	9f af       	std	Y+63, r25	; 0x3f
     8f4:	61 97       	sbiw	r28, 0x11	; 17
     8f6:	a2 0c       	add	r10, r2
     8f8:	b3 1c       	adc	r11, r3
     8fa:	c4 1c       	adc	r12, r4
     8fc:	d5 1c       	adc	r13, r5
     8fe:	a2 1a       	sub	r10, r18
     900:	b3 0a       	sbc	r11, r19
     902:	c4 0a       	sbc	r12, r20
     904:	d5 0a       	sbc	r13, r21
     906:	c6 01       	movw	r24, r12
     908:	b5 01       	movw	r22, r10
     90a:	29 96       	adiw	r28, 0x09	; 9
     90c:	2c ad       	ldd	r18, Y+60	; 0x3c
     90e:	3d ad       	ldd	r19, Y+61	; 0x3d
     910:	4e ad       	ldd	r20, Y+62	; 0x3e
     912:	5f ad       	ldd	r21, Y+63	; 0x3f
     914:	29 97       	sbiw	r28, 0x09	; 9
     916:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     91a:	7b 01       	movw	r14, r22
     91c:	8c 01       	movw	r16, r24
     91e:	c6 01       	movw	r24, r12
     920:	b5 01       	movw	r22, r10
     922:	29 96       	adiw	r28, 0x09	; 9
     924:	2c ad       	ldd	r18, Y+60	; 0x3c
     926:	3d ad       	ldd	r19, Y+61	; 0x3d
     928:	4e ad       	ldd	r20, Y+62	; 0x3e
     92a:	5f ad       	ldd	r21, Y+63	; 0x3f
     92c:	29 97       	sbiw	r28, 0x09	; 9
     92e:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     932:	c9 01       	movw	r24, r18
     934:	da 01       	movw	r26, r20
     936:	5c 01       	movw	r10, r24
     938:	6d 01       	movw	r12, r26
     93a:	c6 01       	movw	r24, r12
     93c:	b5 01       	movw	r22, r10
     93e:	2d 96       	adiw	r28, 0x0d	; 13
     940:	2c ad       	ldd	r18, Y+60	; 0x3c
     942:	3d ad       	ldd	r19, Y+61	; 0x3d
     944:	4e ad       	ldd	r20, Y+62	; 0x3e
     946:	5f ad       	ldd	r21, Y+63	; 0x3f
     948:	2d 97       	sbiw	r28, 0x0d	; 13
     94a:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     94e:	9b 01       	movw	r18, r22
     950:	ac 01       	movw	r20, r24
     952:	87 01       	movw	r16, r14
     954:	ff 24       	eor	r15, r15
     956:	ee 24       	eor	r14, r14
     958:	8d a5       	ldd	r24, Y+45	; 0x2d
     95a:	9e a5       	ldd	r25, Y+46	; 0x2e
     95c:	af a5       	ldd	r26, Y+47	; 0x2f
     95e:	b8 a9       	ldd	r27, Y+48	; 0x30
     960:	a0 70       	andi	r26, 0x00	; 0
     962:	b0 70       	andi	r27, 0x00	; 0
     964:	e8 2a       	or	r14, r24
     966:	f9 2a       	or	r15, r25
     968:	0a 2b       	or	r16, r26
     96a:	1b 2b       	or	r17, r27
     96c:	e2 16       	cp	r14, r18
     96e:	f3 06       	cpc	r15, r19
     970:	04 07       	cpc	r16, r20
     972:	15 07       	cpc	r17, r21
     974:	c0 f4       	brcc	.+48     	; 0x9a6 <__stack+0x147>
     976:	08 94       	sec
     978:	a1 08       	sbc	r10, r1
     97a:	b1 08       	sbc	r11, r1
     97c:	c1 08       	sbc	r12, r1
     97e:	d1 08       	sbc	r13, r1
     980:	e2 0c       	add	r14, r2
     982:	f3 1c       	adc	r15, r3
     984:	04 1d       	adc	r16, r4
     986:	15 1d       	adc	r17, r5
     988:	e2 14       	cp	r14, r2
     98a:	f3 04       	cpc	r15, r3
     98c:	04 05       	cpc	r16, r4
     98e:	15 05       	cpc	r17, r5
     990:	50 f0       	brcs	.+20     	; 0x9a6 <__stack+0x147>
     992:	e2 16       	cp	r14, r18
     994:	f3 06       	cpc	r15, r19
     996:	04 07       	cpc	r16, r20
     998:	15 07       	cpc	r17, r21
     99a:	28 f4       	brcc	.+10     	; 0x9a6 <__stack+0x147>
     99c:	08 94       	sec
     99e:	a1 08       	sbc	r10, r1
     9a0:	b1 08       	sbc	r11, r1
     9a2:	c1 08       	sbc	r12, r1
     9a4:	d1 08       	sbc	r13, r1
     9a6:	61 96       	adiw	r28, 0x11	; 17
     9a8:	ec ac       	ldd	r14, Y+60	; 0x3c
     9aa:	fd ac       	ldd	r15, Y+61	; 0x3d
     9ac:	0e ad       	ldd	r16, Y+62	; 0x3e
     9ae:	1f ad       	ldd	r17, Y+63	; 0x3f
     9b0:	61 97       	sbiw	r28, 0x11	; 17
     9b2:	d7 01       	movw	r26, r14
     9b4:	99 27       	eor	r25, r25
     9b6:	88 27       	eor	r24, r24
     9b8:	96 01       	movw	r18, r12
     9ba:	85 01       	movw	r16, r10
     9bc:	08 2b       	or	r16, r24
     9be:	19 2b       	or	r17, r25
     9c0:	2a 2b       	or	r18, r26
     9c2:	3b 2b       	or	r19, r27
     9c4:	09 ab       	std	Y+49, r16	; 0x31
     9c6:	1a ab       	std	Y+50, r17	; 0x32
     9c8:	2b ab       	std	Y+51, r18	; 0x33
     9ca:	3c ab       	std	Y+52, r19	; 0x34
     9cc:	62 c2       	rjmp	.+1220   	; 0xe92 <__stack+0x633>
     9ce:	6e 14       	cp	r6, r14
     9d0:	7f 04       	cpc	r7, r15
     9d2:	80 06       	cpc	r8, r16
     9d4:	91 06       	cpc	r9, r17
     9d6:	08 f4       	brcc	.+2      	; 0x9da <__stack+0x17b>
     9d8:	51 c2       	rjmp	.+1186   	; 0xe7c <__stack+0x61d>
     9da:	20 e0       	ldi	r18, 0x00	; 0
     9dc:	e2 16       	cp	r14, r18
     9de:	20 e0       	ldi	r18, 0x00	; 0
     9e0:	f2 06       	cpc	r15, r18
     9e2:	21 e0       	ldi	r18, 0x01	; 1
     9e4:	02 07       	cpc	r16, r18
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	12 07       	cpc	r17, r18
     9ea:	88 f4       	brcc	.+34     	; 0xa0e <__stack+0x1af>
     9ec:	3f ef       	ldi	r19, 0xFF	; 255
     9ee:	e3 16       	cp	r14, r19
     9f0:	f1 04       	cpc	r15, r1
     9f2:	01 05       	cpc	r16, r1
     9f4:	11 05       	cpc	r17, r1
     9f6:	31 f0       	breq	.+12     	; 0xa04 <__stack+0x1a5>
     9f8:	28 f0       	brcs	.+10     	; 0xa04 <__stack+0x1a5>
     9fa:	48 e0       	ldi	r20, 0x08	; 8
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	60 e0       	ldi	r22, 0x00	; 0
     a00:	70 e0       	ldi	r23, 0x00	; 0
     a02:	17 c0       	rjmp	.+46     	; 0xa32 <__stack+0x1d3>
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	50 e0       	ldi	r21, 0x00	; 0
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	70 e0       	ldi	r23, 0x00	; 0
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__stack+0x1d3>
     a0e:	40 e0       	ldi	r20, 0x00	; 0
     a10:	e4 16       	cp	r14, r20
     a12:	40 e0       	ldi	r20, 0x00	; 0
     a14:	f4 06       	cpc	r15, r20
     a16:	40 e0       	ldi	r20, 0x00	; 0
     a18:	04 07       	cpc	r16, r20
     a1a:	41 e0       	ldi	r20, 0x01	; 1
     a1c:	14 07       	cpc	r17, r20
     a1e:	28 f0       	brcs	.+10     	; 0xa2a <__stack+0x1cb>
     a20:	48 e1       	ldi	r20, 0x18	; 24
     a22:	50 e0       	ldi	r21, 0x00	; 0
     a24:	60 e0       	ldi	r22, 0x00	; 0
     a26:	70 e0       	ldi	r23, 0x00	; 0
     a28:	04 c0       	rjmp	.+8      	; 0xa32 <__stack+0x1d3>
     a2a:	40 e1       	ldi	r20, 0x10	; 16
     a2c:	50 e0       	ldi	r21, 0x00	; 0
     a2e:	60 e0       	ldi	r22, 0x00	; 0
     a30:	70 e0       	ldi	r23, 0x00	; 0
     a32:	d8 01       	movw	r26, r16
     a34:	c7 01       	movw	r24, r14
     a36:	04 2e       	mov	r0, r20
     a38:	04 c0       	rjmp	.+8      	; 0xa42 <__stack+0x1e3>
     a3a:	b6 95       	lsr	r27
     a3c:	a7 95       	ror	r26
     a3e:	97 95       	ror	r25
     a40:	87 95       	ror	r24
     a42:	0a 94       	dec	r0
     a44:	d2 f7       	brpl	.-12     	; 0xa3a <__stack+0x1db>
     a46:	8c 57       	subi	r24, 0x7C	; 124
     a48:	9f 4f       	sbci	r25, 0xFF	; 255
     a4a:	dc 01       	movw	r26, r24
     a4c:	2c 91       	ld	r18, X
     a4e:	30 e2       	ldi	r19, 0x20	; 32
     a50:	a3 2e       	mov	r10, r19
     a52:	b1 2c       	mov	r11, r1
     a54:	c1 2c       	mov	r12, r1
     a56:	d1 2c       	mov	r13, r1
     a58:	d6 01       	movw	r26, r12
     a5a:	c5 01       	movw	r24, r10
     a5c:	84 1b       	sub	r24, r20
     a5e:	95 0b       	sbc	r25, r21
     a60:	a6 0b       	sbc	r26, r22
     a62:	b7 0b       	sbc	r27, r23
     a64:	82 1b       	sub	r24, r18
     a66:	91 09       	sbc	r25, r1
     a68:	a1 09       	sbc	r26, r1
     a6a:	b1 09       	sbc	r27, r1
     a6c:	00 97       	sbiw	r24, 0x00	; 0
     a6e:	a1 05       	cpc	r26, r1
     a70:	b1 05       	cpc	r27, r1
     a72:	89 f4       	brne	.+34     	; 0xa96 <__stack+0x237>
     a74:	e6 14       	cp	r14, r6
     a76:	f7 04       	cpc	r15, r7
     a78:	08 05       	cpc	r16, r8
     a7a:	19 05       	cpc	r17, r9
     a7c:	08 f4       	brcc	.+2      	; 0xa80 <__stack+0x221>
     a7e:	f2 c1       	rjmp	.+996    	; 0xe64 <__stack+0x605>
     a80:	6d a4       	ldd	r6, Y+45	; 0x2d
     a82:	7e a4       	ldd	r7, Y+46	; 0x2e
     a84:	8f a4       	ldd	r8, Y+47	; 0x2f
     a86:	98 a8       	ldd	r9, Y+48	; 0x30
     a88:	62 14       	cp	r6, r2
     a8a:	73 04       	cpc	r7, r3
     a8c:	84 04       	cpc	r8, r4
     a8e:	95 04       	cpc	r9, r5
     a90:	08 f0       	brcs	.+2      	; 0xa94 <__stack+0x235>
     a92:	e8 c1       	rjmp	.+976    	; 0xe64 <__stack+0x605>
     a94:	f3 c1       	rjmp	.+998    	; 0xe7c <__stack+0x61d>
     a96:	6e 96       	adiw	r28, 0x1e	; 30
     a98:	8f af       	std	Y+63, r24	; 0x3f
     a9a:	6e 97       	sbiw	r28, 0x1e	; 30
     a9c:	08 2e       	mov	r0, r24
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__stack+0x249>
     aa0:	ee 0c       	add	r14, r14
     aa2:	ff 1c       	adc	r15, r15
     aa4:	00 1f       	adc	r16, r16
     aa6:	11 1f       	adc	r17, r17
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__stack+0x241>
     aac:	6a 2d       	mov	r22, r10
     aae:	68 1b       	sub	r22, r24
     ab0:	d2 01       	movw	r26, r4
     ab2:	c1 01       	movw	r24, r2
     ab4:	06 2e       	mov	r0, r22
     ab6:	04 c0       	rjmp	.+8      	; 0xac0 <__stack+0x261>
     ab8:	b6 95       	lsr	r27
     aba:	a7 95       	ror	r26
     abc:	97 95       	ror	r25
     abe:	87 95       	ror	r24
     ac0:	0a 94       	dec	r0
     ac2:	d2 f7       	brpl	.-12     	; 0xab8 <__stack+0x259>
     ac4:	5c 01       	movw	r10, r24
     ac6:	6d 01       	movw	r12, r26
     ac8:	ae 28       	or	r10, r14
     aca:	bf 28       	or	r11, r15
     acc:	c0 2a       	or	r12, r16
     ace:	d1 2a       	or	r13, r17
     ad0:	ad a2       	std	Y+37, r10	; 0x25
     ad2:	be a2       	std	Y+38, r11	; 0x26
     ad4:	cf a2       	std	Y+39, r12	; 0x27
     ad6:	d8 a6       	std	Y+40, r13	; 0x28
     ad8:	72 01       	movw	r14, r4
     ada:	61 01       	movw	r12, r2
     adc:	6e 96       	adiw	r28, 0x1e	; 30
     ade:	0f ac       	ldd	r0, Y+63	; 0x3f
     ae0:	6e 97       	sbiw	r28, 0x1e	; 30
     ae2:	04 c0       	rjmp	.+8      	; 0xaec <__stack+0x28d>
     ae4:	cc 0c       	add	r12, r12
     ae6:	dd 1c       	adc	r13, r13
     ae8:	ee 1c       	adc	r14, r14
     aea:	ff 1c       	adc	r15, r15
     aec:	0a 94       	dec	r0
     aee:	d2 f7       	brpl	.-12     	; 0xae4 <__stack+0x285>
     af0:	c9 a2       	std	Y+33, r12	; 0x21
     af2:	da a2       	std	Y+34, r13	; 0x22
     af4:	eb a2       	std	Y+35, r14	; 0x23
     af6:	fc a2       	std	Y+36, r15	; 0x24
     af8:	64 01       	movw	r12, r8
     afa:	53 01       	movw	r10, r6
     afc:	06 2e       	mov	r0, r22
     afe:	04 c0       	rjmp	.+8      	; 0xb08 <__stack+0x2a9>
     b00:	d6 94       	lsr	r13
     b02:	c7 94       	ror	r12
     b04:	b7 94       	ror	r11
     b06:	a7 94       	ror	r10
     b08:	0a 94       	dec	r0
     b0a:	d2 f7       	brpl	.-12     	; 0xb00 <__stack+0x2a1>
     b0c:	d4 01       	movw	r26, r8
     b0e:	c3 01       	movw	r24, r6
     b10:	6e 96       	adiw	r28, 0x1e	; 30
     b12:	0f ac       	ldd	r0, Y+63	; 0x3f
     b14:	6e 97       	sbiw	r28, 0x1e	; 30
     b16:	04 c0       	rjmp	.+8      	; 0xb20 <__stack+0x2c1>
     b18:	88 0f       	add	r24, r24
     b1a:	99 1f       	adc	r25, r25
     b1c:	aa 1f       	adc	r26, r26
     b1e:	bb 1f       	adc	r27, r27
     b20:	0a 94       	dec	r0
     b22:	d2 f7       	brpl	.-12     	; 0xb18 <__stack+0x2b9>
     b24:	ed a4       	ldd	r14, Y+45	; 0x2d
     b26:	fe a4       	ldd	r15, Y+46	; 0x2e
     b28:	0f a5       	ldd	r16, Y+47	; 0x2f
     b2a:	18 a9       	ldd	r17, Y+48	; 0x30
     b2c:	04 c0       	rjmp	.+8      	; 0xb36 <__stack+0x2d7>
     b2e:	16 95       	lsr	r17
     b30:	07 95       	ror	r16
     b32:	f7 94       	ror	r15
     b34:	e7 94       	ror	r14
     b36:	6a 95       	dec	r22
     b38:	d2 f7       	brpl	.-12     	; 0xb2e <__stack+0x2cf>
     b3a:	37 01       	movw	r6, r14
     b3c:	48 01       	movw	r8, r16
     b3e:	68 2a       	or	r6, r24
     b40:	79 2a       	or	r7, r25
     b42:	8a 2a       	or	r8, r26
     b44:	9b 2a       	or	r9, r27
     b46:	6d 8e       	std	Y+29, r6	; 0x1d
     b48:	7e 8e       	std	Y+30, r7	; 0x1e
     b4a:	8f 8e       	std	Y+31, r8	; 0x1f
     b4c:	98 a2       	std	Y+32, r9	; 0x20
     b4e:	ed a0       	ldd	r14, Y+37	; 0x25
     b50:	fe a0       	ldd	r15, Y+38	; 0x26
     b52:	0f a1       	ldd	r16, Y+39	; 0x27
     b54:	18 a5       	ldd	r17, Y+40	; 0x28
     b56:	38 01       	movw	r6, r16
     b58:	88 24       	eor	r8, r8
     b5a:	99 24       	eor	r9, r9
     b5c:	98 01       	movw	r18, r16
     b5e:	87 01       	movw	r16, r14
     b60:	20 70       	andi	r18, 0x00	; 0
     b62:	30 70       	andi	r19, 0x00	; 0
     b64:	65 96       	adiw	r28, 0x15	; 21
     b66:	0c af       	std	Y+60, r16	; 0x3c
     b68:	1d af       	std	Y+61, r17	; 0x3d
     b6a:	2e af       	std	Y+62, r18	; 0x3e
     b6c:	3f af       	std	Y+63, r19	; 0x3f
     b6e:	65 97       	sbiw	r28, 0x15	; 21
     b70:	c6 01       	movw	r24, r12
     b72:	b5 01       	movw	r22, r10
     b74:	a4 01       	movw	r20, r8
     b76:	93 01       	movw	r18, r6
     b78:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     b7c:	7b 01       	movw	r14, r22
     b7e:	8c 01       	movw	r16, r24
     b80:	c6 01       	movw	r24, r12
     b82:	b5 01       	movw	r22, r10
     b84:	a4 01       	movw	r20, r8
     b86:	93 01       	movw	r18, r6
     b88:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     b8c:	c9 01       	movw	r24, r18
     b8e:	da 01       	movw	r26, r20
     b90:	1c 01       	movw	r2, r24
     b92:	2d 01       	movw	r4, r26
     b94:	c2 01       	movw	r24, r4
     b96:	b1 01       	movw	r22, r2
     b98:	65 96       	adiw	r28, 0x15	; 21
     b9a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b9c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b9e:	4e ad       	ldd	r20, Y+62	; 0x3e
     ba0:	5f ad       	ldd	r21, Y+63	; 0x3f
     ba2:	65 97       	sbiw	r28, 0x15	; 21
     ba4:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     ba8:	9b 01       	movw	r18, r22
     baa:	ac 01       	movw	r20, r24
     bac:	87 01       	movw	r16, r14
     bae:	ff 24       	eor	r15, r15
     bb0:	ee 24       	eor	r14, r14
     bb2:	ad 8c       	ldd	r10, Y+29	; 0x1d
     bb4:	be 8c       	ldd	r11, Y+30	; 0x1e
     bb6:	cf 8c       	ldd	r12, Y+31	; 0x1f
     bb8:	d8 a0       	ldd	r13, Y+32	; 0x20
     bba:	c6 01       	movw	r24, r12
     bbc:	aa 27       	eor	r26, r26
     bbe:	bb 27       	eor	r27, r27
     bc0:	57 01       	movw	r10, r14
     bc2:	68 01       	movw	r12, r16
     bc4:	a8 2a       	or	r10, r24
     bc6:	b9 2a       	or	r11, r25
     bc8:	ca 2a       	or	r12, r26
     bca:	db 2a       	or	r13, r27
     bcc:	a2 16       	cp	r10, r18
     bce:	b3 06       	cpc	r11, r19
     bd0:	c4 06       	cpc	r12, r20
     bd2:	d5 06       	cpc	r13, r21
     bd4:	00 f5       	brcc	.+64     	; 0xc16 <__stack+0x3b7>
     bd6:	08 94       	sec
     bd8:	21 08       	sbc	r2, r1
     bda:	31 08       	sbc	r3, r1
     bdc:	41 08       	sbc	r4, r1
     bde:	51 08       	sbc	r5, r1
     be0:	ed a0       	ldd	r14, Y+37	; 0x25
     be2:	fe a0       	ldd	r15, Y+38	; 0x26
     be4:	0f a1       	ldd	r16, Y+39	; 0x27
     be6:	18 a5       	ldd	r17, Y+40	; 0x28
     be8:	ae 0c       	add	r10, r14
     bea:	bf 1c       	adc	r11, r15
     bec:	c0 1e       	adc	r12, r16
     bee:	d1 1e       	adc	r13, r17
     bf0:	ae 14       	cp	r10, r14
     bf2:	bf 04       	cpc	r11, r15
     bf4:	c0 06       	cpc	r12, r16
     bf6:	d1 06       	cpc	r13, r17
     bf8:	70 f0       	brcs	.+28     	; 0xc16 <__stack+0x3b7>
     bfa:	a2 16       	cp	r10, r18
     bfc:	b3 06       	cpc	r11, r19
     bfe:	c4 06       	cpc	r12, r20
     c00:	d5 06       	cpc	r13, r21
     c02:	48 f4       	brcc	.+18     	; 0xc16 <__stack+0x3b7>
     c04:	08 94       	sec
     c06:	21 08       	sbc	r2, r1
     c08:	31 08       	sbc	r3, r1
     c0a:	41 08       	sbc	r4, r1
     c0c:	51 08       	sbc	r5, r1
     c0e:	ae 0c       	add	r10, r14
     c10:	bf 1c       	adc	r11, r15
     c12:	c0 1e       	adc	r12, r16
     c14:	d1 1e       	adc	r13, r17
     c16:	a2 1a       	sub	r10, r18
     c18:	b3 0a       	sbc	r11, r19
     c1a:	c4 0a       	sbc	r12, r20
     c1c:	d5 0a       	sbc	r13, r21
     c1e:	c6 01       	movw	r24, r12
     c20:	b5 01       	movw	r22, r10
     c22:	a4 01       	movw	r20, r8
     c24:	93 01       	movw	r18, r6
     c26:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     c2a:	7b 01       	movw	r14, r22
     c2c:	8c 01       	movw	r16, r24
     c2e:	c6 01       	movw	r24, r12
     c30:	b5 01       	movw	r22, r10
     c32:	a4 01       	movw	r20, r8
     c34:	93 01       	movw	r18, r6
     c36:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
     c3a:	c9 01       	movw	r24, r18
     c3c:	da 01       	movw	r26, r20
     c3e:	3c 01       	movw	r6, r24
     c40:	4d 01       	movw	r8, r26
     c42:	c4 01       	movw	r24, r8
     c44:	b3 01       	movw	r22, r6
     c46:	65 96       	adiw	r28, 0x15	; 21
     c48:	2c ad       	ldd	r18, Y+60	; 0x3c
     c4a:	3d ad       	ldd	r19, Y+61	; 0x3d
     c4c:	4e ad       	ldd	r20, Y+62	; 0x3e
     c4e:	5f ad       	ldd	r21, Y+63	; 0x3f
     c50:	65 97       	sbiw	r28, 0x15	; 21
     c52:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     c56:	9b 01       	movw	r18, r22
     c58:	ac 01       	movw	r20, r24
     c5a:	87 01       	movw	r16, r14
     c5c:	ff 24       	eor	r15, r15
     c5e:	ee 24       	eor	r14, r14
     c60:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c62:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c64:	af 8d       	ldd	r26, Y+31	; 0x1f
     c66:	b8 a1       	ldd	r27, Y+32	; 0x20
     c68:	a0 70       	andi	r26, 0x00	; 0
     c6a:	b0 70       	andi	r27, 0x00	; 0
     c6c:	57 01       	movw	r10, r14
     c6e:	68 01       	movw	r12, r16
     c70:	a8 2a       	or	r10, r24
     c72:	b9 2a       	or	r11, r25
     c74:	ca 2a       	or	r12, r26
     c76:	db 2a       	or	r13, r27
     c78:	a2 16       	cp	r10, r18
     c7a:	b3 06       	cpc	r11, r19
     c7c:	c4 06       	cpc	r12, r20
     c7e:	d5 06       	cpc	r13, r21
     c80:	00 f5       	brcc	.+64     	; 0xcc2 <__stack+0x463>
     c82:	08 94       	sec
     c84:	61 08       	sbc	r6, r1
     c86:	71 08       	sbc	r7, r1
     c88:	81 08       	sbc	r8, r1
     c8a:	91 08       	sbc	r9, r1
     c8c:	6d a1       	ldd	r22, Y+37	; 0x25
     c8e:	7e a1       	ldd	r23, Y+38	; 0x26
     c90:	8f a1       	ldd	r24, Y+39	; 0x27
     c92:	98 a5       	ldd	r25, Y+40	; 0x28
     c94:	a6 0e       	add	r10, r22
     c96:	b7 1e       	adc	r11, r23
     c98:	c8 1e       	adc	r12, r24
     c9a:	d9 1e       	adc	r13, r25
     c9c:	a6 16       	cp	r10, r22
     c9e:	b7 06       	cpc	r11, r23
     ca0:	c8 06       	cpc	r12, r24
     ca2:	d9 06       	cpc	r13, r25
     ca4:	70 f0       	brcs	.+28     	; 0xcc2 <__stack+0x463>
     ca6:	a2 16       	cp	r10, r18
     ca8:	b3 06       	cpc	r11, r19
     caa:	c4 06       	cpc	r12, r20
     cac:	d5 06       	cpc	r13, r21
     cae:	48 f4       	brcc	.+18     	; 0xcc2 <__stack+0x463>
     cb0:	08 94       	sec
     cb2:	61 08       	sbc	r6, r1
     cb4:	71 08       	sbc	r7, r1
     cb6:	81 08       	sbc	r8, r1
     cb8:	91 08       	sbc	r9, r1
     cba:	a6 0e       	add	r10, r22
     cbc:	b7 1e       	adc	r11, r23
     cbe:	c8 1e       	adc	r12, r24
     cc0:	d9 1e       	adc	r13, r25
     cc2:	d6 01       	movw	r26, r12
     cc4:	c5 01       	movw	r24, r10
     cc6:	82 1b       	sub	r24, r18
     cc8:	93 0b       	sbc	r25, r19
     cca:	a4 0b       	sbc	r26, r20
     ccc:	b5 0b       	sbc	r27, r21
     cce:	89 8f       	std	Y+25, r24	; 0x19
     cd0:	9a 8f       	std	Y+26, r25	; 0x1a
     cd2:	ab 8f       	std	Y+27, r26	; 0x1b
     cd4:	bc 8f       	std	Y+28, r27	; 0x1c
     cd6:	d1 01       	movw	r26, r2
     cd8:	99 27       	eor	r25, r25
     cda:	88 27       	eor	r24, r24
     cdc:	64 01       	movw	r12, r8
     cde:	53 01       	movw	r10, r6
     ce0:	a8 2a       	or	r10, r24
     ce2:	b9 2a       	or	r11, r25
     ce4:	ca 2a       	or	r12, r26
     ce6:	db 2a       	or	r13, r27
     ce8:	a9 aa       	std	Y+49, r10	; 0x31
     cea:	ba aa       	std	Y+50, r11	; 0x32
     cec:	cb aa       	std	Y+51, r12	; 0x33
     cee:	dc aa       	std	Y+52, r13	; 0x34
     cf0:	86 01       	movw	r16, r12
     cf2:	75 01       	movw	r14, r10
     cf4:	2f ef       	ldi	r18, 0xFF	; 255
     cf6:	3f ef       	ldi	r19, 0xFF	; 255
     cf8:	40 e0       	ldi	r20, 0x00	; 0
     cfa:	50 e0       	ldi	r21, 0x00	; 0
     cfc:	e2 22       	and	r14, r18
     cfe:	f3 22       	and	r15, r19
     d00:	04 23       	and	r16, r20
     d02:	15 23       	and	r17, r21
     d04:	a6 01       	movw	r20, r12
     d06:	66 27       	eor	r22, r22
     d08:	77 27       	eor	r23, r23
     d0a:	6d 96       	adiw	r28, 0x1d	; 29
     d0c:	4c af       	std	Y+60, r20	; 0x3c
     d0e:	5d af       	std	Y+61, r21	; 0x3d
     d10:	6e af       	std	Y+62, r22	; 0x3e
     d12:	7f af       	std	Y+63, r23	; 0x3f
     d14:	6d 97       	sbiw	r28, 0x1d	; 29
     d16:	a9 a0       	ldd	r10, Y+33	; 0x21
     d18:	ba a0       	ldd	r11, Y+34	; 0x22
     d1a:	cb a0       	ldd	r12, Y+35	; 0x23
     d1c:	dc a0       	ldd	r13, Y+36	; 0x24
     d1e:	6f ef       	ldi	r22, 0xFF	; 255
     d20:	7f ef       	ldi	r23, 0xFF	; 255
     d22:	80 e0       	ldi	r24, 0x00	; 0
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	a6 22       	and	r10, r22
     d28:	b7 22       	and	r11, r23
     d2a:	c8 22       	and	r12, r24
     d2c:	d9 22       	and	r13, r25
     d2e:	89 a1       	ldd	r24, Y+33	; 0x21
     d30:	9a a1       	ldd	r25, Y+34	; 0x22
     d32:	ab a1       	ldd	r26, Y+35	; 0x23
     d34:	bc a1       	ldd	r27, Y+36	; 0x24
     d36:	1d 01       	movw	r2, r26
     d38:	44 24       	eor	r4, r4
     d3a:	55 24       	eor	r5, r5
     d3c:	c8 01       	movw	r24, r16
     d3e:	b7 01       	movw	r22, r14
     d40:	a6 01       	movw	r20, r12
     d42:	95 01       	movw	r18, r10
     d44:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     d48:	69 96       	adiw	r28, 0x19	; 25
     d4a:	6c af       	std	Y+60, r22	; 0x3c
     d4c:	7d af       	std	Y+61, r23	; 0x3d
     d4e:	8e af       	std	Y+62, r24	; 0x3e
     d50:	9f af       	std	Y+63, r25	; 0x3f
     d52:	69 97       	sbiw	r28, 0x19	; 25
     d54:	c8 01       	movw	r24, r16
     d56:	b7 01       	movw	r22, r14
     d58:	a2 01       	movw	r20, r4
     d5a:	91 01       	movw	r18, r2
     d5c:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     d60:	3b 01       	movw	r6, r22
     d62:	4c 01       	movw	r8, r24
     d64:	6d 96       	adiw	r28, 0x1d	; 29
     d66:	6c ad       	ldd	r22, Y+60	; 0x3c
     d68:	7d ad       	ldd	r23, Y+61	; 0x3d
     d6a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d6c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d6e:	6d 97       	sbiw	r28, 0x1d	; 29
     d70:	a6 01       	movw	r20, r12
     d72:	95 01       	movw	r18, r10
     d74:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     d78:	7b 01       	movw	r14, r22
     d7a:	8c 01       	movw	r16, r24
     d7c:	6d 96       	adiw	r28, 0x1d	; 29
     d7e:	6c ad       	ldd	r22, Y+60	; 0x3c
     d80:	7d ad       	ldd	r23, Y+61	; 0x3d
     d82:	8e ad       	ldd	r24, Y+62	; 0x3e
     d84:	9f ad       	ldd	r25, Y+63	; 0x3f
     d86:	6d 97       	sbiw	r28, 0x1d	; 29
     d88:	a2 01       	movw	r20, r4
     d8a:	91 01       	movw	r18, r2
     d8c:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
     d90:	5b 01       	movw	r10, r22
     d92:	6c 01       	movw	r12, r24
     d94:	a8 01       	movw	r20, r16
     d96:	97 01       	movw	r18, r14
     d98:	26 0d       	add	r18, r6
     d9a:	37 1d       	adc	r19, r7
     d9c:	48 1d       	adc	r20, r8
     d9e:	59 1d       	adc	r21, r9
     da0:	69 96       	adiw	r28, 0x19	; 25
     da2:	6c ac       	ldd	r6, Y+60	; 0x3c
     da4:	7d ac       	ldd	r7, Y+61	; 0x3d
     da6:	8e ac       	ldd	r8, Y+62	; 0x3e
     da8:	9f ac       	ldd	r9, Y+63	; 0x3f
     daa:	69 97       	sbiw	r28, 0x19	; 25
     dac:	c4 01       	movw	r24, r8
     dae:	aa 27       	eor	r26, r26
     db0:	bb 27       	eor	r27, r27
     db2:	28 0f       	add	r18, r24
     db4:	39 1f       	adc	r19, r25
     db6:	4a 1f       	adc	r20, r26
     db8:	5b 1f       	adc	r21, r27
     dba:	2e 15       	cp	r18, r14
     dbc:	3f 05       	cpc	r19, r15
     dbe:	40 07       	cpc	r20, r16
     dc0:	51 07       	cpc	r21, r17
     dc2:	48 f4       	brcc	.+18     	; 0xdd6 <__stack+0x577>
     dc4:	e1 2c       	mov	r14, r1
     dc6:	f1 2c       	mov	r15, r1
     dc8:	61 e0       	ldi	r22, 0x01	; 1
     dca:	06 2f       	mov	r16, r22
     dcc:	11 2d       	mov	r17, r1
     dce:	ae 0c       	add	r10, r14
     dd0:	bf 1c       	adc	r11, r15
     dd2:	c0 1e       	adc	r12, r16
     dd4:	d1 1e       	adc	r13, r17
     dd6:	ca 01       	movw	r24, r20
     dd8:	aa 27       	eor	r26, r26
     dda:	bb 27       	eor	r27, r27
     ddc:	bc 01       	movw	r22, r24
     dde:	cd 01       	movw	r24, r26
     de0:	6a 0d       	add	r22, r10
     de2:	7b 1d       	adc	r23, r11
     de4:	8c 1d       	adc	r24, r12
     de6:	9d 1d       	adc	r25, r13
     de8:	69 8c       	ldd	r6, Y+25	; 0x19
     dea:	7a 8c       	ldd	r7, Y+26	; 0x1a
     dec:	8b 8c       	ldd	r8, Y+27	; 0x1b
     dee:	9c 8c       	ldd	r9, Y+28	; 0x1c
     df0:	66 16       	cp	r6, r22
     df2:	77 06       	cpc	r7, r23
     df4:	88 06       	cpc	r8, r24
     df6:	99 06       	cpc	r9, r25
     df8:	40 f1       	brcs	.+80     	; 0xe4a <__stack+0x5eb>
     dfa:	66 15       	cp	r22, r6
     dfc:	77 05       	cpc	r23, r7
     dfe:	88 05       	cpc	r24, r8
     e00:	99 05       	cpc	r25, r9
     e02:	09 f0       	breq	.+2      	; 0xe06 <__stack+0x5a7>
     e04:	43 c0       	rjmp	.+134    	; 0xe8c <__stack+0x62d>
     e06:	d9 01       	movw	r26, r18
     e08:	99 27       	eor	r25, r25
     e0a:	88 27       	eor	r24, r24
     e0c:	69 96       	adiw	r28, 0x19	; 25
     e0e:	2c ad       	ldd	r18, Y+60	; 0x3c
     e10:	3d ad       	ldd	r19, Y+61	; 0x3d
     e12:	4e ad       	ldd	r20, Y+62	; 0x3e
     e14:	5f ad       	ldd	r21, Y+63	; 0x3f
     e16:	69 97       	sbiw	r28, 0x19	; 25
     e18:	40 70       	andi	r20, 0x00	; 0
     e1a:	50 70       	andi	r21, 0x00	; 0
     e1c:	82 0f       	add	r24, r18
     e1e:	93 1f       	adc	r25, r19
     e20:	a4 1f       	adc	r26, r20
     e22:	b5 1f       	adc	r27, r21
     e24:	2d a5       	ldd	r18, Y+45	; 0x2d
     e26:	3e a5       	ldd	r19, Y+46	; 0x2e
     e28:	4f a5       	ldd	r20, Y+47	; 0x2f
     e2a:	58 a9       	ldd	r21, Y+48	; 0x30
     e2c:	6e 96       	adiw	r28, 0x1e	; 30
     e2e:	0f ac       	ldd	r0, Y+63	; 0x3f
     e30:	6e 97       	sbiw	r28, 0x1e	; 30
     e32:	04 c0       	rjmp	.+8      	; 0xe3c <__stack+0x5dd>
     e34:	22 0f       	add	r18, r18
     e36:	33 1f       	adc	r19, r19
     e38:	44 1f       	adc	r20, r20
     e3a:	55 1f       	adc	r21, r21
     e3c:	0a 94       	dec	r0
     e3e:	d2 f7       	brpl	.-12     	; 0xe34 <__stack+0x5d5>
     e40:	28 17       	cp	r18, r24
     e42:	39 07       	cpc	r19, r25
     e44:	4a 07       	cpc	r20, r26
     e46:	5b 07       	cpc	r21, r27
     e48:	08 f5       	brcc	.+66     	; 0xe8c <__stack+0x62d>
     e4a:	09 a9       	ldd	r16, Y+49	; 0x31
     e4c:	1a a9       	ldd	r17, Y+50	; 0x32
     e4e:	2b a9       	ldd	r18, Y+51	; 0x33
     e50:	3c a9       	ldd	r19, Y+52	; 0x34
     e52:	01 50       	subi	r16, 0x01	; 1
     e54:	10 40       	sbci	r17, 0x00	; 0
     e56:	20 40       	sbci	r18, 0x00	; 0
     e58:	30 40       	sbci	r19, 0x00	; 0
     e5a:	09 ab       	std	Y+49, r16	; 0x31
     e5c:	1a ab       	std	Y+50, r17	; 0x32
     e5e:	2b ab       	std	Y+51, r18	; 0x33
     e60:	3c ab       	std	Y+52, r19	; 0x34
     e62:	14 c0       	rjmp	.+40     	; 0xe8c <__stack+0x62d>
     e64:	66 24       	eor	r6, r6
     e66:	77 24       	eor	r7, r7
     e68:	43 01       	movw	r8, r6
     e6a:	21 e0       	ldi	r18, 0x01	; 1
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e0       	ldi	r20, 0x00	; 0
     e70:	50 e0       	ldi	r21, 0x00	; 0
     e72:	29 ab       	std	Y+49, r18	; 0x31
     e74:	3a ab       	std	Y+50, r19	; 0x32
     e76:	4b ab       	std	Y+51, r20	; 0x33
     e78:	5c ab       	std	Y+52, r21	; 0x34
     e7a:	0b c0       	rjmp	.+22     	; 0xe92 <__stack+0x633>
     e7c:	66 24       	eor	r6, r6
     e7e:	77 24       	eor	r7, r7
     e80:	43 01       	movw	r8, r6
     e82:	19 aa       	std	Y+49, r1	; 0x31
     e84:	1a aa       	std	Y+50, r1	; 0x32
     e86:	1b aa       	std	Y+51, r1	; 0x33
     e88:	1c aa       	std	Y+52, r1	; 0x34
     e8a:	03 c0       	rjmp	.+6      	; 0xe92 <__stack+0x633>
     e8c:	66 24       	eor	r6, r6
     e8e:	77 24       	eor	r7, r7
     e90:	43 01       	movw	r8, r6
     e92:	fe 01       	movw	r30, r28
     e94:	71 96       	adiw	r30, 0x11	; 17
     e96:	88 e0       	ldi	r24, 0x08	; 8
     e98:	df 01       	movw	r26, r30
     e9a:	1d 92       	st	X+, r1
     e9c:	8a 95       	dec	r24
     e9e:	e9 f7       	brne	.-6      	; 0xe9a <__stack+0x63b>
     ea0:	a9 a8       	ldd	r10, Y+49	; 0x31
     ea2:	ba a8       	ldd	r11, Y+50	; 0x32
     ea4:	cb a8       	ldd	r12, Y+51	; 0x33
     ea6:	dc a8       	ldd	r13, Y+52	; 0x34
     ea8:	a9 8a       	std	Y+17, r10	; 0x11
     eaa:	ba 8a       	std	Y+18, r11	; 0x12
     eac:	cb 8a       	std	Y+19, r12	; 0x13
     eae:	dc 8a       	std	Y+20, r13	; 0x14
     eb0:	6d 8a       	std	Y+21, r6	; 0x15
     eb2:	7e 8a       	std	Y+22, r7	; 0x16
     eb4:	8f 8a       	std	Y+23, r8	; 0x17
     eb6:	98 8e       	std	Y+24, r9	; 0x18
     eb8:	29 a9       	ldd	r18, Y+49	; 0x31
     eba:	3a 89       	ldd	r19, Y+18	; 0x12
     ebc:	4b 89       	ldd	r20, Y+19	; 0x13
     ebe:	5c 89       	ldd	r21, Y+20	; 0x14
     ec0:	66 2d       	mov	r22, r6
     ec2:	7e 89       	ldd	r23, Y+22	; 0x16
     ec4:	8f 89       	ldd	r24, Y+23	; 0x17
     ec6:	98 8d       	ldd	r25, Y+24	; 0x18
     ec8:	c2 5a       	subi	r28, 0xA2	; 162
     eca:	df 4f       	sbci	r29, 0xFF	; 255
     ecc:	e2 e1       	ldi	r30, 0x12	; 18
     ece:	0c 94 a8 28 	jmp	0x5150	; 0x5150 <__epilogue_restores__>

00000ed2 <__umoddi3>:
     ed2:	ab e5       	ldi	r26, 0x5B	; 91
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	ef e6       	ldi	r30, 0x6F	; 111
     ed8:	f7 e0       	ldi	r31, 0x07	; 7
     eda:	0c 94 8c 28 	jmp	0x5118	; 0x5118 <__prologue_saves__>
     ede:	a8 e0       	ldi	r26, 0x08	; 8
     ee0:	4e 01       	movw	r8, r28
     ee2:	08 94       	sec
     ee4:	81 1c       	adc	r8, r1
     ee6:	91 1c       	adc	r9, r1
     ee8:	f4 01       	movw	r30, r8
     eea:	6a 2e       	mov	r6, r26
     eec:	11 92       	st	Z+, r1
     eee:	6a 94       	dec	r6
     ef0:	e9 f7       	brne	.-6      	; 0xeec <__umoddi3+0x1a>
     ef2:	29 83       	std	Y+1, r18	; 0x01
     ef4:	3a 83       	std	Y+2, r19	; 0x02
     ef6:	4b 83       	std	Y+3, r20	; 0x03
     ef8:	5c 83       	std	Y+4, r21	; 0x04
     efa:	6d 83       	std	Y+5, r22	; 0x05
     efc:	7e 83       	std	Y+6, r23	; 0x06
     efe:	8f 83       	std	Y+7, r24	; 0x07
     f00:	98 87       	std	Y+8, r25	; 0x08
     f02:	ce 01       	movw	r24, r28
     f04:	09 96       	adiw	r24, 0x09	; 9
     f06:	fc 01       	movw	r30, r24
     f08:	11 92       	st	Z+, r1
     f0a:	aa 95       	dec	r26
     f0c:	e9 f7       	brne	.-6      	; 0xf08 <__umoddi3+0x36>
     f0e:	a9 86       	std	Y+9, r10	; 0x09
     f10:	ba 86       	std	Y+10, r11	; 0x0a
     f12:	cb 86       	std	Y+11, r12	; 0x0b
     f14:	dc 86       	std	Y+12, r13	; 0x0c
     f16:	ed 86       	std	Y+13, r14	; 0x0d
     f18:	fe 86       	std	Y+14, r15	; 0x0e
     f1a:	0f 87       	std	Y+15, r16	; 0x0f
     f1c:	18 8b       	std	Y+16, r17	; 0x10
     f1e:	29 84       	ldd	r2, Y+9	; 0x09
     f20:	3a 84       	ldd	r3, Y+10	; 0x0a
     f22:	4b 84       	ldd	r4, Y+11	; 0x0b
     f24:	5c 84       	ldd	r5, Y+12	; 0x0c
     f26:	ad 84       	ldd	r10, Y+13	; 0x0d
     f28:	be 84       	ldd	r11, Y+14	; 0x0e
     f2a:	cf 84       	ldd	r12, Y+15	; 0x0f
     f2c:	d8 88       	ldd	r13, Y+16	; 0x10
     f2e:	29 81       	ldd	r18, Y+1	; 0x01
     f30:	3a 81       	ldd	r19, Y+2	; 0x02
     f32:	4b 81       	ldd	r20, Y+3	; 0x03
     f34:	5c 81       	ldd	r21, Y+4	; 0x04
     f36:	69 96       	adiw	r28, 0x19	; 25
     f38:	2f af       	std	Y+63, r18	; 0x3f
     f3a:	69 97       	sbiw	r28, 0x19	; 25
     f3c:	6a 96       	adiw	r28, 0x1a	; 26
     f3e:	3f af       	std	Y+63, r19	; 0x3f
     f40:	6a 97       	sbiw	r28, 0x1a	; 26
     f42:	6b 96       	adiw	r28, 0x1b	; 27
     f44:	4f af       	std	Y+63, r20	; 0x3f
     f46:	6b 97       	sbiw	r28, 0x1b	; 27
     f48:	6c 96       	adiw	r28, 0x1c	; 28
     f4a:	5f af       	std	Y+63, r21	; 0x3f
     f4c:	6c 97       	sbiw	r28, 0x1c	; 28
     f4e:	6c 96       	adiw	r28, 0x1c	; 28
     f50:	6c ac       	ldd	r6, Y+60	; 0x3c
     f52:	7d ac       	ldd	r7, Y+61	; 0x3d
     f54:	8e ac       	ldd	r8, Y+62	; 0x3e
     f56:	9f ac       	ldd	r9, Y+63	; 0x3f
     f58:	6c 97       	sbiw	r28, 0x1c	; 28
     f5a:	69 aa       	std	Y+49, r6	; 0x31
     f5c:	7a aa       	std	Y+50, r7	; 0x32
     f5e:	8b aa       	std	Y+51, r8	; 0x33
     f60:	9c aa       	std	Y+52, r9	; 0x34
     f62:	6d 81       	ldd	r22, Y+5	; 0x05
     f64:	7e 81       	ldd	r23, Y+6	; 0x06
     f66:	8f 81       	ldd	r24, Y+7	; 0x07
     f68:	98 85       	ldd	r25, Y+8	; 0x08
     f6a:	3b 01       	movw	r6, r22
     f6c:	4c 01       	movw	r8, r24
     f6e:	6d aa       	std	Y+53, r6	; 0x35
     f70:	7e aa       	std	Y+54, r7	; 0x36
     f72:	8f aa       	std	Y+55, r8	; 0x37
     f74:	98 ae       	std	Y+56, r9	; 0x38
     f76:	a1 14       	cp	r10, r1
     f78:	b1 04       	cpc	r11, r1
     f7a:	c1 04       	cpc	r12, r1
     f7c:	d1 04       	cpc	r13, r1
     f7e:	09 f0       	breq	.+2      	; 0xf82 <__umoddi3+0xb0>
     f80:	04 c3       	rjmp	.+1544   	; 0x158a <__umoddi3+0x6b8>
     f82:	62 14       	cp	r6, r2
     f84:	73 04       	cpc	r7, r3
     f86:	84 04       	cpc	r8, r4
     f88:	95 04       	cpc	r9, r5
     f8a:	08 f0       	brcs	.+2      	; 0xf8e <__umoddi3+0xbc>
     f8c:	00 c1       	rjmp	.+512    	; 0x118e <__umoddi3+0x2bc>
     f8e:	00 e0       	ldi	r16, 0x00	; 0
     f90:	20 16       	cp	r2, r16
     f92:	00 e0       	ldi	r16, 0x00	; 0
     f94:	30 06       	cpc	r3, r16
     f96:	01 e0       	ldi	r16, 0x01	; 1
     f98:	40 06       	cpc	r4, r16
     f9a:	00 e0       	ldi	r16, 0x00	; 0
     f9c:	50 06       	cpc	r5, r16
     f9e:	88 f4       	brcc	.+34     	; 0xfc2 <__umoddi3+0xf0>
     fa0:	1f ef       	ldi	r17, 0xFF	; 255
     fa2:	21 16       	cp	r2, r17
     fa4:	31 04       	cpc	r3, r1
     fa6:	41 04       	cpc	r4, r1
     fa8:	51 04       	cpc	r5, r1
     faa:	39 f0       	breq	.+14     	; 0xfba <__umoddi3+0xe8>
     fac:	30 f0       	brcs	.+12     	; 0xfba <__umoddi3+0xe8>
     fae:	88 e0       	ldi	r24, 0x08	; 8
     fb0:	e8 2e       	mov	r14, r24
     fb2:	f1 2c       	mov	r15, r1
     fb4:	01 2d       	mov	r16, r1
     fb6:	11 2d       	mov	r17, r1
     fb8:	18 c0       	rjmp	.+48     	; 0xfea <__umoddi3+0x118>
     fba:	ee 24       	eor	r14, r14
     fbc:	ff 24       	eor	r15, r15
     fbe:	87 01       	movw	r16, r14
     fc0:	14 c0       	rjmp	.+40     	; 0xfea <__umoddi3+0x118>
     fc2:	40 e0       	ldi	r20, 0x00	; 0
     fc4:	24 16       	cp	r2, r20
     fc6:	40 e0       	ldi	r20, 0x00	; 0
     fc8:	34 06       	cpc	r3, r20
     fca:	40 e0       	ldi	r20, 0x00	; 0
     fcc:	44 06       	cpc	r4, r20
     fce:	41 e0       	ldi	r20, 0x01	; 1
     fd0:	54 06       	cpc	r5, r20
     fd2:	30 f0       	brcs	.+12     	; 0xfe0 <__umoddi3+0x10e>
     fd4:	b8 e1       	ldi	r27, 0x18	; 24
     fd6:	eb 2e       	mov	r14, r27
     fd8:	f1 2c       	mov	r15, r1
     fda:	01 2d       	mov	r16, r1
     fdc:	11 2d       	mov	r17, r1
     fde:	05 c0       	rjmp	.+10     	; 0xfea <__umoddi3+0x118>
     fe0:	a0 e1       	ldi	r26, 0x10	; 16
     fe2:	ea 2e       	mov	r14, r26
     fe4:	f1 2c       	mov	r15, r1
     fe6:	01 2d       	mov	r16, r1
     fe8:	11 2d       	mov	r17, r1
     fea:	d2 01       	movw	r26, r4
     fec:	c1 01       	movw	r24, r2
     fee:	0e 2c       	mov	r0, r14
     ff0:	04 c0       	rjmp	.+8      	; 0xffa <__umoddi3+0x128>
     ff2:	b6 95       	lsr	r27
     ff4:	a7 95       	ror	r26
     ff6:	97 95       	ror	r25
     ff8:	87 95       	ror	r24
     ffa:	0a 94       	dec	r0
     ffc:	d2 f7       	brpl	.-12     	; 0xff2 <__umoddi3+0x120>
     ffe:	8c 57       	subi	r24, 0x7C	; 124
    1000:	9f 4f       	sbci	r25, 0xFF	; 255
    1002:	dc 01       	movw	r26, r24
    1004:	2c 91       	ld	r18, X
    1006:	80 e2       	ldi	r24, 0x20	; 32
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	a0 e0       	ldi	r26, 0x00	; 0
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	8e 19       	sub	r24, r14
    1010:	9f 09       	sbc	r25, r15
    1012:	a0 0b       	sbc	r26, r16
    1014:	b1 0b       	sbc	r27, r17
    1016:	5c 01       	movw	r10, r24
    1018:	6d 01       	movw	r12, r26
    101a:	a2 1a       	sub	r10, r18
    101c:	b1 08       	sbc	r11, r1
    101e:	c1 08       	sbc	r12, r1
    1020:	d1 08       	sbc	r13, r1
    1022:	a9 ae       	std	Y+57, r10	; 0x39
    1024:	ba ae       	std	Y+58, r11	; 0x3a
    1026:	cb ae       	std	Y+59, r12	; 0x3b
    1028:	dc ae       	std	Y+60, r13	; 0x3c
    102a:	a1 14       	cp	r10, r1
    102c:	b1 04       	cpc	r11, r1
    102e:	c1 04       	cpc	r12, r1
    1030:	d1 04       	cpc	r13, r1
    1032:	09 f4       	brne	.+2      	; 0x1036 <__umoddi3+0x164>
    1034:	3f c0       	rjmp	.+126    	; 0x10b4 <__umoddi3+0x1e2>
    1036:	69 ad       	ldd	r22, Y+57	; 0x39
    1038:	06 2e       	mov	r0, r22
    103a:	04 c0       	rjmp	.+8      	; 0x1044 <__umoddi3+0x172>
    103c:	22 0c       	add	r2, r2
    103e:	33 1c       	adc	r3, r3
    1040:	44 1c       	adc	r4, r4
    1042:	55 1c       	adc	r5, r5
    1044:	0a 94       	dec	r0
    1046:	d2 f7       	brpl	.-12     	; 0x103c <__umoddi3+0x16a>
    1048:	a4 01       	movw	r20, r8
    104a:	93 01       	movw	r18, r6
    104c:	06 2e       	mov	r0, r22
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <__umoddi3+0x186>
    1050:	22 0f       	add	r18, r18
    1052:	33 1f       	adc	r19, r19
    1054:	44 1f       	adc	r20, r20
    1056:	55 1f       	adc	r21, r21
    1058:	0a 94       	dec	r0
    105a:	d2 f7       	brpl	.-12     	; 0x1050 <__umoddi3+0x17e>
    105c:	80 e2       	ldi	r24, 0x20	; 32
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	8a 19       	sub	r24, r10
    1062:	9b 09       	sbc	r25, r11
    1064:	6c 96       	adiw	r28, 0x1c	; 28
    1066:	cc ac       	ldd	r12, Y+60	; 0x3c
    1068:	dd ac       	ldd	r13, Y+61	; 0x3d
    106a:	ee ac       	ldd	r14, Y+62	; 0x3e
    106c:	ff ac       	ldd	r15, Y+63	; 0x3f
    106e:	6c 97       	sbiw	r28, 0x1c	; 28
    1070:	04 c0       	rjmp	.+8      	; 0x107a <__umoddi3+0x1a8>
    1072:	f6 94       	lsr	r15
    1074:	e7 94       	ror	r14
    1076:	d7 94       	ror	r13
    1078:	c7 94       	ror	r12
    107a:	8a 95       	dec	r24
    107c:	d2 f7       	brpl	.-12     	; 0x1072 <__umoddi3+0x1a0>
    107e:	87 01       	movw	r16, r14
    1080:	76 01       	movw	r14, r12
    1082:	e2 2a       	or	r14, r18
    1084:	f3 2a       	or	r15, r19
    1086:	04 2b       	or	r16, r20
    1088:	15 2b       	or	r17, r21
    108a:	ed aa       	std	Y+53, r14	; 0x35
    108c:	fe aa       	std	Y+54, r15	; 0x36
    108e:	0f ab       	std	Y+55, r16	; 0x37
    1090:	18 af       	std	Y+56, r17	; 0x38
    1092:	6c 96       	adiw	r28, 0x1c	; 28
    1094:	8c ad       	ldd	r24, Y+60	; 0x3c
    1096:	9d ad       	ldd	r25, Y+61	; 0x3d
    1098:	ae ad       	ldd	r26, Y+62	; 0x3e
    109a:	bf ad       	ldd	r27, Y+63	; 0x3f
    109c:	6c 97       	sbiw	r28, 0x1c	; 28
    109e:	04 c0       	rjmp	.+8      	; 0x10a8 <__umoddi3+0x1d6>
    10a0:	88 0f       	add	r24, r24
    10a2:	99 1f       	adc	r25, r25
    10a4:	aa 1f       	adc	r26, r26
    10a6:	bb 1f       	adc	r27, r27
    10a8:	6a 95       	dec	r22
    10aa:	d2 f7       	brpl	.-12     	; 0x10a0 <__umoddi3+0x1ce>
    10ac:	89 ab       	std	Y+49, r24	; 0x31
    10ae:	9a ab       	std	Y+50, r25	; 0x32
    10b0:	ab ab       	std	Y+51, r26	; 0x33
    10b2:	bc ab       	std	Y+52, r27	; 0x34
    10b4:	32 01       	movw	r6, r4
    10b6:	88 24       	eor	r8, r8
    10b8:	99 24       	eor	r9, r9
    10ba:	b2 01       	movw	r22, r4
    10bc:	a1 01       	movw	r20, r2
    10be:	60 70       	andi	r22, 0x00	; 0
    10c0:	70 70       	andi	r23, 0x00	; 0
    10c2:	21 96       	adiw	r28, 0x01	; 1
    10c4:	4c af       	std	Y+60, r20	; 0x3c
    10c6:	5d af       	std	Y+61, r21	; 0x3d
    10c8:	6e af       	std	Y+62, r22	; 0x3e
    10ca:	7f af       	std	Y+63, r23	; 0x3f
    10cc:	21 97       	sbiw	r28, 0x01	; 1
    10ce:	6d a9       	ldd	r22, Y+53	; 0x35
    10d0:	7e a9       	ldd	r23, Y+54	; 0x36
    10d2:	8f a9       	ldd	r24, Y+55	; 0x37
    10d4:	98 ad       	ldd	r25, Y+56	; 0x38
    10d6:	a4 01       	movw	r20, r8
    10d8:	93 01       	movw	r18, r6
    10da:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    10de:	7b 01       	movw	r14, r22
    10e0:	8c 01       	movw	r16, r24
    10e2:	6d a9       	ldd	r22, Y+53	; 0x35
    10e4:	7e a9       	ldd	r23, Y+54	; 0x36
    10e6:	8f a9       	ldd	r24, Y+55	; 0x37
    10e8:	98 ad       	ldd	r25, Y+56	; 0x38
    10ea:	a4 01       	movw	r20, r8
    10ec:	93 01       	movw	r18, r6
    10ee:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    10f2:	ca 01       	movw	r24, r20
    10f4:	b9 01       	movw	r22, r18
    10f6:	21 96       	adiw	r28, 0x01	; 1
    10f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    10fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    10fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    10fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1100:	21 97       	sbiw	r28, 0x01	; 1
    1102:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    1106:	9b 01       	movw	r18, r22
    1108:	ac 01       	movw	r20, r24
    110a:	87 01       	movw	r16, r14
    110c:	ff 24       	eor	r15, r15
    110e:	ee 24       	eor	r14, r14
    1110:	a9 a8       	ldd	r10, Y+49	; 0x31
    1112:	ba a8       	ldd	r11, Y+50	; 0x32
    1114:	cb a8       	ldd	r12, Y+51	; 0x33
    1116:	dc a8       	ldd	r13, Y+52	; 0x34
    1118:	c6 01       	movw	r24, r12
    111a:	aa 27       	eor	r26, r26
    111c:	bb 27       	eor	r27, r27
    111e:	57 01       	movw	r10, r14
    1120:	68 01       	movw	r12, r16
    1122:	a8 2a       	or	r10, r24
    1124:	b9 2a       	or	r11, r25
    1126:	ca 2a       	or	r12, r26
    1128:	db 2a       	or	r13, r27
    112a:	a2 16       	cp	r10, r18
    112c:	b3 06       	cpc	r11, r19
    112e:	c4 06       	cpc	r12, r20
    1130:	d5 06       	cpc	r13, r21
    1132:	90 f4       	brcc	.+36     	; 0x1158 <__umoddi3+0x286>
    1134:	a2 0c       	add	r10, r2
    1136:	b3 1c       	adc	r11, r3
    1138:	c4 1c       	adc	r12, r4
    113a:	d5 1c       	adc	r13, r5
    113c:	a2 14       	cp	r10, r2
    113e:	b3 04       	cpc	r11, r3
    1140:	c4 04       	cpc	r12, r4
    1142:	d5 04       	cpc	r13, r5
    1144:	48 f0       	brcs	.+18     	; 0x1158 <__umoddi3+0x286>
    1146:	a2 16       	cp	r10, r18
    1148:	b3 06       	cpc	r11, r19
    114a:	c4 06       	cpc	r12, r20
    114c:	d5 06       	cpc	r13, r21
    114e:	20 f4       	brcc	.+8      	; 0x1158 <__umoddi3+0x286>
    1150:	a2 0c       	add	r10, r2
    1152:	b3 1c       	adc	r11, r3
    1154:	c4 1c       	adc	r12, r4
    1156:	d5 1c       	adc	r13, r5
    1158:	a2 1a       	sub	r10, r18
    115a:	b3 0a       	sbc	r11, r19
    115c:	c4 0a       	sbc	r12, r20
    115e:	d5 0a       	sbc	r13, r21
    1160:	c6 01       	movw	r24, r12
    1162:	b5 01       	movw	r22, r10
    1164:	a4 01       	movw	r20, r8
    1166:	93 01       	movw	r18, r6
    1168:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    116c:	7b 01       	movw	r14, r22
    116e:	8c 01       	movw	r16, r24
    1170:	c6 01       	movw	r24, r12
    1172:	b5 01       	movw	r22, r10
    1174:	a4 01       	movw	r20, r8
    1176:	93 01       	movw	r18, r6
    1178:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    117c:	ca 01       	movw	r24, r20
    117e:	b9 01       	movw	r22, r18
    1180:	21 96       	adiw	r28, 0x01	; 1
    1182:	2c ad       	ldd	r18, Y+60	; 0x3c
    1184:	3d ad       	ldd	r19, Y+61	; 0x3d
    1186:	4e ad       	ldd	r20, Y+62	; 0x3e
    1188:	5f ad       	ldd	r21, Y+63	; 0x3f
    118a:	21 97       	sbiw	r28, 0x01	; 1
    118c:	ba c1       	rjmp	.+884    	; 0x1502 <__umoddi3+0x630>
    118e:	21 14       	cp	r2, r1
    1190:	31 04       	cpc	r3, r1
    1192:	41 04       	cpc	r4, r1
    1194:	51 04       	cpc	r5, r1
    1196:	71 f4       	brne	.+28     	; 0x11b4 <__umoddi3+0x2e2>
    1198:	61 e0       	ldi	r22, 0x01	; 1
    119a:	70 e0       	ldi	r23, 0x00	; 0
    119c:	80 e0       	ldi	r24, 0x00	; 0
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	20 e0       	ldi	r18, 0x00	; 0
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	40 e0       	ldi	r20, 0x00	; 0
    11a6:	50 e0       	ldi	r21, 0x00	; 0
    11a8:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    11ac:	c9 01       	movw	r24, r18
    11ae:	da 01       	movw	r26, r20
    11b0:	1c 01       	movw	r2, r24
    11b2:	2d 01       	movw	r4, r26
    11b4:	00 e0       	ldi	r16, 0x00	; 0
    11b6:	20 16       	cp	r2, r16
    11b8:	00 e0       	ldi	r16, 0x00	; 0
    11ba:	30 06       	cpc	r3, r16
    11bc:	01 e0       	ldi	r16, 0x01	; 1
    11be:	40 06       	cpc	r4, r16
    11c0:	00 e0       	ldi	r16, 0x00	; 0
    11c2:	50 06       	cpc	r5, r16
    11c4:	88 f4       	brcc	.+34     	; 0x11e8 <__umoddi3+0x316>
    11c6:	1f ef       	ldi	r17, 0xFF	; 255
    11c8:	21 16       	cp	r2, r17
    11ca:	31 04       	cpc	r3, r1
    11cc:	41 04       	cpc	r4, r1
    11ce:	51 04       	cpc	r5, r1
    11d0:	39 f0       	breq	.+14     	; 0x11e0 <__umoddi3+0x30e>
    11d2:	30 f0       	brcs	.+12     	; 0x11e0 <__umoddi3+0x30e>
    11d4:	68 e0       	ldi	r22, 0x08	; 8
    11d6:	e6 2e       	mov	r14, r22
    11d8:	f1 2c       	mov	r15, r1
    11da:	01 2d       	mov	r16, r1
    11dc:	11 2d       	mov	r17, r1
    11de:	18 c0       	rjmp	.+48     	; 0x1210 <__umoddi3+0x33e>
    11e0:	ee 24       	eor	r14, r14
    11e2:	ff 24       	eor	r15, r15
    11e4:	87 01       	movw	r16, r14
    11e6:	14 c0       	rjmp	.+40     	; 0x1210 <__umoddi3+0x33e>
    11e8:	40 e0       	ldi	r20, 0x00	; 0
    11ea:	24 16       	cp	r2, r20
    11ec:	40 e0       	ldi	r20, 0x00	; 0
    11ee:	34 06       	cpc	r3, r20
    11f0:	40 e0       	ldi	r20, 0x00	; 0
    11f2:	44 06       	cpc	r4, r20
    11f4:	41 e0       	ldi	r20, 0x01	; 1
    11f6:	54 06       	cpc	r5, r20
    11f8:	30 f0       	brcs	.+12     	; 0x1206 <__umoddi3+0x334>
    11fa:	58 e1       	ldi	r21, 0x18	; 24
    11fc:	e5 2e       	mov	r14, r21
    11fe:	f1 2c       	mov	r15, r1
    1200:	01 2d       	mov	r16, r1
    1202:	11 2d       	mov	r17, r1
    1204:	05 c0       	rjmp	.+10     	; 0x1210 <__umoddi3+0x33e>
    1206:	40 e1       	ldi	r20, 0x10	; 16
    1208:	e4 2e       	mov	r14, r20
    120a:	f1 2c       	mov	r15, r1
    120c:	01 2d       	mov	r16, r1
    120e:	11 2d       	mov	r17, r1
    1210:	d2 01       	movw	r26, r4
    1212:	c1 01       	movw	r24, r2
    1214:	0e 2c       	mov	r0, r14
    1216:	04 c0       	rjmp	.+8      	; 0x1220 <__umoddi3+0x34e>
    1218:	b6 95       	lsr	r27
    121a:	a7 95       	ror	r26
    121c:	97 95       	ror	r25
    121e:	87 95       	ror	r24
    1220:	0a 94       	dec	r0
    1222:	d2 f7       	brpl	.-12     	; 0x1218 <__umoddi3+0x346>
    1224:	8c 57       	subi	r24, 0x7C	; 124
    1226:	9f 4f       	sbci	r25, 0xFF	; 255
    1228:	dc 01       	movw	r26, r24
    122a:	2c 91       	ld	r18, X
    122c:	30 e2       	ldi	r19, 0x20	; 32
    122e:	a3 2e       	mov	r10, r19
    1230:	b1 2c       	mov	r11, r1
    1232:	c1 2c       	mov	r12, r1
    1234:	d1 2c       	mov	r13, r1
    1236:	d6 01       	movw	r26, r12
    1238:	c5 01       	movw	r24, r10
    123a:	8e 19       	sub	r24, r14
    123c:	9f 09       	sbc	r25, r15
    123e:	a0 0b       	sbc	r26, r16
    1240:	b1 0b       	sbc	r27, r17
    1242:	7c 01       	movw	r14, r24
    1244:	8d 01       	movw	r16, r26
    1246:	e2 1a       	sub	r14, r18
    1248:	f1 08       	sbc	r15, r1
    124a:	01 09       	sbc	r16, r1
    124c:	11 09       	sbc	r17, r1
    124e:	e9 ae       	std	Y+57, r14	; 0x39
    1250:	fa ae       	std	Y+58, r15	; 0x3a
    1252:	0b af       	std	Y+59, r16	; 0x3b
    1254:	1c af       	std	Y+60, r17	; 0x3c
    1256:	e1 14       	cp	r14, r1
    1258:	f1 04       	cpc	r15, r1
    125a:	01 05       	cpc	r16, r1
    125c:	11 05       	cpc	r17, r1
    125e:	39 f4       	brne	.+14     	; 0x126e <__umoddi3+0x39c>
    1260:	64 01       	movw	r12, r8
    1262:	53 01       	movw	r10, r6
    1264:	a2 18       	sub	r10, r2
    1266:	b3 08       	sbc	r11, r3
    1268:	c4 08       	sbc	r12, r4
    126a:	d5 08       	sbc	r13, r5
    126c:	e2 c0       	rjmp	.+452    	; 0x1432 <__umoddi3+0x560>
    126e:	f9 ac       	ldd	r15, Y+57	; 0x39
    1270:	68 96       	adiw	r28, 0x18	; 24
    1272:	ff ae       	std	Y+63, r15	; 0x3f
    1274:	68 97       	sbiw	r28, 0x18	; 24
    1276:	0f 2c       	mov	r0, r15
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <__umoddi3+0x3b0>
    127a:	22 0c       	add	r2, r2
    127c:	33 1c       	adc	r3, r3
    127e:	44 1c       	adc	r4, r4
    1280:	55 1c       	adc	r5, r5
    1282:	0a 94       	dec	r0
    1284:	d2 f7       	brpl	.-12     	; 0x127a <__umoddi3+0x3a8>
    1286:	8a 2d       	mov	r24, r10
    1288:	8f 19       	sub	r24, r15
    128a:	64 01       	movw	r12, r8
    128c:	53 01       	movw	r10, r6
    128e:	08 2e       	mov	r0, r24
    1290:	04 c0       	rjmp	.+8      	; 0x129a <__umoddi3+0x3c8>
    1292:	d6 94       	lsr	r13
    1294:	c7 94       	ror	r12
    1296:	b7 94       	ror	r11
    1298:	a7 94       	ror	r10
    129a:	0a 94       	dec	r0
    129c:	d2 f7       	brpl	.-12     	; 0x1292 <__umoddi3+0x3c0>
    129e:	a4 01       	movw	r20, r8
    12a0:	93 01       	movw	r18, r6
    12a2:	04 c0       	rjmp	.+8      	; 0x12ac <__umoddi3+0x3da>
    12a4:	22 0f       	add	r18, r18
    12a6:	33 1f       	adc	r19, r19
    12a8:	44 1f       	adc	r20, r20
    12aa:	55 1f       	adc	r21, r21
    12ac:	fa 94       	dec	r15
    12ae:	d2 f7       	brpl	.-12     	; 0x12a4 <__umoddi3+0x3d2>
    12b0:	6c 96       	adiw	r28, 0x1c	; 28
    12b2:	6c ac       	ldd	r6, Y+60	; 0x3c
    12b4:	7d ac       	ldd	r7, Y+61	; 0x3d
    12b6:	8e ac       	ldd	r8, Y+62	; 0x3e
    12b8:	9f ac       	ldd	r9, Y+63	; 0x3f
    12ba:	6c 97       	sbiw	r28, 0x1c	; 28
    12bc:	04 c0       	rjmp	.+8      	; 0x12c6 <__umoddi3+0x3f4>
    12be:	96 94       	lsr	r9
    12c0:	87 94       	ror	r8
    12c2:	77 94       	ror	r7
    12c4:	67 94       	ror	r6
    12c6:	8a 95       	dec	r24
    12c8:	d2 f7       	brpl	.-12     	; 0x12be <__umoddi3+0x3ec>
    12ca:	84 01       	movw	r16, r8
    12cc:	73 01       	movw	r14, r6
    12ce:	e2 2a       	or	r14, r18
    12d0:	f3 2a       	or	r15, r19
    12d2:	04 2b       	or	r16, r20
    12d4:	15 2b       	or	r17, r21
    12d6:	ed a6       	std	Y+45, r14	; 0x2d
    12d8:	fe a6       	std	Y+46, r15	; 0x2e
    12da:	0f a7       	std	Y+47, r16	; 0x2f
    12dc:	18 ab       	std	Y+48, r17	; 0x30
    12de:	32 01       	movw	r6, r4
    12e0:	88 24       	eor	r8, r8
    12e2:	99 24       	eor	r9, r9
    12e4:	b2 01       	movw	r22, r4
    12e6:	a1 01       	movw	r20, r2
    12e8:	60 70       	andi	r22, 0x00	; 0
    12ea:	70 70       	andi	r23, 0x00	; 0
    12ec:	25 96       	adiw	r28, 0x05	; 5
    12ee:	4c af       	std	Y+60, r20	; 0x3c
    12f0:	5d af       	std	Y+61, r21	; 0x3d
    12f2:	6e af       	std	Y+62, r22	; 0x3e
    12f4:	7f af       	std	Y+63, r23	; 0x3f
    12f6:	25 97       	sbiw	r28, 0x05	; 5
    12f8:	c6 01       	movw	r24, r12
    12fa:	b5 01       	movw	r22, r10
    12fc:	a4 01       	movw	r20, r8
    12fe:	93 01       	movw	r18, r6
    1300:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    1304:	7b 01       	movw	r14, r22
    1306:	8c 01       	movw	r16, r24
    1308:	c6 01       	movw	r24, r12
    130a:	b5 01       	movw	r22, r10
    130c:	a4 01       	movw	r20, r8
    130e:	93 01       	movw	r18, r6
    1310:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    1314:	ca 01       	movw	r24, r20
    1316:	b9 01       	movw	r22, r18
    1318:	25 96       	adiw	r28, 0x05	; 5
    131a:	2c ad       	ldd	r18, Y+60	; 0x3c
    131c:	3d ad       	ldd	r19, Y+61	; 0x3d
    131e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1320:	5f ad       	ldd	r21, Y+63	; 0x3f
    1322:	25 97       	sbiw	r28, 0x05	; 5
    1324:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    1328:	9b 01       	movw	r18, r22
    132a:	ac 01       	movw	r20, r24
    132c:	87 01       	movw	r16, r14
    132e:	ff 24       	eor	r15, r15
    1330:	ee 24       	eor	r14, r14
    1332:	ad a4       	ldd	r10, Y+45	; 0x2d
    1334:	be a4       	ldd	r11, Y+46	; 0x2e
    1336:	cf a4       	ldd	r12, Y+47	; 0x2f
    1338:	d8 a8       	ldd	r13, Y+48	; 0x30
    133a:	c6 01       	movw	r24, r12
    133c:	aa 27       	eor	r26, r26
    133e:	bb 27       	eor	r27, r27
    1340:	5c 01       	movw	r10, r24
    1342:	6d 01       	movw	r12, r26
    1344:	ae 28       	or	r10, r14
    1346:	bf 28       	or	r11, r15
    1348:	c0 2a       	or	r12, r16
    134a:	d1 2a       	or	r13, r17
    134c:	a2 16       	cp	r10, r18
    134e:	b3 06       	cpc	r11, r19
    1350:	c4 06       	cpc	r12, r20
    1352:	d5 06       	cpc	r13, r21
    1354:	90 f4       	brcc	.+36     	; 0x137a <__umoddi3+0x4a8>
    1356:	a2 0c       	add	r10, r2
    1358:	b3 1c       	adc	r11, r3
    135a:	c4 1c       	adc	r12, r4
    135c:	d5 1c       	adc	r13, r5
    135e:	a2 14       	cp	r10, r2
    1360:	b3 04       	cpc	r11, r3
    1362:	c4 04       	cpc	r12, r4
    1364:	d5 04       	cpc	r13, r5
    1366:	48 f0       	brcs	.+18     	; 0x137a <__umoddi3+0x4a8>
    1368:	a2 16       	cp	r10, r18
    136a:	b3 06       	cpc	r11, r19
    136c:	c4 06       	cpc	r12, r20
    136e:	d5 06       	cpc	r13, r21
    1370:	20 f4       	brcc	.+8      	; 0x137a <__umoddi3+0x4a8>
    1372:	a2 0c       	add	r10, r2
    1374:	b3 1c       	adc	r11, r3
    1376:	c4 1c       	adc	r12, r4
    1378:	d5 1c       	adc	r13, r5
    137a:	a2 1a       	sub	r10, r18
    137c:	b3 0a       	sbc	r11, r19
    137e:	c4 0a       	sbc	r12, r20
    1380:	d5 0a       	sbc	r13, r21
    1382:	c6 01       	movw	r24, r12
    1384:	b5 01       	movw	r22, r10
    1386:	a4 01       	movw	r20, r8
    1388:	93 01       	movw	r18, r6
    138a:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    138e:	7b 01       	movw	r14, r22
    1390:	8c 01       	movw	r16, r24
    1392:	c6 01       	movw	r24, r12
    1394:	b5 01       	movw	r22, r10
    1396:	a4 01       	movw	r20, r8
    1398:	93 01       	movw	r18, r6
    139a:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    139e:	ca 01       	movw	r24, r20
    13a0:	b9 01       	movw	r22, r18
    13a2:	25 96       	adiw	r28, 0x05	; 5
    13a4:	2c ad       	ldd	r18, Y+60	; 0x3c
    13a6:	3d ad       	ldd	r19, Y+61	; 0x3d
    13a8:	4e ad       	ldd	r20, Y+62	; 0x3e
    13aa:	5f ad       	ldd	r21, Y+63	; 0x3f
    13ac:	25 97       	sbiw	r28, 0x05	; 5
    13ae:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    13b2:	9b 01       	movw	r18, r22
    13b4:	ac 01       	movw	r20, r24
    13b6:	87 01       	movw	r16, r14
    13b8:	ff 24       	eor	r15, r15
    13ba:	ee 24       	eor	r14, r14
    13bc:	8d a5       	ldd	r24, Y+45	; 0x2d
    13be:	9e a5       	ldd	r25, Y+46	; 0x2e
    13c0:	af a5       	ldd	r26, Y+47	; 0x2f
    13c2:	b8 a9       	ldd	r27, Y+48	; 0x30
    13c4:	a0 70       	andi	r26, 0x00	; 0
    13c6:	b0 70       	andi	r27, 0x00	; 0
    13c8:	57 01       	movw	r10, r14
    13ca:	68 01       	movw	r12, r16
    13cc:	a8 2a       	or	r10, r24
    13ce:	b9 2a       	or	r11, r25
    13d0:	ca 2a       	or	r12, r26
    13d2:	db 2a       	or	r13, r27
    13d4:	a2 16       	cp	r10, r18
    13d6:	b3 06       	cpc	r11, r19
    13d8:	c4 06       	cpc	r12, r20
    13da:	d5 06       	cpc	r13, r21
    13dc:	90 f4       	brcc	.+36     	; 0x1402 <__umoddi3+0x530>
    13de:	a2 0c       	add	r10, r2
    13e0:	b3 1c       	adc	r11, r3
    13e2:	c4 1c       	adc	r12, r4
    13e4:	d5 1c       	adc	r13, r5
    13e6:	a2 14       	cp	r10, r2
    13e8:	b3 04       	cpc	r11, r3
    13ea:	c4 04       	cpc	r12, r4
    13ec:	d5 04       	cpc	r13, r5
    13ee:	48 f0       	brcs	.+18     	; 0x1402 <__umoddi3+0x530>
    13f0:	a2 16       	cp	r10, r18
    13f2:	b3 06       	cpc	r11, r19
    13f4:	c4 06       	cpc	r12, r20
    13f6:	d5 06       	cpc	r13, r21
    13f8:	20 f4       	brcc	.+8      	; 0x1402 <__umoddi3+0x530>
    13fa:	a2 0c       	add	r10, r2
    13fc:	b3 1c       	adc	r11, r3
    13fe:	c4 1c       	adc	r12, r4
    1400:	d5 1c       	adc	r13, r5
    1402:	6c 96       	adiw	r28, 0x1c	; 28
    1404:	ec ac       	ldd	r14, Y+60	; 0x3c
    1406:	fd ac       	ldd	r15, Y+61	; 0x3d
    1408:	0e ad       	ldd	r16, Y+62	; 0x3e
    140a:	1f ad       	ldd	r17, Y+63	; 0x3f
    140c:	6c 97       	sbiw	r28, 0x1c	; 28
    140e:	68 96       	adiw	r28, 0x18	; 24
    1410:	0f ac       	ldd	r0, Y+63	; 0x3f
    1412:	68 97       	sbiw	r28, 0x18	; 24
    1414:	04 c0       	rjmp	.+8      	; 0x141e <__umoddi3+0x54c>
    1416:	ee 0c       	add	r14, r14
    1418:	ff 1c       	adc	r15, r15
    141a:	00 1f       	adc	r16, r16
    141c:	11 1f       	adc	r17, r17
    141e:	0a 94       	dec	r0
    1420:	d2 f7       	brpl	.-12     	; 0x1416 <__umoddi3+0x544>
    1422:	e9 aa       	std	Y+49, r14	; 0x31
    1424:	fa aa       	std	Y+50, r15	; 0x32
    1426:	0b ab       	std	Y+51, r16	; 0x33
    1428:	1c ab       	std	Y+52, r17	; 0x34
    142a:	a2 1a       	sub	r10, r18
    142c:	b3 0a       	sbc	r11, r19
    142e:	c4 0a       	sbc	r12, r20
    1430:	d5 0a       	sbc	r13, r21
    1432:	32 01       	movw	r6, r4
    1434:	88 24       	eor	r8, r8
    1436:	99 24       	eor	r9, r9
    1438:	b2 01       	movw	r22, r4
    143a:	a1 01       	movw	r20, r2
    143c:	60 70       	andi	r22, 0x00	; 0
    143e:	70 70       	andi	r23, 0x00	; 0
    1440:	29 96       	adiw	r28, 0x09	; 9
    1442:	4c af       	std	Y+60, r20	; 0x3c
    1444:	5d af       	std	Y+61, r21	; 0x3d
    1446:	6e af       	std	Y+62, r22	; 0x3e
    1448:	7f af       	std	Y+63, r23	; 0x3f
    144a:	29 97       	sbiw	r28, 0x09	; 9
    144c:	c6 01       	movw	r24, r12
    144e:	b5 01       	movw	r22, r10
    1450:	a4 01       	movw	r20, r8
    1452:	93 01       	movw	r18, r6
    1454:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    1458:	7b 01       	movw	r14, r22
    145a:	8c 01       	movw	r16, r24
    145c:	c6 01       	movw	r24, r12
    145e:	b5 01       	movw	r22, r10
    1460:	a4 01       	movw	r20, r8
    1462:	93 01       	movw	r18, r6
    1464:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    1468:	ca 01       	movw	r24, r20
    146a:	b9 01       	movw	r22, r18
    146c:	29 96       	adiw	r28, 0x09	; 9
    146e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1470:	3d ad       	ldd	r19, Y+61	; 0x3d
    1472:	4e ad       	ldd	r20, Y+62	; 0x3e
    1474:	5f ad       	ldd	r21, Y+63	; 0x3f
    1476:	29 97       	sbiw	r28, 0x09	; 9
    1478:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    147c:	9b 01       	movw	r18, r22
    147e:	ac 01       	movw	r20, r24
    1480:	87 01       	movw	r16, r14
    1482:	ff 24       	eor	r15, r15
    1484:	ee 24       	eor	r14, r14
    1486:	a9 a8       	ldd	r10, Y+49	; 0x31
    1488:	ba a8       	ldd	r11, Y+50	; 0x32
    148a:	cb a8       	ldd	r12, Y+51	; 0x33
    148c:	dc a8       	ldd	r13, Y+52	; 0x34
    148e:	c6 01       	movw	r24, r12
    1490:	aa 27       	eor	r26, r26
    1492:	bb 27       	eor	r27, r27
    1494:	57 01       	movw	r10, r14
    1496:	68 01       	movw	r12, r16
    1498:	a8 2a       	or	r10, r24
    149a:	b9 2a       	or	r11, r25
    149c:	ca 2a       	or	r12, r26
    149e:	db 2a       	or	r13, r27
    14a0:	a2 16       	cp	r10, r18
    14a2:	b3 06       	cpc	r11, r19
    14a4:	c4 06       	cpc	r12, r20
    14a6:	d5 06       	cpc	r13, r21
    14a8:	90 f4       	brcc	.+36     	; 0x14ce <__umoddi3+0x5fc>
    14aa:	a2 0c       	add	r10, r2
    14ac:	b3 1c       	adc	r11, r3
    14ae:	c4 1c       	adc	r12, r4
    14b0:	d5 1c       	adc	r13, r5
    14b2:	a2 14       	cp	r10, r2
    14b4:	b3 04       	cpc	r11, r3
    14b6:	c4 04       	cpc	r12, r4
    14b8:	d5 04       	cpc	r13, r5
    14ba:	48 f0       	brcs	.+18     	; 0x14ce <__umoddi3+0x5fc>
    14bc:	a2 16       	cp	r10, r18
    14be:	b3 06       	cpc	r11, r19
    14c0:	c4 06       	cpc	r12, r20
    14c2:	d5 06       	cpc	r13, r21
    14c4:	20 f4       	brcc	.+8      	; 0x14ce <__umoddi3+0x5fc>
    14c6:	a2 0c       	add	r10, r2
    14c8:	b3 1c       	adc	r11, r3
    14ca:	c4 1c       	adc	r12, r4
    14cc:	d5 1c       	adc	r13, r5
    14ce:	a2 1a       	sub	r10, r18
    14d0:	b3 0a       	sbc	r11, r19
    14d2:	c4 0a       	sbc	r12, r20
    14d4:	d5 0a       	sbc	r13, r21
    14d6:	c6 01       	movw	r24, r12
    14d8:	b5 01       	movw	r22, r10
    14da:	a4 01       	movw	r20, r8
    14dc:	93 01       	movw	r18, r6
    14de:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    14e2:	7b 01       	movw	r14, r22
    14e4:	8c 01       	movw	r16, r24
    14e6:	c6 01       	movw	r24, r12
    14e8:	b5 01       	movw	r22, r10
    14ea:	a4 01       	movw	r20, r8
    14ec:	93 01       	movw	r18, r6
    14ee:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    14f2:	ca 01       	movw	r24, r20
    14f4:	b9 01       	movw	r22, r18
    14f6:	29 96       	adiw	r28, 0x09	; 9
    14f8:	2c ad       	ldd	r18, Y+60	; 0x3c
    14fa:	3d ad       	ldd	r19, Y+61	; 0x3d
    14fc:	4e ad       	ldd	r20, Y+62	; 0x3e
    14fe:	5f ad       	ldd	r21, Y+63	; 0x3f
    1500:	29 97       	sbiw	r28, 0x09	; 9
    1502:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    1506:	9b 01       	movw	r18, r22
    1508:	ac 01       	movw	r20, r24
    150a:	87 01       	movw	r16, r14
    150c:	ff 24       	eor	r15, r15
    150e:	ee 24       	eor	r14, r14
    1510:	89 a9       	ldd	r24, Y+49	; 0x31
    1512:	9a a9       	ldd	r25, Y+50	; 0x32
    1514:	ab a9       	ldd	r26, Y+51	; 0x33
    1516:	bc a9       	ldd	r27, Y+52	; 0x34
    1518:	a0 70       	andi	r26, 0x00	; 0
    151a:	b0 70       	andi	r27, 0x00	; 0
    151c:	e8 2a       	or	r14, r24
    151e:	f9 2a       	or	r15, r25
    1520:	0a 2b       	or	r16, r26
    1522:	1b 2b       	or	r17, r27
    1524:	e2 16       	cp	r14, r18
    1526:	f3 06       	cpc	r15, r19
    1528:	04 07       	cpc	r16, r20
    152a:	15 07       	cpc	r17, r21
    152c:	90 f4       	brcc	.+36     	; 0x1552 <__umoddi3+0x680>
    152e:	e2 0c       	add	r14, r2
    1530:	f3 1c       	adc	r15, r3
    1532:	04 1d       	adc	r16, r4
    1534:	15 1d       	adc	r17, r5
    1536:	e2 14       	cp	r14, r2
    1538:	f3 04       	cpc	r15, r3
    153a:	04 05       	cpc	r16, r4
    153c:	15 05       	cpc	r17, r5
    153e:	48 f0       	brcs	.+18     	; 0x1552 <__umoddi3+0x680>
    1540:	e2 16       	cp	r14, r18
    1542:	f3 06       	cpc	r15, r19
    1544:	04 07       	cpc	r16, r20
    1546:	15 07       	cpc	r17, r21
    1548:	20 f4       	brcc	.+8      	; 0x1552 <__umoddi3+0x680>
    154a:	e2 0c       	add	r14, r2
    154c:	f3 1c       	adc	r15, r3
    154e:	04 1d       	adc	r16, r4
    1550:	15 1d       	adc	r17, r5
    1552:	e2 1a       	sub	r14, r18
    1554:	f3 0a       	sbc	r15, r19
    1556:	04 0b       	sbc	r16, r20
    1558:	15 0b       	sbc	r17, r21
    155a:	d8 01       	movw	r26, r16
    155c:	c7 01       	movw	r24, r14
    155e:	09 ac       	ldd	r0, Y+57	; 0x39
    1560:	04 c0       	rjmp	.+8      	; 0x156a <__umoddi3+0x698>
    1562:	b6 95       	lsr	r27
    1564:	a7 95       	ror	r26
    1566:	97 95       	ror	r25
    1568:	87 95       	ror	r24
    156a:	0a 94       	dec	r0
    156c:	d2 f7       	brpl	.-12     	; 0x1562 <__umoddi3+0x690>
    156e:	89 8b       	std	Y+17, r24	; 0x11
    1570:	9a 8b       	std	Y+18, r25	; 0x12
    1572:	ab 8b       	std	Y+19, r26	; 0x13
    1574:	bc 8b       	std	Y+20, r27	; 0x14
    1576:	1d 8a       	std	Y+21, r1	; 0x15
    1578:	1e 8a       	std	Y+22, r1	; 0x16
    157a:	1f 8a       	std	Y+23, r1	; 0x17
    157c:	18 8e       	std	Y+24, r1	; 0x18
    157e:	28 2f       	mov	r18, r24
    1580:	3a 89       	ldd	r19, Y+18	; 0x12
    1582:	4b 89       	ldd	r20, Y+19	; 0x13
    1584:	5c 89       	ldd	r21, Y+20	; 0x14
    1586:	6d 89       	ldd	r22, Y+21	; 0x15
    1588:	0c c3       	rjmp	.+1560   	; 0x1ba2 <__umoddi3+0xcd0>
    158a:	6a 14       	cp	r6, r10
    158c:	7b 04       	cpc	r7, r11
    158e:	8c 04       	cpc	r8, r12
    1590:	9d 04       	cpc	r9, r13
    1592:	08 f4       	brcc	.+2      	; 0x1596 <__umoddi3+0x6c4>
    1594:	09 c3       	rjmp	.+1554   	; 0x1ba8 <__umoddi3+0xcd6>
    1596:	00 e0       	ldi	r16, 0x00	; 0
    1598:	a0 16       	cp	r10, r16
    159a:	00 e0       	ldi	r16, 0x00	; 0
    159c:	b0 06       	cpc	r11, r16
    159e:	01 e0       	ldi	r16, 0x01	; 1
    15a0:	c0 06       	cpc	r12, r16
    15a2:	00 e0       	ldi	r16, 0x00	; 0
    15a4:	d0 06       	cpc	r13, r16
    15a6:	88 f4       	brcc	.+34     	; 0x15ca <__umoddi3+0x6f8>
    15a8:	1f ef       	ldi	r17, 0xFF	; 255
    15aa:	a1 16       	cp	r10, r17
    15ac:	b1 04       	cpc	r11, r1
    15ae:	c1 04       	cpc	r12, r1
    15b0:	d1 04       	cpc	r13, r1
    15b2:	39 f0       	breq	.+14     	; 0x15c2 <__umoddi3+0x6f0>
    15b4:	30 f0       	brcs	.+12     	; 0x15c2 <__umoddi3+0x6f0>
    15b6:	28 e0       	ldi	r18, 0x08	; 8
    15b8:	e2 2e       	mov	r14, r18
    15ba:	f1 2c       	mov	r15, r1
    15bc:	01 2d       	mov	r16, r1
    15be:	11 2d       	mov	r17, r1
    15c0:	18 c0       	rjmp	.+48     	; 0x15f2 <__umoddi3+0x720>
    15c2:	ee 24       	eor	r14, r14
    15c4:	ff 24       	eor	r15, r15
    15c6:	87 01       	movw	r16, r14
    15c8:	14 c0       	rjmp	.+40     	; 0x15f2 <__umoddi3+0x720>
    15ca:	40 e0       	ldi	r20, 0x00	; 0
    15cc:	a4 16       	cp	r10, r20
    15ce:	40 e0       	ldi	r20, 0x00	; 0
    15d0:	b4 06       	cpc	r11, r20
    15d2:	40 e0       	ldi	r20, 0x00	; 0
    15d4:	c4 06       	cpc	r12, r20
    15d6:	41 e0       	ldi	r20, 0x01	; 1
    15d8:	d4 06       	cpc	r13, r20
    15da:	30 f0       	brcs	.+12     	; 0x15e8 <__umoddi3+0x716>
    15dc:	98 e1       	ldi	r25, 0x18	; 24
    15de:	e9 2e       	mov	r14, r25
    15e0:	f1 2c       	mov	r15, r1
    15e2:	01 2d       	mov	r16, r1
    15e4:	11 2d       	mov	r17, r1
    15e6:	05 c0       	rjmp	.+10     	; 0x15f2 <__umoddi3+0x720>
    15e8:	80 e1       	ldi	r24, 0x10	; 16
    15ea:	e8 2e       	mov	r14, r24
    15ec:	f1 2c       	mov	r15, r1
    15ee:	01 2d       	mov	r16, r1
    15f0:	11 2d       	mov	r17, r1
    15f2:	d6 01       	movw	r26, r12
    15f4:	c5 01       	movw	r24, r10
    15f6:	0e 2c       	mov	r0, r14
    15f8:	04 c0       	rjmp	.+8      	; 0x1602 <__umoddi3+0x730>
    15fa:	b6 95       	lsr	r27
    15fc:	a7 95       	ror	r26
    15fe:	97 95       	ror	r25
    1600:	87 95       	ror	r24
    1602:	0a 94       	dec	r0
    1604:	d2 f7       	brpl	.-12     	; 0x15fa <__umoddi3+0x728>
    1606:	8c 57       	subi	r24, 0x7C	; 124
    1608:	9f 4f       	sbci	r25, 0xFF	; 255
    160a:	dc 01       	movw	r26, r24
    160c:	2c 91       	ld	r18, X
    160e:	80 e2       	ldi	r24, 0x20	; 32
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	a0 e0       	ldi	r26, 0x00	; 0
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	8e 19       	sub	r24, r14
    1618:	9f 09       	sbc	r25, r15
    161a:	a0 0b       	sbc	r26, r16
    161c:	b1 0b       	sbc	r27, r17
    161e:	82 1b       	sub	r24, r18
    1620:	91 09       	sbc	r25, r1
    1622:	a1 09       	sbc	r26, r1
    1624:	b1 09       	sbc	r27, r1
    1626:	00 97       	sbiw	r24, 0x00	; 0
    1628:	a1 05       	cpc	r26, r1
    162a:	b1 05       	cpc	r27, r1
    162c:	09 f0       	breq	.+2      	; 0x1630 <__umoddi3+0x75e>
    162e:	4f c0       	rjmp	.+158    	; 0x16ce <__umoddi3+0x7fc>
    1630:	a6 14       	cp	r10, r6
    1632:	b7 04       	cpc	r11, r7
    1634:	c8 04       	cpc	r12, r8
    1636:	d9 04       	cpc	r13, r9
    1638:	58 f0       	brcs	.+22     	; 0x1650 <__umoddi3+0x77e>
    163a:	6c 96       	adiw	r28, 0x1c	; 28
    163c:	ec ac       	ldd	r14, Y+60	; 0x3c
    163e:	fd ac       	ldd	r15, Y+61	; 0x3d
    1640:	0e ad       	ldd	r16, Y+62	; 0x3e
    1642:	1f ad       	ldd	r17, Y+63	; 0x3f
    1644:	6c 97       	sbiw	r28, 0x1c	; 28
    1646:	e2 14       	cp	r14, r2
    1648:	f3 04       	cpc	r15, r3
    164a:	04 05       	cpc	r16, r4
    164c:	15 05       	cpc	r17, r5
    164e:	68 f1       	brcs	.+90     	; 0x16aa <__umoddi3+0x7d8>
    1650:	6c 96       	adiw	r28, 0x1c	; 28
    1652:	ec ac       	ldd	r14, Y+60	; 0x3c
    1654:	fd ac       	ldd	r15, Y+61	; 0x3d
    1656:	0e ad       	ldd	r16, Y+62	; 0x3e
    1658:	1f ad       	ldd	r17, Y+63	; 0x3f
    165a:	6c 97       	sbiw	r28, 0x1c	; 28
    165c:	e2 18       	sub	r14, r2
    165e:	f3 08       	sbc	r15, r3
    1660:	04 09       	sbc	r16, r4
    1662:	15 09       	sbc	r17, r5
    1664:	a4 01       	movw	r20, r8
    1666:	93 01       	movw	r18, r6
    1668:	2a 19       	sub	r18, r10
    166a:	3b 09       	sbc	r19, r11
    166c:	4c 09       	sbc	r20, r12
    166e:	5d 09       	sbc	r21, r13
    1670:	aa 24       	eor	r10, r10
    1672:	bb 24       	eor	r11, r11
    1674:	65 01       	movw	r12, r10
    1676:	6c 96       	adiw	r28, 0x1c	; 28
    1678:	6c ad       	ldd	r22, Y+60	; 0x3c
    167a:	7d ad       	ldd	r23, Y+61	; 0x3d
    167c:	8e ad       	ldd	r24, Y+62	; 0x3e
    167e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1680:	6c 97       	sbiw	r28, 0x1c	; 28
    1682:	6e 15       	cp	r22, r14
    1684:	7f 05       	cpc	r23, r15
    1686:	80 07       	cpc	r24, r16
    1688:	91 07       	cpc	r25, r17
    168a:	28 f4       	brcc	.+10     	; 0x1696 <__umoddi3+0x7c4>
    168c:	b1 e0       	ldi	r27, 0x01	; 1
    168e:	ab 2e       	mov	r10, r27
    1690:	b1 2c       	mov	r11, r1
    1692:	c1 2c       	mov	r12, r1
    1694:	d1 2c       	mov	r13, r1
    1696:	da 01       	movw	r26, r20
    1698:	c9 01       	movw	r24, r18
    169a:	8a 19       	sub	r24, r10
    169c:	9b 09       	sbc	r25, r11
    169e:	ac 09       	sbc	r26, r12
    16a0:	bd 09       	sbc	r27, r13
    16a2:	8d ab       	std	Y+53, r24	; 0x35
    16a4:	9e ab       	std	Y+54, r25	; 0x36
    16a6:	af ab       	std	Y+55, r26	; 0x37
    16a8:	b8 af       	std	Y+56, r27	; 0x38
    16aa:	e9 8a       	std	Y+17, r14	; 0x11
    16ac:	fa 8a       	std	Y+18, r15	; 0x12
    16ae:	0b 8b       	std	Y+19, r16	; 0x13
    16b0:	1c 8b       	std	Y+20, r17	; 0x14
    16b2:	6d a8       	ldd	r6, Y+53	; 0x35
    16b4:	7e a8       	ldd	r7, Y+54	; 0x36
    16b6:	8f a8       	ldd	r8, Y+55	; 0x37
    16b8:	98 ac       	ldd	r9, Y+56	; 0x38
    16ba:	6d 8a       	std	Y+21, r6	; 0x15
    16bc:	7e 8a       	std	Y+22, r7	; 0x16
    16be:	8f 8a       	std	Y+23, r8	; 0x17
    16c0:	98 8e       	std	Y+24, r9	; 0x18
    16c2:	2e 2d       	mov	r18, r14
    16c4:	3a 89       	ldd	r19, Y+18	; 0x12
    16c6:	4b 89       	ldd	r20, Y+19	; 0x13
    16c8:	5c 89       	ldd	r21, Y+20	; 0x14
    16ca:	6d a9       	ldd	r22, Y+53	; 0x35
    16cc:	6a c2       	rjmp	.+1236   	; 0x1ba2 <__umoddi3+0xcd0>
    16ce:	67 96       	adiw	r28, 0x17	; 23
    16d0:	8f af       	std	Y+63, r24	; 0x3f
    16d2:	67 97       	sbiw	r28, 0x17	; 23
    16d4:	a6 01       	movw	r20, r12
    16d6:	95 01       	movw	r18, r10
    16d8:	08 2e       	mov	r0, r24
    16da:	04 c0       	rjmp	.+8      	; 0x16e4 <__umoddi3+0x812>
    16dc:	22 0f       	add	r18, r18
    16de:	33 1f       	adc	r19, r19
    16e0:	44 1f       	adc	r20, r20
    16e2:	55 1f       	adc	r21, r21
    16e4:	0a 94       	dec	r0
    16e6:	d2 f7       	brpl	.-12     	; 0x16dc <__umoddi3+0x80a>
    16e8:	a0 e2       	ldi	r26, 0x20	; 32
    16ea:	aa 2e       	mov	r10, r26
    16ec:	a8 1a       	sub	r10, r24
    16ee:	66 96       	adiw	r28, 0x16	; 22
    16f0:	af ae       	std	Y+63, r10	; 0x3f
    16f2:	66 97       	sbiw	r28, 0x16	; 22
    16f4:	d2 01       	movw	r26, r4
    16f6:	c1 01       	movw	r24, r2
    16f8:	04 c0       	rjmp	.+8      	; 0x1702 <__umoddi3+0x830>
    16fa:	b6 95       	lsr	r27
    16fc:	a7 95       	ror	r26
    16fe:	97 95       	ror	r25
    1700:	87 95       	ror	r24
    1702:	aa 94       	dec	r10
    1704:	d2 f7       	brpl	.-12     	; 0x16fa <__umoddi3+0x828>
    1706:	6c 01       	movw	r12, r24
    1708:	7d 01       	movw	r14, r26
    170a:	c2 2a       	or	r12, r18
    170c:	d3 2a       	or	r13, r19
    170e:	e4 2a       	or	r14, r20
    1710:	f5 2a       	or	r15, r21
    1712:	c9 a6       	std	Y+41, r12	; 0x29
    1714:	da a6       	std	Y+42, r13	; 0x2a
    1716:	eb a6       	std	Y+43, r14	; 0x2b
    1718:	fc a6       	std	Y+44, r15	; 0x2c
    171a:	82 01       	movw	r16, r4
    171c:	71 01       	movw	r14, r2
    171e:	67 96       	adiw	r28, 0x17	; 23
    1720:	0f ac       	ldd	r0, Y+63	; 0x3f
    1722:	67 97       	sbiw	r28, 0x17	; 23
    1724:	04 c0       	rjmp	.+8      	; 0x172e <__umoddi3+0x85c>
    1726:	ee 0c       	add	r14, r14
    1728:	ff 1c       	adc	r15, r15
    172a:	00 1f       	adc	r16, r16
    172c:	11 1f       	adc	r17, r17
    172e:	0a 94       	dec	r0
    1730:	d2 f7       	brpl	.-12     	; 0x1726 <__umoddi3+0x854>
    1732:	ed a2       	std	Y+37, r14	; 0x25
    1734:	fe a2       	std	Y+38, r15	; 0x26
    1736:	0f a3       	std	Y+39, r16	; 0x27
    1738:	18 a7       	std	Y+40, r17	; 0x28
    173a:	64 01       	movw	r12, r8
    173c:	53 01       	movw	r10, r6
    173e:	66 96       	adiw	r28, 0x16	; 22
    1740:	0f ac       	ldd	r0, Y+63	; 0x3f
    1742:	66 97       	sbiw	r28, 0x16	; 22
    1744:	04 c0       	rjmp	.+8      	; 0x174e <__umoddi3+0x87c>
    1746:	d6 94       	lsr	r13
    1748:	c7 94       	ror	r12
    174a:	b7 94       	ror	r11
    174c:	a7 94       	ror	r10
    174e:	0a 94       	dec	r0
    1750:	d2 f7       	brpl	.-12     	; 0x1746 <__umoddi3+0x874>
    1752:	a4 01       	movw	r20, r8
    1754:	93 01       	movw	r18, r6
    1756:	67 96       	adiw	r28, 0x17	; 23
    1758:	0f ac       	ldd	r0, Y+63	; 0x3f
    175a:	67 97       	sbiw	r28, 0x17	; 23
    175c:	04 c0       	rjmp	.+8      	; 0x1766 <__umoddi3+0x894>
    175e:	22 0f       	add	r18, r18
    1760:	33 1f       	adc	r19, r19
    1762:	44 1f       	adc	r20, r20
    1764:	55 1f       	adc	r21, r21
    1766:	0a 94       	dec	r0
    1768:	d2 f7       	brpl	.-12     	; 0x175e <__umoddi3+0x88c>
    176a:	6c 96       	adiw	r28, 0x1c	; 28
    176c:	8c ad       	ldd	r24, Y+60	; 0x3c
    176e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1770:	ae ad       	ldd	r26, Y+62	; 0x3e
    1772:	bf ad       	ldd	r27, Y+63	; 0x3f
    1774:	6c 97       	sbiw	r28, 0x1c	; 28
    1776:	66 96       	adiw	r28, 0x16	; 22
    1778:	0f ac       	ldd	r0, Y+63	; 0x3f
    177a:	66 97       	sbiw	r28, 0x16	; 22
    177c:	04 c0       	rjmp	.+8      	; 0x1786 <__umoddi3+0x8b4>
    177e:	b6 95       	lsr	r27
    1780:	a7 95       	ror	r26
    1782:	97 95       	ror	r25
    1784:	87 95       	ror	r24
    1786:	0a 94       	dec	r0
    1788:	d2 f7       	brpl	.-12     	; 0x177e <__umoddi3+0x8ac>
    178a:	3c 01       	movw	r6, r24
    178c:	4d 01       	movw	r8, r26
    178e:	62 2a       	or	r6, r18
    1790:	73 2a       	or	r7, r19
    1792:	84 2a       	or	r8, r20
    1794:	95 2a       	or	r9, r21
    1796:	69 a2       	std	Y+33, r6	; 0x21
    1798:	7a a2       	std	Y+34, r7	; 0x22
    179a:	8b a2       	std	Y+35, r8	; 0x23
    179c:	9c a2       	std	Y+36, r9	; 0x24
    179e:	6c 96       	adiw	r28, 0x1c	; 28
    17a0:	ec ac       	ldd	r14, Y+60	; 0x3c
    17a2:	fd ac       	ldd	r15, Y+61	; 0x3d
    17a4:	0e ad       	ldd	r16, Y+62	; 0x3e
    17a6:	1f ad       	ldd	r17, Y+63	; 0x3f
    17a8:	6c 97       	sbiw	r28, 0x1c	; 28
    17aa:	67 96       	adiw	r28, 0x17	; 23
    17ac:	0f ac       	ldd	r0, Y+63	; 0x3f
    17ae:	67 97       	sbiw	r28, 0x17	; 23
    17b0:	04 c0       	rjmp	.+8      	; 0x17ba <__umoddi3+0x8e8>
    17b2:	ee 0c       	add	r14, r14
    17b4:	ff 1c       	adc	r15, r15
    17b6:	00 1f       	adc	r16, r16
    17b8:	11 1f       	adc	r17, r17
    17ba:	0a 94       	dec	r0
    17bc:	d2 f7       	brpl	.-12     	; 0x17b2 <__umoddi3+0x8e0>
    17be:	ed 8e       	std	Y+29, r14	; 0x1d
    17c0:	fe 8e       	std	Y+30, r15	; 0x1e
    17c2:	0f 8f       	std	Y+31, r16	; 0x1f
    17c4:	18 a3       	std	Y+32, r17	; 0x20
    17c6:	49 a5       	ldd	r20, Y+41	; 0x29
    17c8:	5a a5       	ldd	r21, Y+42	; 0x2a
    17ca:	6b a5       	ldd	r22, Y+43	; 0x2b
    17cc:	7c a5       	ldd	r23, Y+44	; 0x2c
    17ce:	3b 01       	movw	r6, r22
    17d0:	88 24       	eor	r8, r8
    17d2:	99 24       	eor	r9, r9
    17d4:	60 70       	andi	r22, 0x00	; 0
    17d6:	70 70       	andi	r23, 0x00	; 0
    17d8:	2d 96       	adiw	r28, 0x0d	; 13
    17da:	4c af       	std	Y+60, r20	; 0x3c
    17dc:	5d af       	std	Y+61, r21	; 0x3d
    17de:	6e af       	std	Y+62, r22	; 0x3e
    17e0:	7f af       	std	Y+63, r23	; 0x3f
    17e2:	2d 97       	sbiw	r28, 0x0d	; 13
    17e4:	c6 01       	movw	r24, r12
    17e6:	b5 01       	movw	r22, r10
    17e8:	a4 01       	movw	r20, r8
    17ea:	93 01       	movw	r18, r6
    17ec:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    17f0:	7b 01       	movw	r14, r22
    17f2:	8c 01       	movw	r16, r24
    17f4:	c6 01       	movw	r24, r12
    17f6:	b5 01       	movw	r22, r10
    17f8:	a4 01       	movw	r20, r8
    17fa:	93 01       	movw	r18, r6
    17fc:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    1800:	c9 01       	movw	r24, r18
    1802:	da 01       	movw	r26, r20
    1804:	1c 01       	movw	r2, r24
    1806:	2d 01       	movw	r4, r26
    1808:	c2 01       	movw	r24, r4
    180a:	b1 01       	movw	r22, r2
    180c:	2d 96       	adiw	r28, 0x0d	; 13
    180e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1810:	3d ad       	ldd	r19, Y+61	; 0x3d
    1812:	4e ad       	ldd	r20, Y+62	; 0x3e
    1814:	5f ad       	ldd	r21, Y+63	; 0x3f
    1816:	2d 97       	sbiw	r28, 0x0d	; 13
    1818:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    181c:	9b 01       	movw	r18, r22
    181e:	ac 01       	movw	r20, r24
    1820:	87 01       	movw	r16, r14
    1822:	ff 24       	eor	r15, r15
    1824:	ee 24       	eor	r14, r14
    1826:	a9 a0       	ldd	r10, Y+33	; 0x21
    1828:	ba a0       	ldd	r11, Y+34	; 0x22
    182a:	cb a0       	ldd	r12, Y+35	; 0x23
    182c:	dc a0       	ldd	r13, Y+36	; 0x24
    182e:	c6 01       	movw	r24, r12
    1830:	aa 27       	eor	r26, r26
    1832:	bb 27       	eor	r27, r27
    1834:	57 01       	movw	r10, r14
    1836:	68 01       	movw	r12, r16
    1838:	a8 2a       	or	r10, r24
    183a:	b9 2a       	or	r11, r25
    183c:	ca 2a       	or	r12, r26
    183e:	db 2a       	or	r13, r27
    1840:	a2 16       	cp	r10, r18
    1842:	b3 06       	cpc	r11, r19
    1844:	c4 06       	cpc	r12, r20
    1846:	d5 06       	cpc	r13, r21
    1848:	00 f5       	brcc	.+64     	; 0x188a <__umoddi3+0x9b8>
    184a:	08 94       	sec
    184c:	21 08       	sbc	r2, r1
    184e:	31 08       	sbc	r3, r1
    1850:	41 08       	sbc	r4, r1
    1852:	51 08       	sbc	r5, r1
    1854:	e9 a4       	ldd	r14, Y+41	; 0x29
    1856:	fa a4       	ldd	r15, Y+42	; 0x2a
    1858:	0b a5       	ldd	r16, Y+43	; 0x2b
    185a:	1c a5       	ldd	r17, Y+44	; 0x2c
    185c:	ae 0c       	add	r10, r14
    185e:	bf 1c       	adc	r11, r15
    1860:	c0 1e       	adc	r12, r16
    1862:	d1 1e       	adc	r13, r17
    1864:	ae 14       	cp	r10, r14
    1866:	bf 04       	cpc	r11, r15
    1868:	c0 06       	cpc	r12, r16
    186a:	d1 06       	cpc	r13, r17
    186c:	70 f0       	brcs	.+28     	; 0x188a <__umoddi3+0x9b8>
    186e:	a2 16       	cp	r10, r18
    1870:	b3 06       	cpc	r11, r19
    1872:	c4 06       	cpc	r12, r20
    1874:	d5 06       	cpc	r13, r21
    1876:	48 f4       	brcc	.+18     	; 0x188a <__umoddi3+0x9b8>
    1878:	08 94       	sec
    187a:	21 08       	sbc	r2, r1
    187c:	31 08       	sbc	r3, r1
    187e:	41 08       	sbc	r4, r1
    1880:	51 08       	sbc	r5, r1
    1882:	ae 0c       	add	r10, r14
    1884:	bf 1c       	adc	r11, r15
    1886:	c0 1e       	adc	r12, r16
    1888:	d1 1e       	adc	r13, r17
    188a:	a2 1a       	sub	r10, r18
    188c:	b3 0a       	sbc	r11, r19
    188e:	c4 0a       	sbc	r12, r20
    1890:	d5 0a       	sbc	r13, r21
    1892:	c6 01       	movw	r24, r12
    1894:	b5 01       	movw	r22, r10
    1896:	a4 01       	movw	r20, r8
    1898:	93 01       	movw	r18, r6
    189a:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    189e:	7b 01       	movw	r14, r22
    18a0:	8c 01       	movw	r16, r24
    18a2:	c6 01       	movw	r24, r12
    18a4:	b5 01       	movw	r22, r10
    18a6:	a4 01       	movw	r20, r8
    18a8:	93 01       	movw	r18, r6
    18aa:	0e 94 6a 28 	call	0x50d4	; 0x50d4 <__udivmodsi4>
    18ae:	c9 01       	movw	r24, r18
    18b0:	da 01       	movw	r26, r20
    18b2:	3c 01       	movw	r6, r24
    18b4:	4d 01       	movw	r8, r26
    18b6:	c4 01       	movw	r24, r8
    18b8:	b3 01       	movw	r22, r6
    18ba:	2d 96       	adiw	r28, 0x0d	; 13
    18bc:	2c ad       	ldd	r18, Y+60	; 0x3c
    18be:	3d ad       	ldd	r19, Y+61	; 0x3d
    18c0:	4e ad       	ldd	r20, Y+62	; 0x3e
    18c2:	5f ad       	ldd	r21, Y+63	; 0x3f
    18c4:	2d 97       	sbiw	r28, 0x0d	; 13
    18c6:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    18ca:	9b 01       	movw	r18, r22
    18cc:	ac 01       	movw	r20, r24
    18ce:	87 01       	movw	r16, r14
    18d0:	ff 24       	eor	r15, r15
    18d2:	ee 24       	eor	r14, r14
    18d4:	89 a1       	ldd	r24, Y+33	; 0x21
    18d6:	9a a1       	ldd	r25, Y+34	; 0x22
    18d8:	ab a1       	ldd	r26, Y+35	; 0x23
    18da:	bc a1       	ldd	r27, Y+36	; 0x24
    18dc:	a0 70       	andi	r26, 0x00	; 0
    18de:	b0 70       	andi	r27, 0x00	; 0
    18e0:	57 01       	movw	r10, r14
    18e2:	68 01       	movw	r12, r16
    18e4:	a8 2a       	or	r10, r24
    18e6:	b9 2a       	or	r11, r25
    18e8:	ca 2a       	or	r12, r26
    18ea:	db 2a       	or	r13, r27
    18ec:	a2 16       	cp	r10, r18
    18ee:	b3 06       	cpc	r11, r19
    18f0:	c4 06       	cpc	r12, r20
    18f2:	d5 06       	cpc	r13, r21
    18f4:	00 f5       	brcc	.+64     	; 0x1936 <__umoddi3+0xa64>
    18f6:	08 94       	sec
    18f8:	61 08       	sbc	r6, r1
    18fa:	71 08       	sbc	r7, r1
    18fc:	81 08       	sbc	r8, r1
    18fe:	91 08       	sbc	r9, r1
    1900:	69 a5       	ldd	r22, Y+41	; 0x29
    1902:	7a a5       	ldd	r23, Y+42	; 0x2a
    1904:	8b a5       	ldd	r24, Y+43	; 0x2b
    1906:	9c a5       	ldd	r25, Y+44	; 0x2c
    1908:	a6 0e       	add	r10, r22
    190a:	b7 1e       	adc	r11, r23
    190c:	c8 1e       	adc	r12, r24
    190e:	d9 1e       	adc	r13, r25
    1910:	a6 16       	cp	r10, r22
    1912:	b7 06       	cpc	r11, r23
    1914:	c8 06       	cpc	r12, r24
    1916:	d9 06       	cpc	r13, r25
    1918:	70 f0       	brcs	.+28     	; 0x1936 <__umoddi3+0xa64>
    191a:	a2 16       	cp	r10, r18
    191c:	b3 06       	cpc	r11, r19
    191e:	c4 06       	cpc	r12, r20
    1920:	d5 06       	cpc	r13, r21
    1922:	48 f4       	brcc	.+18     	; 0x1936 <__umoddi3+0xa64>
    1924:	08 94       	sec
    1926:	61 08       	sbc	r6, r1
    1928:	71 08       	sbc	r7, r1
    192a:	81 08       	sbc	r8, r1
    192c:	91 08       	sbc	r9, r1
    192e:	a6 0e       	add	r10, r22
    1930:	b7 1e       	adc	r11, r23
    1932:	c8 1e       	adc	r12, r24
    1934:	d9 1e       	adc	r13, r25
    1936:	d6 01       	movw	r26, r12
    1938:	c5 01       	movw	r24, r10
    193a:	82 1b       	sub	r24, r18
    193c:	93 0b       	sbc	r25, r19
    193e:	a4 0b       	sbc	r26, r20
    1940:	b5 0b       	sbc	r27, r21
    1942:	89 8f       	std	Y+25, r24	; 0x19
    1944:	9a 8f       	std	Y+26, r25	; 0x1a
    1946:	ab 8f       	std	Y+27, r26	; 0x1b
    1948:	bc 8f       	std	Y+28, r27	; 0x1c
    194a:	d1 01       	movw	r26, r2
    194c:	99 27       	eor	r25, r25
    194e:	88 27       	eor	r24, r24
    1950:	84 01       	movw	r16, r8
    1952:	73 01       	movw	r14, r6
    1954:	e8 2a       	or	r14, r24
    1956:	f9 2a       	or	r15, r25
    1958:	0a 2b       	or	r16, r26
    195a:	1b 2b       	or	r17, r27
    195c:	4f ef       	ldi	r20, 0xFF	; 255
    195e:	a4 2e       	mov	r10, r20
    1960:	4f ef       	ldi	r20, 0xFF	; 255
    1962:	b4 2e       	mov	r11, r20
    1964:	c1 2c       	mov	r12, r1
    1966:	d1 2c       	mov	r13, r1
    1968:	ae 20       	and	r10, r14
    196a:	bf 20       	and	r11, r15
    196c:	c0 22       	and	r12, r16
    196e:	d1 22       	and	r13, r17
    1970:	78 01       	movw	r14, r16
    1972:	00 27       	eor	r16, r16
    1974:	11 27       	eor	r17, r17
    1976:	6d a0       	ldd	r6, Y+37	; 0x25
    1978:	7e a0       	ldd	r7, Y+38	; 0x26
    197a:	8f a0       	ldd	r8, Y+39	; 0x27
    197c:	98 a4       	ldd	r9, Y+40	; 0x28
    197e:	4f ef       	ldi	r20, 0xFF	; 255
    1980:	5f ef       	ldi	r21, 0xFF	; 255
    1982:	60 e0       	ldi	r22, 0x00	; 0
    1984:	70 e0       	ldi	r23, 0x00	; 0
    1986:	64 22       	and	r6, r20
    1988:	75 22       	and	r7, r21
    198a:	86 22       	and	r8, r22
    198c:	97 22       	and	r9, r23
    198e:	8d a1       	ldd	r24, Y+37	; 0x25
    1990:	9e a1       	ldd	r25, Y+38	; 0x26
    1992:	af a1       	ldd	r26, Y+39	; 0x27
    1994:	b8 a5       	ldd	r27, Y+40	; 0x28
    1996:	bd 01       	movw	r22, r26
    1998:	88 27       	eor	r24, r24
    199a:	99 27       	eor	r25, r25
    199c:	65 96       	adiw	r28, 0x15	; 21
    199e:	6c af       	std	Y+60, r22	; 0x3c
    19a0:	7d af       	std	Y+61, r23	; 0x3d
    19a2:	8e af       	std	Y+62, r24	; 0x3e
    19a4:	9f af       	std	Y+63, r25	; 0x3f
    19a6:	65 97       	sbiw	r28, 0x15	; 21
    19a8:	c6 01       	movw	r24, r12
    19aa:	b5 01       	movw	r22, r10
    19ac:	a4 01       	movw	r20, r8
    19ae:	93 01       	movw	r18, r6
    19b0:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    19b4:	61 96       	adiw	r28, 0x11	; 17
    19b6:	6c af       	std	Y+60, r22	; 0x3c
    19b8:	7d af       	std	Y+61, r23	; 0x3d
    19ba:	8e af       	std	Y+62, r24	; 0x3e
    19bc:	9f af       	std	Y+63, r25	; 0x3f
    19be:	61 97       	sbiw	r28, 0x11	; 17
    19c0:	c6 01       	movw	r24, r12
    19c2:	b5 01       	movw	r22, r10
    19c4:	65 96       	adiw	r28, 0x15	; 21
    19c6:	2c ad       	ldd	r18, Y+60	; 0x3c
    19c8:	3d ad       	ldd	r19, Y+61	; 0x3d
    19ca:	4e ad       	ldd	r20, Y+62	; 0x3e
    19cc:	5f ad       	ldd	r21, Y+63	; 0x3f
    19ce:	65 97       	sbiw	r28, 0x15	; 21
    19d0:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    19d4:	1b 01       	movw	r2, r22
    19d6:	2c 01       	movw	r4, r24
    19d8:	c8 01       	movw	r24, r16
    19da:	b7 01       	movw	r22, r14
    19dc:	a4 01       	movw	r20, r8
    19de:	93 01       	movw	r18, r6
    19e0:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    19e4:	5b 01       	movw	r10, r22
    19e6:	6c 01       	movw	r12, r24
    19e8:	c8 01       	movw	r24, r16
    19ea:	b7 01       	movw	r22, r14
    19ec:	65 96       	adiw	r28, 0x15	; 21
    19ee:	2c ad       	ldd	r18, Y+60	; 0x3c
    19f0:	3d ad       	ldd	r19, Y+61	; 0x3d
    19f2:	4e ad       	ldd	r20, Y+62	; 0x3e
    19f4:	5f ad       	ldd	r21, Y+63	; 0x3f
    19f6:	65 97       	sbiw	r28, 0x15	; 21
    19f8:	0e 94 4b 28 	call	0x5096	; 0x5096 <__mulsi3>
    19fc:	7b 01       	movw	r14, r22
    19fe:	8c 01       	movw	r16, r24
    1a00:	a6 01       	movw	r20, r12
    1a02:	95 01       	movw	r18, r10
    1a04:	22 0d       	add	r18, r2
    1a06:	33 1d       	adc	r19, r3
    1a08:	44 1d       	adc	r20, r4
    1a0a:	55 1d       	adc	r21, r5
    1a0c:	61 96       	adiw	r28, 0x11	; 17
    1a0e:	6c ac       	ldd	r6, Y+60	; 0x3c
    1a10:	7d ac       	ldd	r7, Y+61	; 0x3d
    1a12:	8e ac       	ldd	r8, Y+62	; 0x3e
    1a14:	9f ac       	ldd	r9, Y+63	; 0x3f
    1a16:	61 97       	sbiw	r28, 0x11	; 17
    1a18:	c4 01       	movw	r24, r8
    1a1a:	aa 27       	eor	r26, r26
    1a1c:	bb 27       	eor	r27, r27
    1a1e:	28 0f       	add	r18, r24
    1a20:	39 1f       	adc	r19, r25
    1a22:	4a 1f       	adc	r20, r26
    1a24:	5b 1f       	adc	r21, r27
    1a26:	2a 15       	cp	r18, r10
    1a28:	3b 05       	cpc	r19, r11
    1a2a:	4c 05       	cpc	r20, r12
    1a2c:	5d 05       	cpc	r21, r13
    1a2e:	48 f4       	brcc	.+18     	; 0x1a42 <__umoddi3+0xb70>
    1a30:	81 2c       	mov	r8, r1
    1a32:	91 2c       	mov	r9, r1
    1a34:	e1 e0       	ldi	r30, 0x01	; 1
    1a36:	ae 2e       	mov	r10, r30
    1a38:	b1 2c       	mov	r11, r1
    1a3a:	e8 0c       	add	r14, r8
    1a3c:	f9 1c       	adc	r15, r9
    1a3e:	0a 1d       	adc	r16, r10
    1a40:	1b 1d       	adc	r17, r11
    1a42:	ca 01       	movw	r24, r20
    1a44:	aa 27       	eor	r26, r26
    1a46:	bb 27       	eor	r27, r27
    1a48:	57 01       	movw	r10, r14
    1a4a:	68 01       	movw	r12, r16
    1a4c:	a8 0e       	add	r10, r24
    1a4e:	b9 1e       	adc	r11, r25
    1a50:	ca 1e       	adc	r12, r26
    1a52:	db 1e       	adc	r13, r27
    1a54:	a9 01       	movw	r20, r18
    1a56:	33 27       	eor	r19, r19
    1a58:	22 27       	eor	r18, r18
    1a5a:	61 96       	adiw	r28, 0x11	; 17
    1a5c:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a5e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a60:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a62:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a64:	61 97       	sbiw	r28, 0x11	; 17
    1a66:	a0 70       	andi	r26, 0x00	; 0
    1a68:	b0 70       	andi	r27, 0x00	; 0
    1a6a:	28 0f       	add	r18, r24
    1a6c:	39 1f       	adc	r19, r25
    1a6e:	4a 1f       	adc	r20, r26
    1a70:	5b 1f       	adc	r21, r27
    1a72:	e9 8c       	ldd	r14, Y+25	; 0x19
    1a74:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1a76:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1a78:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1a7a:	ea 14       	cp	r14, r10
    1a7c:	fb 04       	cpc	r15, r11
    1a7e:	0c 05       	cpc	r16, r12
    1a80:	1d 05       	cpc	r17, r13
    1a82:	70 f0       	brcs	.+28     	; 0x1aa0 <__umoddi3+0xbce>
    1a84:	ae 14       	cp	r10, r14
    1a86:	bf 04       	cpc	r11, r15
    1a88:	c0 06       	cpc	r12, r16
    1a8a:	d1 06       	cpc	r13, r17
    1a8c:	69 f5       	brne	.+90     	; 0x1ae8 <__umoddi3+0xc16>
    1a8e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a90:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a92:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a94:	98 a1       	ldd	r25, Y+32	; 0x20
    1a96:	62 17       	cp	r22, r18
    1a98:	73 07       	cpc	r23, r19
    1a9a:	84 07       	cpc	r24, r20
    1a9c:	95 07       	cpc	r25, r21
    1a9e:	20 f5       	brcc	.+72     	; 0x1ae8 <__umoddi3+0xc16>
    1aa0:	da 01       	movw	r26, r20
    1aa2:	c9 01       	movw	r24, r18
    1aa4:	6d a0       	ldd	r6, Y+37	; 0x25
    1aa6:	7e a0       	ldd	r7, Y+38	; 0x26
    1aa8:	8f a0       	ldd	r8, Y+39	; 0x27
    1aaa:	98 a4       	ldd	r9, Y+40	; 0x28
    1aac:	86 19       	sub	r24, r6
    1aae:	97 09       	sbc	r25, r7
    1ab0:	a8 09       	sbc	r26, r8
    1ab2:	b9 09       	sbc	r27, r9
    1ab4:	e9 a4       	ldd	r14, Y+41	; 0x29
    1ab6:	fa a4       	ldd	r15, Y+42	; 0x2a
    1ab8:	0b a5       	ldd	r16, Y+43	; 0x2b
    1aba:	1c a5       	ldd	r17, Y+44	; 0x2c
    1abc:	ae 18       	sub	r10, r14
    1abe:	bf 08       	sbc	r11, r15
    1ac0:	c0 0a       	sbc	r12, r16
    1ac2:	d1 0a       	sbc	r13, r17
    1ac4:	ee 24       	eor	r14, r14
    1ac6:	ff 24       	eor	r15, r15
    1ac8:	87 01       	movw	r16, r14
    1aca:	28 17       	cp	r18, r24
    1acc:	39 07       	cpc	r19, r25
    1ace:	4a 07       	cpc	r20, r26
    1ad0:	5b 07       	cpc	r21, r27
    1ad2:	28 f4       	brcc	.+10     	; 0x1ade <__umoddi3+0xc0c>
    1ad4:	21 e0       	ldi	r18, 0x01	; 1
    1ad6:	e2 2e       	mov	r14, r18
    1ad8:	f1 2c       	mov	r15, r1
    1ada:	01 2d       	mov	r16, r1
    1adc:	11 2d       	mov	r17, r1
    1ade:	ae 18       	sub	r10, r14
    1ae0:	bf 08       	sbc	r11, r15
    1ae2:	c0 0a       	sbc	r12, r16
    1ae4:	d1 0a       	sbc	r13, r17
    1ae6:	02 c0       	rjmp	.+4      	; 0x1aec <__umoddi3+0xc1a>
    1ae8:	da 01       	movw	r26, r20
    1aea:	c9 01       	movw	r24, r18
    1aec:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1aee:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1af0:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1af2:	98 a0       	ldd	r9, Y+32	; 0x20
    1af4:	68 1a       	sub	r6, r24
    1af6:	79 0a       	sbc	r7, r25
    1af8:	8a 0a       	sbc	r8, r26
    1afa:	9b 0a       	sbc	r9, r27
    1afc:	49 8d       	ldd	r20, Y+25	; 0x19
    1afe:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1b00:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1b02:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1b04:	4a 19       	sub	r20, r10
    1b06:	5b 09       	sbc	r21, r11
    1b08:	6c 09       	sbc	r22, r12
    1b0a:	7d 09       	sbc	r23, r13
    1b0c:	5a 01       	movw	r10, r20
    1b0e:	6b 01       	movw	r12, r22
    1b10:	22 24       	eor	r2, r2
    1b12:	33 24       	eor	r3, r3
    1b14:	21 01       	movw	r4, r2
    1b16:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1b18:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1b1a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b1c:	98 a1       	ldd	r25, Y+32	; 0x20
    1b1e:	66 15       	cp	r22, r6
    1b20:	77 05       	cpc	r23, r7
    1b22:	88 05       	cpc	r24, r8
    1b24:	99 05       	cpc	r25, r9
    1b26:	28 f4       	brcc	.+10     	; 0x1b32 <__umoddi3+0xc60>
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	28 2e       	mov	r2, r24
    1b2c:	31 2c       	mov	r3, r1
    1b2e:	41 2c       	mov	r4, r1
    1b30:	51 2c       	mov	r5, r1
    1b32:	86 01       	movw	r16, r12
    1b34:	75 01       	movw	r14, r10
    1b36:	e2 18       	sub	r14, r2
    1b38:	f3 08       	sbc	r15, r3
    1b3a:	04 09       	sbc	r16, r4
    1b3c:	15 09       	sbc	r17, r5
    1b3e:	a8 01       	movw	r20, r16
    1b40:	97 01       	movw	r18, r14
    1b42:	66 96       	adiw	r28, 0x16	; 22
    1b44:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b46:	66 97       	sbiw	r28, 0x16	; 22
    1b48:	04 c0       	rjmp	.+8      	; 0x1b52 <__umoddi3+0xc80>
    1b4a:	22 0f       	add	r18, r18
    1b4c:	33 1f       	adc	r19, r19
    1b4e:	44 1f       	adc	r20, r20
    1b50:	55 1f       	adc	r21, r21
    1b52:	0a 94       	dec	r0
    1b54:	d2 f7       	brpl	.-12     	; 0x1b4a <__umoddi3+0xc78>
    1b56:	d4 01       	movw	r26, r8
    1b58:	c3 01       	movw	r24, r6
    1b5a:	67 96       	adiw	r28, 0x17	; 23
    1b5c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b5e:	67 97       	sbiw	r28, 0x17	; 23
    1b60:	04 c0       	rjmp	.+8      	; 0x1b6a <__umoddi3+0xc98>
    1b62:	b6 95       	lsr	r27
    1b64:	a7 95       	ror	r26
    1b66:	97 95       	ror	r25
    1b68:	87 95       	ror	r24
    1b6a:	0a 94       	dec	r0
    1b6c:	d2 f7       	brpl	.-12     	; 0x1b62 <__umoddi3+0xc90>
    1b6e:	28 2b       	or	r18, r24
    1b70:	39 2b       	or	r19, r25
    1b72:	4a 2b       	or	r20, r26
    1b74:	5b 2b       	or	r21, r27
    1b76:	29 8b       	std	Y+17, r18	; 0x11
    1b78:	3a 8b       	std	Y+18, r19	; 0x12
    1b7a:	4b 8b       	std	Y+19, r20	; 0x13
    1b7c:	5c 8b       	std	Y+20, r21	; 0x14
    1b7e:	67 96       	adiw	r28, 0x17	; 23
    1b80:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b82:	67 97       	sbiw	r28, 0x17	; 23
    1b84:	04 c0       	rjmp	.+8      	; 0x1b8e <__umoddi3+0xcbc>
    1b86:	16 95       	lsr	r17
    1b88:	07 95       	ror	r16
    1b8a:	f7 94       	ror	r15
    1b8c:	e7 94       	ror	r14
    1b8e:	0a 94       	dec	r0
    1b90:	d2 f7       	brpl	.-12     	; 0x1b86 <__umoddi3+0xcb4>
    1b92:	ed 8a       	std	Y+21, r14	; 0x15
    1b94:	fe 8a       	std	Y+22, r15	; 0x16
    1b96:	0f 8b       	std	Y+23, r16	; 0x17
    1b98:	18 8f       	std	Y+24, r17	; 0x18
    1b9a:	3a 89       	ldd	r19, Y+18	; 0x12
    1b9c:	4b 89       	ldd	r20, Y+19	; 0x13
    1b9e:	5c 89       	ldd	r21, Y+20	; 0x14
    1ba0:	6e 2d       	mov	r22, r14
    1ba2:	7e 89       	ldd	r23, Y+22	; 0x16
    1ba4:	8f 89       	ldd	r24, Y+23	; 0x17
    1ba6:	98 8d       	ldd	r25, Y+24	; 0x18
    1ba8:	c5 5a       	subi	r28, 0xA5	; 165
    1baa:	df 4f       	sbci	r29, 0xFF	; 255
    1bac:	e2 e1       	ldi	r30, 0x12	; 18
    1bae:	0c 94 a8 28 	jmp	0x5150	; 0x5150 <__epilogue_restores__>

00001bb2 <_fpadd_parts>:
    1bb2:	a0 e0       	ldi	r26, 0x00	; 0
    1bb4:	b0 e0       	ldi	r27, 0x00	; 0
    1bb6:	ef ed       	ldi	r30, 0xDF	; 223
    1bb8:	fd e0       	ldi	r31, 0x0D	; 13
    1bba:	0c 94 8c 28 	jmp	0x5118	; 0x5118 <__prologue_saves__>
    1bbe:	dc 01       	movw	r26, r24
    1bc0:	2b 01       	movw	r4, r22
    1bc2:	fa 01       	movw	r30, r20
    1bc4:	9c 91       	ld	r25, X
    1bc6:	92 30       	cpi	r25, 0x02	; 2
    1bc8:	08 f4       	brcc	.+2      	; 0x1bcc <_fpadd_parts+0x1a>
    1bca:	39 c1       	rjmp	.+626    	; 0x1e3e <_fpadd_parts+0x28c>
    1bcc:	eb 01       	movw	r28, r22
    1bce:	88 81       	ld	r24, Y
    1bd0:	82 30       	cpi	r24, 0x02	; 2
    1bd2:	08 f4       	brcc	.+2      	; 0x1bd6 <_fpadd_parts+0x24>
    1bd4:	33 c1       	rjmp	.+614    	; 0x1e3c <_fpadd_parts+0x28a>
    1bd6:	94 30       	cpi	r25, 0x04	; 4
    1bd8:	69 f4       	brne	.+26     	; 0x1bf4 <_fpadd_parts+0x42>
    1bda:	84 30       	cpi	r24, 0x04	; 4
    1bdc:	09 f0       	breq	.+2      	; 0x1be0 <_fpadd_parts+0x2e>
    1bde:	2f c1       	rjmp	.+606    	; 0x1e3e <_fpadd_parts+0x28c>
    1be0:	11 96       	adiw	r26, 0x01	; 1
    1be2:	9c 91       	ld	r25, X
    1be4:	11 97       	sbiw	r26, 0x01	; 1
    1be6:	89 81       	ldd	r24, Y+1	; 0x01
    1be8:	98 17       	cp	r25, r24
    1bea:	09 f4       	brne	.+2      	; 0x1bee <_fpadd_parts+0x3c>
    1bec:	28 c1       	rjmp	.+592    	; 0x1e3e <_fpadd_parts+0x28c>
    1bee:	ac e7       	ldi	r26, 0x7C	; 124
    1bf0:	b0 e0       	ldi	r27, 0x00	; 0
    1bf2:	25 c1       	rjmp	.+586    	; 0x1e3e <_fpadd_parts+0x28c>
    1bf4:	84 30       	cpi	r24, 0x04	; 4
    1bf6:	09 f4       	brne	.+2      	; 0x1bfa <_fpadd_parts+0x48>
    1bf8:	21 c1       	rjmp	.+578    	; 0x1e3c <_fpadd_parts+0x28a>
    1bfa:	82 30       	cpi	r24, 0x02	; 2
    1bfc:	a9 f4       	brne	.+42     	; 0x1c28 <_fpadd_parts+0x76>
    1bfe:	92 30       	cpi	r25, 0x02	; 2
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <_fpadd_parts+0x52>
    1c02:	1d c1       	rjmp	.+570    	; 0x1e3e <_fpadd_parts+0x28c>
    1c04:	9a 01       	movw	r18, r20
    1c06:	ad 01       	movw	r20, r26
    1c08:	88 e0       	ldi	r24, 0x08	; 8
    1c0a:	ea 01       	movw	r28, r20
    1c0c:	09 90       	ld	r0, Y+
    1c0e:	ae 01       	movw	r20, r28
    1c10:	e9 01       	movw	r28, r18
    1c12:	09 92       	st	Y+, r0
    1c14:	9e 01       	movw	r18, r28
    1c16:	81 50       	subi	r24, 0x01	; 1
    1c18:	c1 f7       	brne	.-16     	; 0x1c0a <_fpadd_parts+0x58>
    1c1a:	e2 01       	movw	r28, r4
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	11 96       	adiw	r26, 0x01	; 1
    1c20:	9c 91       	ld	r25, X
    1c22:	89 23       	and	r24, r25
    1c24:	81 83       	std	Z+1, r24	; 0x01
    1c26:	08 c1       	rjmp	.+528    	; 0x1e38 <_fpadd_parts+0x286>
    1c28:	92 30       	cpi	r25, 0x02	; 2
    1c2a:	09 f4       	brne	.+2      	; 0x1c2e <_fpadd_parts+0x7c>
    1c2c:	07 c1       	rjmp	.+526    	; 0x1e3c <_fpadd_parts+0x28a>
    1c2e:	12 96       	adiw	r26, 0x02	; 2
    1c30:	2d 90       	ld	r2, X+
    1c32:	3c 90       	ld	r3, X
    1c34:	13 97       	sbiw	r26, 0x03	; 3
    1c36:	eb 01       	movw	r28, r22
    1c38:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3a:	9b 81       	ldd	r25, Y+3	; 0x03
    1c3c:	14 96       	adiw	r26, 0x04	; 4
    1c3e:	ad 90       	ld	r10, X+
    1c40:	bd 90       	ld	r11, X+
    1c42:	cd 90       	ld	r12, X+
    1c44:	dc 90       	ld	r13, X
    1c46:	17 97       	sbiw	r26, 0x07	; 7
    1c48:	ec 80       	ldd	r14, Y+4	; 0x04
    1c4a:	fd 80       	ldd	r15, Y+5	; 0x05
    1c4c:	0e 81       	ldd	r16, Y+6	; 0x06
    1c4e:	1f 81       	ldd	r17, Y+7	; 0x07
    1c50:	91 01       	movw	r18, r2
    1c52:	28 1b       	sub	r18, r24
    1c54:	39 0b       	sbc	r19, r25
    1c56:	b9 01       	movw	r22, r18
    1c58:	37 ff       	sbrs	r19, 7
    1c5a:	04 c0       	rjmp	.+8      	; 0x1c64 <_fpadd_parts+0xb2>
    1c5c:	66 27       	eor	r22, r22
    1c5e:	77 27       	eor	r23, r23
    1c60:	62 1b       	sub	r22, r18
    1c62:	73 0b       	sbc	r23, r19
    1c64:	60 32       	cpi	r22, 0x20	; 32
    1c66:	71 05       	cpc	r23, r1
    1c68:	0c f0       	brlt	.+2      	; 0x1c6c <_fpadd_parts+0xba>
    1c6a:	61 c0       	rjmp	.+194    	; 0x1d2e <_fpadd_parts+0x17c>
    1c6c:	12 16       	cp	r1, r18
    1c6e:	13 06       	cpc	r1, r19
    1c70:	6c f5       	brge	.+90     	; 0x1ccc <_fpadd_parts+0x11a>
    1c72:	37 01       	movw	r6, r14
    1c74:	48 01       	movw	r8, r16
    1c76:	06 2e       	mov	r0, r22
    1c78:	04 c0       	rjmp	.+8      	; 0x1c82 <_fpadd_parts+0xd0>
    1c7a:	96 94       	lsr	r9
    1c7c:	87 94       	ror	r8
    1c7e:	77 94       	ror	r7
    1c80:	67 94       	ror	r6
    1c82:	0a 94       	dec	r0
    1c84:	d2 f7       	brpl	.-12     	; 0x1c7a <_fpadd_parts+0xc8>
    1c86:	21 e0       	ldi	r18, 0x01	; 1
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	40 e0       	ldi	r20, 0x00	; 0
    1c8c:	50 e0       	ldi	r21, 0x00	; 0
    1c8e:	04 c0       	rjmp	.+8      	; 0x1c98 <_fpadd_parts+0xe6>
    1c90:	22 0f       	add	r18, r18
    1c92:	33 1f       	adc	r19, r19
    1c94:	44 1f       	adc	r20, r20
    1c96:	55 1f       	adc	r21, r21
    1c98:	6a 95       	dec	r22
    1c9a:	d2 f7       	brpl	.-12     	; 0x1c90 <_fpadd_parts+0xde>
    1c9c:	21 50       	subi	r18, 0x01	; 1
    1c9e:	30 40       	sbci	r19, 0x00	; 0
    1ca0:	40 40       	sbci	r20, 0x00	; 0
    1ca2:	50 40       	sbci	r21, 0x00	; 0
    1ca4:	2e 21       	and	r18, r14
    1ca6:	3f 21       	and	r19, r15
    1ca8:	40 23       	and	r20, r16
    1caa:	51 23       	and	r21, r17
    1cac:	21 15       	cp	r18, r1
    1cae:	31 05       	cpc	r19, r1
    1cb0:	41 05       	cpc	r20, r1
    1cb2:	51 05       	cpc	r21, r1
    1cb4:	21 f0       	breq	.+8      	; 0x1cbe <_fpadd_parts+0x10c>
    1cb6:	21 e0       	ldi	r18, 0x01	; 1
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	40 e0       	ldi	r20, 0x00	; 0
    1cbc:	50 e0       	ldi	r21, 0x00	; 0
    1cbe:	79 01       	movw	r14, r18
    1cc0:	8a 01       	movw	r16, r20
    1cc2:	e6 28       	or	r14, r6
    1cc4:	f7 28       	or	r15, r7
    1cc6:	08 29       	or	r16, r8
    1cc8:	19 29       	or	r17, r9
    1cca:	3c c0       	rjmp	.+120    	; 0x1d44 <_fpadd_parts+0x192>
    1ccc:	23 2b       	or	r18, r19
    1cce:	d1 f1       	breq	.+116    	; 0x1d44 <_fpadd_parts+0x192>
    1cd0:	26 0e       	add	r2, r22
    1cd2:	37 1e       	adc	r3, r23
    1cd4:	35 01       	movw	r6, r10
    1cd6:	46 01       	movw	r8, r12
    1cd8:	06 2e       	mov	r0, r22
    1cda:	04 c0       	rjmp	.+8      	; 0x1ce4 <_fpadd_parts+0x132>
    1cdc:	96 94       	lsr	r9
    1cde:	87 94       	ror	r8
    1ce0:	77 94       	ror	r7
    1ce2:	67 94       	ror	r6
    1ce4:	0a 94       	dec	r0
    1ce6:	d2 f7       	brpl	.-12     	; 0x1cdc <_fpadd_parts+0x12a>
    1ce8:	21 e0       	ldi	r18, 0x01	; 1
    1cea:	30 e0       	ldi	r19, 0x00	; 0
    1cec:	40 e0       	ldi	r20, 0x00	; 0
    1cee:	50 e0       	ldi	r21, 0x00	; 0
    1cf0:	04 c0       	rjmp	.+8      	; 0x1cfa <_fpadd_parts+0x148>
    1cf2:	22 0f       	add	r18, r18
    1cf4:	33 1f       	adc	r19, r19
    1cf6:	44 1f       	adc	r20, r20
    1cf8:	55 1f       	adc	r21, r21
    1cfa:	6a 95       	dec	r22
    1cfc:	d2 f7       	brpl	.-12     	; 0x1cf2 <_fpadd_parts+0x140>
    1cfe:	21 50       	subi	r18, 0x01	; 1
    1d00:	30 40       	sbci	r19, 0x00	; 0
    1d02:	40 40       	sbci	r20, 0x00	; 0
    1d04:	50 40       	sbci	r21, 0x00	; 0
    1d06:	2a 21       	and	r18, r10
    1d08:	3b 21       	and	r19, r11
    1d0a:	4c 21       	and	r20, r12
    1d0c:	5d 21       	and	r21, r13
    1d0e:	21 15       	cp	r18, r1
    1d10:	31 05       	cpc	r19, r1
    1d12:	41 05       	cpc	r20, r1
    1d14:	51 05       	cpc	r21, r1
    1d16:	21 f0       	breq	.+8      	; 0x1d20 <_fpadd_parts+0x16e>
    1d18:	21 e0       	ldi	r18, 0x01	; 1
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	40 e0       	ldi	r20, 0x00	; 0
    1d1e:	50 e0       	ldi	r21, 0x00	; 0
    1d20:	59 01       	movw	r10, r18
    1d22:	6a 01       	movw	r12, r20
    1d24:	a6 28       	or	r10, r6
    1d26:	b7 28       	or	r11, r7
    1d28:	c8 28       	or	r12, r8
    1d2a:	d9 28       	or	r13, r9
    1d2c:	0b c0       	rjmp	.+22     	; 0x1d44 <_fpadd_parts+0x192>
    1d2e:	82 15       	cp	r24, r2
    1d30:	93 05       	cpc	r25, r3
    1d32:	2c f0       	brlt	.+10     	; 0x1d3e <_fpadd_parts+0x18c>
    1d34:	1c 01       	movw	r2, r24
    1d36:	aa 24       	eor	r10, r10
    1d38:	bb 24       	eor	r11, r11
    1d3a:	65 01       	movw	r12, r10
    1d3c:	03 c0       	rjmp	.+6      	; 0x1d44 <_fpadd_parts+0x192>
    1d3e:	ee 24       	eor	r14, r14
    1d40:	ff 24       	eor	r15, r15
    1d42:	87 01       	movw	r16, r14
    1d44:	11 96       	adiw	r26, 0x01	; 1
    1d46:	9c 91       	ld	r25, X
    1d48:	d2 01       	movw	r26, r4
    1d4a:	11 96       	adiw	r26, 0x01	; 1
    1d4c:	8c 91       	ld	r24, X
    1d4e:	98 17       	cp	r25, r24
    1d50:	09 f4       	brne	.+2      	; 0x1d54 <_fpadd_parts+0x1a2>
    1d52:	45 c0       	rjmp	.+138    	; 0x1dde <_fpadd_parts+0x22c>
    1d54:	99 23       	and	r25, r25
    1d56:	39 f0       	breq	.+14     	; 0x1d66 <_fpadd_parts+0x1b4>
    1d58:	a8 01       	movw	r20, r16
    1d5a:	97 01       	movw	r18, r14
    1d5c:	2a 19       	sub	r18, r10
    1d5e:	3b 09       	sbc	r19, r11
    1d60:	4c 09       	sbc	r20, r12
    1d62:	5d 09       	sbc	r21, r13
    1d64:	06 c0       	rjmp	.+12     	; 0x1d72 <_fpadd_parts+0x1c0>
    1d66:	a6 01       	movw	r20, r12
    1d68:	95 01       	movw	r18, r10
    1d6a:	2e 19       	sub	r18, r14
    1d6c:	3f 09       	sbc	r19, r15
    1d6e:	40 0b       	sbc	r20, r16
    1d70:	51 0b       	sbc	r21, r17
    1d72:	57 fd       	sbrc	r21, 7
    1d74:	08 c0       	rjmp	.+16     	; 0x1d86 <_fpadd_parts+0x1d4>
    1d76:	11 82       	std	Z+1, r1	; 0x01
    1d78:	33 82       	std	Z+3, r3	; 0x03
    1d7a:	22 82       	std	Z+2, r2	; 0x02
    1d7c:	24 83       	std	Z+4, r18	; 0x04
    1d7e:	35 83       	std	Z+5, r19	; 0x05
    1d80:	46 83       	std	Z+6, r20	; 0x06
    1d82:	57 83       	std	Z+7, r21	; 0x07
    1d84:	1d c0       	rjmp	.+58     	; 0x1dc0 <_fpadd_parts+0x20e>
    1d86:	81 e0       	ldi	r24, 0x01	; 1
    1d88:	81 83       	std	Z+1, r24	; 0x01
    1d8a:	33 82       	std	Z+3, r3	; 0x03
    1d8c:	22 82       	std	Z+2, r2	; 0x02
    1d8e:	88 27       	eor	r24, r24
    1d90:	99 27       	eor	r25, r25
    1d92:	dc 01       	movw	r26, r24
    1d94:	82 1b       	sub	r24, r18
    1d96:	93 0b       	sbc	r25, r19
    1d98:	a4 0b       	sbc	r26, r20
    1d9a:	b5 0b       	sbc	r27, r21
    1d9c:	84 83       	std	Z+4, r24	; 0x04
    1d9e:	95 83       	std	Z+5, r25	; 0x05
    1da0:	a6 83       	std	Z+6, r26	; 0x06
    1da2:	b7 83       	std	Z+7, r27	; 0x07
    1da4:	0d c0       	rjmp	.+26     	; 0x1dc0 <_fpadd_parts+0x20e>
    1da6:	22 0f       	add	r18, r18
    1da8:	33 1f       	adc	r19, r19
    1daa:	44 1f       	adc	r20, r20
    1dac:	55 1f       	adc	r21, r21
    1dae:	24 83       	std	Z+4, r18	; 0x04
    1db0:	35 83       	std	Z+5, r19	; 0x05
    1db2:	46 83       	std	Z+6, r20	; 0x06
    1db4:	57 83       	std	Z+7, r21	; 0x07
    1db6:	82 81       	ldd	r24, Z+2	; 0x02
    1db8:	93 81       	ldd	r25, Z+3	; 0x03
    1dba:	01 97       	sbiw	r24, 0x01	; 1
    1dbc:	93 83       	std	Z+3, r25	; 0x03
    1dbe:	82 83       	std	Z+2, r24	; 0x02
    1dc0:	24 81       	ldd	r18, Z+4	; 0x04
    1dc2:	35 81       	ldd	r19, Z+5	; 0x05
    1dc4:	46 81       	ldd	r20, Z+6	; 0x06
    1dc6:	57 81       	ldd	r21, Z+7	; 0x07
    1dc8:	da 01       	movw	r26, r20
    1dca:	c9 01       	movw	r24, r18
    1dcc:	01 97       	sbiw	r24, 0x01	; 1
    1dce:	a1 09       	sbc	r26, r1
    1dd0:	b1 09       	sbc	r27, r1
    1dd2:	8f 5f       	subi	r24, 0xFF	; 255
    1dd4:	9f 4f       	sbci	r25, 0xFF	; 255
    1dd6:	af 4f       	sbci	r26, 0xFF	; 255
    1dd8:	bf 43       	sbci	r27, 0x3F	; 63
    1dda:	28 f3       	brcs	.-54     	; 0x1da6 <_fpadd_parts+0x1f4>
    1ddc:	0b c0       	rjmp	.+22     	; 0x1df4 <_fpadd_parts+0x242>
    1dde:	91 83       	std	Z+1, r25	; 0x01
    1de0:	33 82       	std	Z+3, r3	; 0x03
    1de2:	22 82       	std	Z+2, r2	; 0x02
    1de4:	ea 0c       	add	r14, r10
    1de6:	fb 1c       	adc	r15, r11
    1de8:	0c 1d       	adc	r16, r12
    1dea:	1d 1d       	adc	r17, r13
    1dec:	e4 82       	std	Z+4, r14	; 0x04
    1dee:	f5 82       	std	Z+5, r15	; 0x05
    1df0:	06 83       	std	Z+6, r16	; 0x06
    1df2:	17 83       	std	Z+7, r17	; 0x07
    1df4:	83 e0       	ldi	r24, 0x03	; 3
    1df6:	80 83       	st	Z, r24
    1df8:	24 81       	ldd	r18, Z+4	; 0x04
    1dfa:	35 81       	ldd	r19, Z+5	; 0x05
    1dfc:	46 81       	ldd	r20, Z+6	; 0x06
    1dfe:	57 81       	ldd	r21, Z+7	; 0x07
    1e00:	57 ff       	sbrs	r21, 7
    1e02:	1a c0       	rjmp	.+52     	; 0x1e38 <_fpadd_parts+0x286>
    1e04:	c9 01       	movw	r24, r18
    1e06:	aa 27       	eor	r26, r26
    1e08:	97 fd       	sbrc	r25, 7
    1e0a:	a0 95       	com	r26
    1e0c:	ba 2f       	mov	r27, r26
    1e0e:	81 70       	andi	r24, 0x01	; 1
    1e10:	90 70       	andi	r25, 0x00	; 0
    1e12:	a0 70       	andi	r26, 0x00	; 0
    1e14:	b0 70       	andi	r27, 0x00	; 0
    1e16:	56 95       	lsr	r21
    1e18:	47 95       	ror	r20
    1e1a:	37 95       	ror	r19
    1e1c:	27 95       	ror	r18
    1e1e:	82 2b       	or	r24, r18
    1e20:	93 2b       	or	r25, r19
    1e22:	a4 2b       	or	r26, r20
    1e24:	b5 2b       	or	r27, r21
    1e26:	84 83       	std	Z+4, r24	; 0x04
    1e28:	95 83       	std	Z+5, r25	; 0x05
    1e2a:	a6 83       	std	Z+6, r26	; 0x06
    1e2c:	b7 83       	std	Z+7, r27	; 0x07
    1e2e:	82 81       	ldd	r24, Z+2	; 0x02
    1e30:	93 81       	ldd	r25, Z+3	; 0x03
    1e32:	01 96       	adiw	r24, 0x01	; 1
    1e34:	93 83       	std	Z+3, r25	; 0x03
    1e36:	82 83       	std	Z+2, r24	; 0x02
    1e38:	df 01       	movw	r26, r30
    1e3a:	01 c0       	rjmp	.+2      	; 0x1e3e <_fpadd_parts+0x28c>
    1e3c:	d2 01       	movw	r26, r4
    1e3e:	cd 01       	movw	r24, r26
    1e40:	cd b7       	in	r28, 0x3d	; 61
    1e42:	de b7       	in	r29, 0x3e	; 62
    1e44:	e2 e1       	ldi	r30, 0x12	; 18
    1e46:	0c 94 a8 28 	jmp	0x5150	; 0x5150 <__epilogue_restores__>

00001e4a <__subsf3>:
    1e4a:	a0 e2       	ldi	r26, 0x20	; 32
    1e4c:	b0 e0       	ldi	r27, 0x00	; 0
    1e4e:	eb e2       	ldi	r30, 0x2B	; 43
    1e50:	ff e0       	ldi	r31, 0x0F	; 15
    1e52:	0c 94 98 28 	jmp	0x5130	; 0x5130 <__prologue_saves__+0x18>
    1e56:	69 83       	std	Y+1, r22	; 0x01
    1e58:	7a 83       	std	Y+2, r23	; 0x02
    1e5a:	8b 83       	std	Y+3, r24	; 0x03
    1e5c:	9c 83       	std	Y+4, r25	; 0x04
    1e5e:	2d 83       	std	Y+5, r18	; 0x05
    1e60:	3e 83       	std	Y+6, r19	; 0x06
    1e62:	4f 83       	std	Y+7, r20	; 0x07
    1e64:	58 87       	std	Y+8, r21	; 0x08
    1e66:	e9 e0       	ldi	r30, 0x09	; 9
    1e68:	ee 2e       	mov	r14, r30
    1e6a:	f1 2c       	mov	r15, r1
    1e6c:	ec 0e       	add	r14, r28
    1e6e:	fd 1e       	adc	r15, r29
    1e70:	ce 01       	movw	r24, r28
    1e72:	01 96       	adiw	r24, 0x01	; 1
    1e74:	b7 01       	movw	r22, r14
    1e76:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e7a:	8e 01       	movw	r16, r28
    1e7c:	0f 5e       	subi	r16, 0xEF	; 239
    1e7e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e80:	ce 01       	movw	r24, r28
    1e82:	05 96       	adiw	r24, 0x05	; 5
    1e84:	b8 01       	movw	r22, r16
    1e86:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1e8a:	8a 89       	ldd	r24, Y+18	; 0x12
    1e8c:	91 e0       	ldi	r25, 0x01	; 1
    1e8e:	89 27       	eor	r24, r25
    1e90:	8a 8b       	std	Y+18, r24	; 0x12
    1e92:	c7 01       	movw	r24, r14
    1e94:	b8 01       	movw	r22, r16
    1e96:	ae 01       	movw	r20, r28
    1e98:	47 5e       	subi	r20, 0xE7	; 231
    1e9a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e9c:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1ea0:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1ea4:	a0 96       	adiw	r28, 0x20	; 32
    1ea6:	e6 e0       	ldi	r30, 0x06	; 6
    1ea8:	0c 94 b4 28 	jmp	0x5168	; 0x5168 <__epilogue_restores__+0x18>

00001eac <__addsf3>:
    1eac:	a0 e2       	ldi	r26, 0x20	; 32
    1eae:	b0 e0       	ldi	r27, 0x00	; 0
    1eb0:	ec e5       	ldi	r30, 0x5C	; 92
    1eb2:	ff e0       	ldi	r31, 0x0F	; 15
    1eb4:	0c 94 98 28 	jmp	0x5130	; 0x5130 <__prologue_saves__+0x18>
    1eb8:	69 83       	std	Y+1, r22	; 0x01
    1eba:	7a 83       	std	Y+2, r23	; 0x02
    1ebc:	8b 83       	std	Y+3, r24	; 0x03
    1ebe:	9c 83       	std	Y+4, r25	; 0x04
    1ec0:	2d 83       	std	Y+5, r18	; 0x05
    1ec2:	3e 83       	std	Y+6, r19	; 0x06
    1ec4:	4f 83       	std	Y+7, r20	; 0x07
    1ec6:	58 87       	std	Y+8, r21	; 0x08
    1ec8:	f9 e0       	ldi	r31, 0x09	; 9
    1eca:	ef 2e       	mov	r14, r31
    1ecc:	f1 2c       	mov	r15, r1
    1ece:	ec 0e       	add	r14, r28
    1ed0:	fd 1e       	adc	r15, r29
    1ed2:	ce 01       	movw	r24, r28
    1ed4:	01 96       	adiw	r24, 0x01	; 1
    1ed6:	b7 01       	movw	r22, r14
    1ed8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1edc:	8e 01       	movw	r16, r28
    1ede:	0f 5e       	subi	r16, 0xEF	; 239
    1ee0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ee2:	ce 01       	movw	r24, r28
    1ee4:	05 96       	adiw	r24, 0x05	; 5
    1ee6:	b8 01       	movw	r22, r16
    1ee8:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1eec:	c7 01       	movw	r24, r14
    1eee:	b8 01       	movw	r22, r16
    1ef0:	ae 01       	movw	r20, r28
    1ef2:	47 5e       	subi	r20, 0xE7	; 231
    1ef4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ef6:	0e 94 d9 0d 	call	0x1bb2	; 0x1bb2 <_fpadd_parts>
    1efa:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    1efe:	a0 96       	adiw	r28, 0x20	; 32
    1f00:	e6 e0       	ldi	r30, 0x06	; 6
    1f02:	0c 94 b4 28 	jmp	0x5168	; 0x5168 <__epilogue_restores__+0x18>

00001f06 <__mulsf3>:
    1f06:	a0 e2       	ldi	r26, 0x20	; 32
    1f08:	b0 e0       	ldi	r27, 0x00	; 0
    1f0a:	e9 e8       	ldi	r30, 0x89	; 137
    1f0c:	ff e0       	ldi	r31, 0x0F	; 15
    1f0e:	0c 94 8c 28 	jmp	0x5118	; 0x5118 <__prologue_saves__>
    1f12:	69 83       	std	Y+1, r22	; 0x01
    1f14:	7a 83       	std	Y+2, r23	; 0x02
    1f16:	8b 83       	std	Y+3, r24	; 0x03
    1f18:	9c 83       	std	Y+4, r25	; 0x04
    1f1a:	2d 83       	std	Y+5, r18	; 0x05
    1f1c:	3e 83       	std	Y+6, r19	; 0x06
    1f1e:	4f 83       	std	Y+7, r20	; 0x07
    1f20:	58 87       	std	Y+8, r21	; 0x08
    1f22:	ce 01       	movw	r24, r28
    1f24:	01 96       	adiw	r24, 0x01	; 1
    1f26:	be 01       	movw	r22, r28
    1f28:	67 5f       	subi	r22, 0xF7	; 247
    1f2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f2c:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f30:	ce 01       	movw	r24, r28
    1f32:	05 96       	adiw	r24, 0x05	; 5
    1f34:	be 01       	movw	r22, r28
    1f36:	6f 5e       	subi	r22, 0xEF	; 239
    1f38:	7f 4f       	sbci	r23, 0xFF	; 255
    1f3a:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    1f3e:	99 85       	ldd	r25, Y+9	; 0x09
    1f40:	92 30       	cpi	r25, 0x02	; 2
    1f42:	88 f0       	brcs	.+34     	; 0x1f66 <__mulsf3+0x60>
    1f44:	89 89       	ldd	r24, Y+17	; 0x11
    1f46:	82 30       	cpi	r24, 0x02	; 2
    1f48:	c8 f0       	brcs	.+50     	; 0x1f7c <__mulsf3+0x76>
    1f4a:	94 30       	cpi	r25, 0x04	; 4
    1f4c:	19 f4       	brne	.+6      	; 0x1f54 <__mulsf3+0x4e>
    1f4e:	82 30       	cpi	r24, 0x02	; 2
    1f50:	51 f4       	brne	.+20     	; 0x1f66 <__mulsf3+0x60>
    1f52:	04 c0       	rjmp	.+8      	; 0x1f5c <__mulsf3+0x56>
    1f54:	84 30       	cpi	r24, 0x04	; 4
    1f56:	29 f4       	brne	.+10     	; 0x1f62 <__mulsf3+0x5c>
    1f58:	92 30       	cpi	r25, 0x02	; 2
    1f5a:	81 f4       	brne	.+32     	; 0x1f7c <__mulsf3+0x76>
    1f5c:	8c e7       	ldi	r24, 0x7C	; 124
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	c6 c0       	rjmp	.+396    	; 0x20ee <__mulsf3+0x1e8>
    1f62:	92 30       	cpi	r25, 0x02	; 2
    1f64:	49 f4       	brne	.+18     	; 0x1f78 <__mulsf3+0x72>
    1f66:	20 e0       	ldi	r18, 0x00	; 0
    1f68:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f6a:	8a 89       	ldd	r24, Y+18	; 0x12
    1f6c:	98 13       	cpse	r25, r24
    1f6e:	21 e0       	ldi	r18, 0x01	; 1
    1f70:	2a 87       	std	Y+10, r18	; 0x0a
    1f72:	ce 01       	movw	r24, r28
    1f74:	09 96       	adiw	r24, 0x09	; 9
    1f76:	bb c0       	rjmp	.+374    	; 0x20ee <__mulsf3+0x1e8>
    1f78:	82 30       	cpi	r24, 0x02	; 2
    1f7a:	49 f4       	brne	.+18     	; 0x1f8e <__mulsf3+0x88>
    1f7c:	20 e0       	ldi	r18, 0x00	; 0
    1f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f80:	8a 89       	ldd	r24, Y+18	; 0x12
    1f82:	98 13       	cpse	r25, r24
    1f84:	21 e0       	ldi	r18, 0x01	; 1
    1f86:	2a 8b       	std	Y+18, r18	; 0x12
    1f88:	ce 01       	movw	r24, r28
    1f8a:	41 96       	adiw	r24, 0x11	; 17
    1f8c:	b0 c0       	rjmp	.+352    	; 0x20ee <__mulsf3+0x1e8>
    1f8e:	2d 84       	ldd	r2, Y+13	; 0x0d
    1f90:	3e 84       	ldd	r3, Y+14	; 0x0e
    1f92:	4f 84       	ldd	r4, Y+15	; 0x0f
    1f94:	58 88       	ldd	r5, Y+16	; 0x10
    1f96:	6d 88       	ldd	r6, Y+21	; 0x15
    1f98:	7e 88       	ldd	r7, Y+22	; 0x16
    1f9a:	8f 88       	ldd	r8, Y+23	; 0x17
    1f9c:	98 8c       	ldd	r9, Y+24	; 0x18
    1f9e:	ee 24       	eor	r14, r14
    1fa0:	ff 24       	eor	r15, r15
    1fa2:	87 01       	movw	r16, r14
    1fa4:	aa 24       	eor	r10, r10
    1fa6:	bb 24       	eor	r11, r11
    1fa8:	65 01       	movw	r12, r10
    1faa:	40 e0       	ldi	r20, 0x00	; 0
    1fac:	50 e0       	ldi	r21, 0x00	; 0
    1fae:	60 e0       	ldi	r22, 0x00	; 0
    1fb0:	70 e0       	ldi	r23, 0x00	; 0
    1fb2:	e0 e0       	ldi	r30, 0x00	; 0
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	c1 01       	movw	r24, r2
    1fb8:	81 70       	andi	r24, 0x01	; 1
    1fba:	90 70       	andi	r25, 0x00	; 0
    1fbc:	89 2b       	or	r24, r25
    1fbe:	e9 f0       	breq	.+58     	; 0x1ffa <__mulsf3+0xf4>
    1fc0:	e6 0c       	add	r14, r6
    1fc2:	f7 1c       	adc	r15, r7
    1fc4:	08 1d       	adc	r16, r8
    1fc6:	19 1d       	adc	r17, r9
    1fc8:	9a 01       	movw	r18, r20
    1fca:	ab 01       	movw	r20, r22
    1fcc:	2a 0d       	add	r18, r10
    1fce:	3b 1d       	adc	r19, r11
    1fd0:	4c 1d       	adc	r20, r12
    1fd2:	5d 1d       	adc	r21, r13
    1fd4:	80 e0       	ldi	r24, 0x00	; 0
    1fd6:	90 e0       	ldi	r25, 0x00	; 0
    1fd8:	a0 e0       	ldi	r26, 0x00	; 0
    1fda:	b0 e0       	ldi	r27, 0x00	; 0
    1fdc:	e6 14       	cp	r14, r6
    1fde:	f7 04       	cpc	r15, r7
    1fe0:	08 05       	cpc	r16, r8
    1fe2:	19 05       	cpc	r17, r9
    1fe4:	20 f4       	brcc	.+8      	; 0x1fee <__mulsf3+0xe8>
    1fe6:	81 e0       	ldi	r24, 0x01	; 1
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	a0 e0       	ldi	r26, 0x00	; 0
    1fec:	b0 e0       	ldi	r27, 0x00	; 0
    1fee:	ba 01       	movw	r22, r20
    1ff0:	a9 01       	movw	r20, r18
    1ff2:	48 0f       	add	r20, r24
    1ff4:	59 1f       	adc	r21, r25
    1ff6:	6a 1f       	adc	r22, r26
    1ff8:	7b 1f       	adc	r23, r27
    1ffa:	aa 0c       	add	r10, r10
    1ffc:	bb 1c       	adc	r11, r11
    1ffe:	cc 1c       	adc	r12, r12
    2000:	dd 1c       	adc	r13, r13
    2002:	97 fe       	sbrs	r9, 7
    2004:	08 c0       	rjmp	.+16     	; 0x2016 <__mulsf3+0x110>
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	90 e0       	ldi	r25, 0x00	; 0
    200a:	a0 e0       	ldi	r26, 0x00	; 0
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	a8 2a       	or	r10, r24
    2010:	b9 2a       	or	r11, r25
    2012:	ca 2a       	or	r12, r26
    2014:	db 2a       	or	r13, r27
    2016:	31 96       	adiw	r30, 0x01	; 1
    2018:	e0 32       	cpi	r30, 0x20	; 32
    201a:	f1 05       	cpc	r31, r1
    201c:	49 f0       	breq	.+18     	; 0x2030 <__mulsf3+0x12a>
    201e:	66 0c       	add	r6, r6
    2020:	77 1c       	adc	r7, r7
    2022:	88 1c       	adc	r8, r8
    2024:	99 1c       	adc	r9, r9
    2026:	56 94       	lsr	r5
    2028:	47 94       	ror	r4
    202a:	37 94       	ror	r3
    202c:	27 94       	ror	r2
    202e:	c3 cf       	rjmp	.-122    	; 0x1fb6 <__mulsf3+0xb0>
    2030:	fa 85       	ldd	r31, Y+10	; 0x0a
    2032:	ea 89       	ldd	r30, Y+18	; 0x12
    2034:	2b 89       	ldd	r18, Y+19	; 0x13
    2036:	3c 89       	ldd	r19, Y+20	; 0x14
    2038:	8b 85       	ldd	r24, Y+11	; 0x0b
    203a:	9c 85       	ldd	r25, Y+12	; 0x0c
    203c:	28 0f       	add	r18, r24
    203e:	39 1f       	adc	r19, r25
    2040:	2e 5f       	subi	r18, 0xFE	; 254
    2042:	3f 4f       	sbci	r19, 0xFF	; 255
    2044:	17 c0       	rjmp	.+46     	; 0x2074 <__mulsf3+0x16e>
    2046:	ca 01       	movw	r24, r20
    2048:	81 70       	andi	r24, 0x01	; 1
    204a:	90 70       	andi	r25, 0x00	; 0
    204c:	89 2b       	or	r24, r25
    204e:	61 f0       	breq	.+24     	; 0x2068 <__mulsf3+0x162>
    2050:	16 95       	lsr	r17
    2052:	07 95       	ror	r16
    2054:	f7 94       	ror	r15
    2056:	e7 94       	ror	r14
    2058:	80 e0       	ldi	r24, 0x00	; 0
    205a:	90 e0       	ldi	r25, 0x00	; 0
    205c:	a0 e0       	ldi	r26, 0x00	; 0
    205e:	b0 e8       	ldi	r27, 0x80	; 128
    2060:	e8 2a       	or	r14, r24
    2062:	f9 2a       	or	r15, r25
    2064:	0a 2b       	or	r16, r26
    2066:	1b 2b       	or	r17, r27
    2068:	76 95       	lsr	r23
    206a:	67 95       	ror	r22
    206c:	57 95       	ror	r21
    206e:	47 95       	ror	r20
    2070:	2f 5f       	subi	r18, 0xFF	; 255
    2072:	3f 4f       	sbci	r19, 0xFF	; 255
    2074:	77 fd       	sbrc	r23, 7
    2076:	e7 cf       	rjmp	.-50     	; 0x2046 <__mulsf3+0x140>
    2078:	0c c0       	rjmp	.+24     	; 0x2092 <__mulsf3+0x18c>
    207a:	44 0f       	add	r20, r20
    207c:	55 1f       	adc	r21, r21
    207e:	66 1f       	adc	r22, r22
    2080:	77 1f       	adc	r23, r23
    2082:	17 fd       	sbrc	r17, 7
    2084:	41 60       	ori	r20, 0x01	; 1
    2086:	ee 0c       	add	r14, r14
    2088:	ff 1c       	adc	r15, r15
    208a:	00 1f       	adc	r16, r16
    208c:	11 1f       	adc	r17, r17
    208e:	21 50       	subi	r18, 0x01	; 1
    2090:	30 40       	sbci	r19, 0x00	; 0
    2092:	40 30       	cpi	r20, 0x00	; 0
    2094:	90 e0       	ldi	r25, 0x00	; 0
    2096:	59 07       	cpc	r21, r25
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	69 07       	cpc	r22, r25
    209c:	90 e4       	ldi	r25, 0x40	; 64
    209e:	79 07       	cpc	r23, r25
    20a0:	60 f3       	brcs	.-40     	; 0x207a <__mulsf3+0x174>
    20a2:	2b 8f       	std	Y+27, r18	; 0x1b
    20a4:	3c 8f       	std	Y+28, r19	; 0x1c
    20a6:	db 01       	movw	r26, r22
    20a8:	ca 01       	movw	r24, r20
    20aa:	8f 77       	andi	r24, 0x7F	; 127
    20ac:	90 70       	andi	r25, 0x00	; 0
    20ae:	a0 70       	andi	r26, 0x00	; 0
    20b0:	b0 70       	andi	r27, 0x00	; 0
    20b2:	80 34       	cpi	r24, 0x40	; 64
    20b4:	91 05       	cpc	r25, r1
    20b6:	a1 05       	cpc	r26, r1
    20b8:	b1 05       	cpc	r27, r1
    20ba:	61 f4       	brne	.+24     	; 0x20d4 <__mulsf3+0x1ce>
    20bc:	47 fd       	sbrc	r20, 7
    20be:	0a c0       	rjmp	.+20     	; 0x20d4 <__mulsf3+0x1ce>
    20c0:	e1 14       	cp	r14, r1
    20c2:	f1 04       	cpc	r15, r1
    20c4:	01 05       	cpc	r16, r1
    20c6:	11 05       	cpc	r17, r1
    20c8:	29 f0       	breq	.+10     	; 0x20d4 <__mulsf3+0x1ce>
    20ca:	40 5c       	subi	r20, 0xC0	; 192
    20cc:	5f 4f       	sbci	r21, 0xFF	; 255
    20ce:	6f 4f       	sbci	r22, 0xFF	; 255
    20d0:	7f 4f       	sbci	r23, 0xFF	; 255
    20d2:	40 78       	andi	r20, 0x80	; 128
    20d4:	1a 8e       	std	Y+26, r1	; 0x1a
    20d6:	fe 17       	cp	r31, r30
    20d8:	11 f0       	breq	.+4      	; 0x20de <__mulsf3+0x1d8>
    20da:	81 e0       	ldi	r24, 0x01	; 1
    20dc:	8a 8f       	std	Y+26, r24	; 0x1a
    20de:	4d 8f       	std	Y+29, r20	; 0x1d
    20e0:	5e 8f       	std	Y+30, r21	; 0x1e
    20e2:	6f 8f       	std	Y+31, r22	; 0x1f
    20e4:	78 a3       	std	Y+32, r23	; 0x20
    20e6:	83 e0       	ldi	r24, 0x03	; 3
    20e8:	89 8f       	std	Y+25, r24	; 0x19
    20ea:	ce 01       	movw	r24, r28
    20ec:	49 96       	adiw	r24, 0x19	; 25
    20ee:	0e 94 61 11 	call	0x22c2	; 0x22c2 <__pack_f>
    20f2:	a0 96       	adiw	r28, 0x20	; 32
    20f4:	e2 e1       	ldi	r30, 0x12	; 18
    20f6:	0c 94 a8 28 	jmp	0x5150	; 0x5150 <__epilogue_restores__>

000020fa <__gtsf2>:
    20fa:	a8 e1       	ldi	r26, 0x18	; 24
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e3 e8       	ldi	r30, 0x83	; 131
    2100:	f0 e1       	ldi	r31, 0x10	; 16
    2102:	0c 94 98 28 	jmp	0x5130	; 0x5130 <__prologue_saves__+0x18>
    2106:	69 83       	std	Y+1, r22	; 0x01
    2108:	7a 83       	std	Y+2, r23	; 0x02
    210a:	8b 83       	std	Y+3, r24	; 0x03
    210c:	9c 83       	std	Y+4, r25	; 0x04
    210e:	2d 83       	std	Y+5, r18	; 0x05
    2110:	3e 83       	std	Y+6, r19	; 0x06
    2112:	4f 83       	std	Y+7, r20	; 0x07
    2114:	58 87       	std	Y+8, r21	; 0x08
    2116:	89 e0       	ldi	r24, 0x09	; 9
    2118:	e8 2e       	mov	r14, r24
    211a:	f1 2c       	mov	r15, r1
    211c:	ec 0e       	add	r14, r28
    211e:	fd 1e       	adc	r15, r29
    2120:	ce 01       	movw	r24, r28
    2122:	01 96       	adiw	r24, 0x01	; 1
    2124:	b7 01       	movw	r22, r14
    2126:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    212a:	8e 01       	movw	r16, r28
    212c:	0f 5e       	subi	r16, 0xEF	; 239
    212e:	1f 4f       	sbci	r17, 0xFF	; 255
    2130:	ce 01       	movw	r24, r28
    2132:	05 96       	adiw	r24, 0x05	; 5
    2134:	b8 01       	movw	r22, r16
    2136:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    213a:	89 85       	ldd	r24, Y+9	; 0x09
    213c:	82 30       	cpi	r24, 0x02	; 2
    213e:	40 f0       	brcs	.+16     	; 0x2150 <__gtsf2+0x56>
    2140:	89 89       	ldd	r24, Y+17	; 0x11
    2142:	82 30       	cpi	r24, 0x02	; 2
    2144:	28 f0       	brcs	.+10     	; 0x2150 <__gtsf2+0x56>
    2146:	c7 01       	movw	r24, r14
    2148:	b8 01       	movw	r22, r16
    214a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    214e:	01 c0       	rjmp	.+2      	; 0x2152 <__gtsf2+0x58>
    2150:	8f ef       	ldi	r24, 0xFF	; 255
    2152:	68 96       	adiw	r28, 0x18	; 24
    2154:	e6 e0       	ldi	r30, 0x06	; 6
    2156:	0c 94 b4 28 	jmp	0x5168	; 0x5168 <__epilogue_restores__+0x18>

0000215a <__gesf2>:
    215a:	a8 e1       	ldi	r26, 0x18	; 24
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e3 eb       	ldi	r30, 0xB3	; 179
    2160:	f0 e1       	ldi	r31, 0x10	; 16
    2162:	0c 94 98 28 	jmp	0x5130	; 0x5130 <__prologue_saves__+0x18>
    2166:	69 83       	std	Y+1, r22	; 0x01
    2168:	7a 83       	std	Y+2, r23	; 0x02
    216a:	8b 83       	std	Y+3, r24	; 0x03
    216c:	9c 83       	std	Y+4, r25	; 0x04
    216e:	2d 83       	std	Y+5, r18	; 0x05
    2170:	3e 83       	std	Y+6, r19	; 0x06
    2172:	4f 83       	std	Y+7, r20	; 0x07
    2174:	58 87       	std	Y+8, r21	; 0x08
    2176:	89 e0       	ldi	r24, 0x09	; 9
    2178:	e8 2e       	mov	r14, r24
    217a:	f1 2c       	mov	r15, r1
    217c:	ec 0e       	add	r14, r28
    217e:	fd 1e       	adc	r15, r29
    2180:	ce 01       	movw	r24, r28
    2182:	01 96       	adiw	r24, 0x01	; 1
    2184:	b7 01       	movw	r22, r14
    2186:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    218a:	8e 01       	movw	r16, r28
    218c:	0f 5e       	subi	r16, 0xEF	; 239
    218e:	1f 4f       	sbci	r17, 0xFF	; 255
    2190:	ce 01       	movw	r24, r28
    2192:	05 96       	adiw	r24, 0x05	; 5
    2194:	b8 01       	movw	r22, r16
    2196:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    219a:	89 85       	ldd	r24, Y+9	; 0x09
    219c:	82 30       	cpi	r24, 0x02	; 2
    219e:	40 f0       	brcs	.+16     	; 0x21b0 <__gesf2+0x56>
    21a0:	89 89       	ldd	r24, Y+17	; 0x11
    21a2:	82 30       	cpi	r24, 0x02	; 2
    21a4:	28 f0       	brcs	.+10     	; 0x21b0 <__gesf2+0x56>
    21a6:	c7 01       	movw	r24, r14
    21a8:	b8 01       	movw	r22, r16
    21aa:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    21ae:	01 c0       	rjmp	.+2      	; 0x21b2 <__gesf2+0x58>
    21b0:	8f ef       	ldi	r24, 0xFF	; 255
    21b2:	68 96       	adiw	r28, 0x18	; 24
    21b4:	e6 e0       	ldi	r30, 0x06	; 6
    21b6:	0c 94 b4 28 	jmp	0x5168	; 0x5168 <__epilogue_restores__+0x18>

000021ba <__ltsf2>:
    21ba:	a8 e1       	ldi	r26, 0x18	; 24
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	e3 ee       	ldi	r30, 0xE3	; 227
    21c0:	f0 e1       	ldi	r31, 0x10	; 16
    21c2:	0c 94 98 28 	jmp	0x5130	; 0x5130 <__prologue_saves__+0x18>
    21c6:	69 83       	std	Y+1, r22	; 0x01
    21c8:	7a 83       	std	Y+2, r23	; 0x02
    21ca:	8b 83       	std	Y+3, r24	; 0x03
    21cc:	9c 83       	std	Y+4, r25	; 0x04
    21ce:	2d 83       	std	Y+5, r18	; 0x05
    21d0:	3e 83       	std	Y+6, r19	; 0x06
    21d2:	4f 83       	std	Y+7, r20	; 0x07
    21d4:	58 87       	std	Y+8, r21	; 0x08
    21d6:	89 e0       	ldi	r24, 0x09	; 9
    21d8:	e8 2e       	mov	r14, r24
    21da:	f1 2c       	mov	r15, r1
    21dc:	ec 0e       	add	r14, r28
    21de:	fd 1e       	adc	r15, r29
    21e0:	ce 01       	movw	r24, r28
    21e2:	01 96       	adiw	r24, 0x01	; 1
    21e4:	b7 01       	movw	r22, r14
    21e6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21ea:	8e 01       	movw	r16, r28
    21ec:	0f 5e       	subi	r16, 0xEF	; 239
    21ee:	1f 4f       	sbci	r17, 0xFF	; 255
    21f0:	ce 01       	movw	r24, r28
    21f2:	05 96       	adiw	r24, 0x05	; 5
    21f4:	b8 01       	movw	r22, r16
    21f6:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    21fa:	89 85       	ldd	r24, Y+9	; 0x09
    21fc:	82 30       	cpi	r24, 0x02	; 2
    21fe:	40 f0       	brcs	.+16     	; 0x2210 <__ltsf2+0x56>
    2200:	89 89       	ldd	r24, Y+17	; 0x11
    2202:	82 30       	cpi	r24, 0x02	; 2
    2204:	28 f0       	brcs	.+10     	; 0x2210 <__ltsf2+0x56>
    2206:	c7 01       	movw	r24, r14
    2208:	b8 01       	movw	r22, r16
    220a:	0e 94 ae 12 	call	0x255c	; 0x255c <__fpcmp_parts_f>
    220e:	01 c0       	rjmp	.+2      	; 0x2212 <__ltsf2+0x58>
    2210:	81 e0       	ldi	r24, 0x01	; 1
    2212:	68 96       	adiw	r28, 0x18	; 24
    2214:	e6 e0       	ldi	r30, 0x06	; 6
    2216:	0c 94 b4 28 	jmp	0x5168	; 0x5168 <__epilogue_restores__+0x18>

0000221a <__fixsfsi>:
    221a:	ac e0       	ldi	r26, 0x0C	; 12
    221c:	b0 e0       	ldi	r27, 0x00	; 0
    221e:	e3 e1       	ldi	r30, 0x13	; 19
    2220:	f1 e1       	ldi	r31, 0x11	; 17
    2222:	0c 94 9c 28 	jmp	0x5138	; 0x5138 <__prologue_saves__+0x20>
    2226:	69 83       	std	Y+1, r22	; 0x01
    2228:	7a 83       	std	Y+2, r23	; 0x02
    222a:	8b 83       	std	Y+3, r24	; 0x03
    222c:	9c 83       	std	Y+4, r25	; 0x04
    222e:	ce 01       	movw	r24, r28
    2230:	01 96       	adiw	r24, 0x01	; 1
    2232:	be 01       	movw	r22, r28
    2234:	6b 5f       	subi	r22, 0xFB	; 251
    2236:	7f 4f       	sbci	r23, 0xFF	; 255
    2238:	0e 94 36 12 	call	0x246c	; 0x246c <__unpack_f>
    223c:	8d 81       	ldd	r24, Y+5	; 0x05
    223e:	82 30       	cpi	r24, 0x02	; 2
    2240:	61 f1       	breq	.+88     	; 0x229a <__fixsfsi+0x80>
    2242:	82 30       	cpi	r24, 0x02	; 2
    2244:	50 f1       	brcs	.+84     	; 0x229a <__fixsfsi+0x80>
    2246:	84 30       	cpi	r24, 0x04	; 4
    2248:	21 f4       	brne	.+8      	; 0x2252 <__fixsfsi+0x38>
    224a:	8e 81       	ldd	r24, Y+6	; 0x06
    224c:	88 23       	and	r24, r24
    224e:	51 f1       	breq	.+84     	; 0x22a4 <__fixsfsi+0x8a>
    2250:	2e c0       	rjmp	.+92     	; 0x22ae <__fixsfsi+0x94>
    2252:	2f 81       	ldd	r18, Y+7	; 0x07
    2254:	38 85       	ldd	r19, Y+8	; 0x08
    2256:	37 fd       	sbrc	r19, 7
    2258:	20 c0       	rjmp	.+64     	; 0x229a <__fixsfsi+0x80>
    225a:	6e 81       	ldd	r22, Y+6	; 0x06
    225c:	2f 31       	cpi	r18, 0x1F	; 31
    225e:	31 05       	cpc	r19, r1
    2260:	1c f0       	brlt	.+6      	; 0x2268 <__fixsfsi+0x4e>
    2262:	66 23       	and	r22, r22
    2264:	f9 f0       	breq	.+62     	; 0x22a4 <__fixsfsi+0x8a>
    2266:	23 c0       	rjmp	.+70     	; 0x22ae <__fixsfsi+0x94>
    2268:	8e e1       	ldi	r24, 0x1E	; 30
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	82 1b       	sub	r24, r18
    226e:	93 0b       	sbc	r25, r19
    2270:	29 85       	ldd	r18, Y+9	; 0x09
    2272:	3a 85       	ldd	r19, Y+10	; 0x0a
    2274:	4b 85       	ldd	r20, Y+11	; 0x0b
    2276:	5c 85       	ldd	r21, Y+12	; 0x0c
    2278:	04 c0       	rjmp	.+8      	; 0x2282 <__fixsfsi+0x68>
    227a:	56 95       	lsr	r21
    227c:	47 95       	ror	r20
    227e:	37 95       	ror	r19
    2280:	27 95       	ror	r18
    2282:	8a 95       	dec	r24
    2284:	d2 f7       	brpl	.-12     	; 0x227a <__fixsfsi+0x60>
    2286:	66 23       	and	r22, r22
    2288:	b1 f0       	breq	.+44     	; 0x22b6 <__fixsfsi+0x9c>
    228a:	50 95       	com	r21
    228c:	40 95       	com	r20
    228e:	30 95       	com	r19
    2290:	21 95       	neg	r18
    2292:	3f 4f       	sbci	r19, 0xFF	; 255
    2294:	4f 4f       	sbci	r20, 0xFF	; 255
    2296:	5f 4f       	sbci	r21, 0xFF	; 255
    2298:	0e c0       	rjmp	.+28     	; 0x22b6 <__fixsfsi+0x9c>
    229a:	20 e0       	ldi	r18, 0x00	; 0
    229c:	30 e0       	ldi	r19, 0x00	; 0
    229e:	40 e0       	ldi	r20, 0x00	; 0
    22a0:	50 e0       	ldi	r21, 0x00	; 0
    22a2:	09 c0       	rjmp	.+18     	; 0x22b6 <__fixsfsi+0x9c>
    22a4:	2f ef       	ldi	r18, 0xFF	; 255
    22a6:	3f ef       	ldi	r19, 0xFF	; 255
    22a8:	4f ef       	ldi	r20, 0xFF	; 255
    22aa:	5f e7       	ldi	r21, 0x7F	; 127
    22ac:	04 c0       	rjmp	.+8      	; 0x22b6 <__fixsfsi+0x9c>
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	30 e0       	ldi	r19, 0x00	; 0
    22b2:	40 e0       	ldi	r20, 0x00	; 0
    22b4:	50 e8       	ldi	r21, 0x80	; 128
    22b6:	b9 01       	movw	r22, r18
    22b8:	ca 01       	movw	r24, r20
    22ba:	2c 96       	adiw	r28, 0x0c	; 12
    22bc:	e2 e0       	ldi	r30, 0x02	; 2
    22be:	0c 94 b8 28 	jmp	0x5170	; 0x5170 <__epilogue_restores__+0x20>

000022c2 <__pack_f>:
    22c2:	df 92       	push	r13
    22c4:	ef 92       	push	r14
    22c6:	ff 92       	push	r15
    22c8:	0f 93       	push	r16
    22ca:	1f 93       	push	r17
    22cc:	fc 01       	movw	r30, r24
    22ce:	e4 80       	ldd	r14, Z+4	; 0x04
    22d0:	f5 80       	ldd	r15, Z+5	; 0x05
    22d2:	06 81       	ldd	r16, Z+6	; 0x06
    22d4:	17 81       	ldd	r17, Z+7	; 0x07
    22d6:	d1 80       	ldd	r13, Z+1	; 0x01
    22d8:	80 81       	ld	r24, Z
    22da:	82 30       	cpi	r24, 0x02	; 2
    22dc:	48 f4       	brcc	.+18     	; 0x22f0 <__pack_f+0x2e>
    22de:	80 e0       	ldi	r24, 0x00	; 0
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	a0 e1       	ldi	r26, 0x10	; 16
    22e4:	b0 e0       	ldi	r27, 0x00	; 0
    22e6:	e8 2a       	or	r14, r24
    22e8:	f9 2a       	or	r15, r25
    22ea:	0a 2b       	or	r16, r26
    22ec:	1b 2b       	or	r17, r27
    22ee:	a5 c0       	rjmp	.+330    	; 0x243a <__pack_f+0x178>
    22f0:	84 30       	cpi	r24, 0x04	; 4
    22f2:	09 f4       	brne	.+2      	; 0x22f6 <__pack_f+0x34>
    22f4:	9f c0       	rjmp	.+318    	; 0x2434 <__pack_f+0x172>
    22f6:	82 30       	cpi	r24, 0x02	; 2
    22f8:	21 f4       	brne	.+8      	; 0x2302 <__pack_f+0x40>
    22fa:	ee 24       	eor	r14, r14
    22fc:	ff 24       	eor	r15, r15
    22fe:	87 01       	movw	r16, r14
    2300:	05 c0       	rjmp	.+10     	; 0x230c <__pack_f+0x4a>
    2302:	e1 14       	cp	r14, r1
    2304:	f1 04       	cpc	r15, r1
    2306:	01 05       	cpc	r16, r1
    2308:	11 05       	cpc	r17, r1
    230a:	19 f4       	brne	.+6      	; 0x2312 <__pack_f+0x50>
    230c:	e0 e0       	ldi	r30, 0x00	; 0
    230e:	f0 e0       	ldi	r31, 0x00	; 0
    2310:	96 c0       	rjmp	.+300    	; 0x243e <__pack_f+0x17c>
    2312:	62 81       	ldd	r22, Z+2	; 0x02
    2314:	73 81       	ldd	r23, Z+3	; 0x03
    2316:	9f ef       	ldi	r25, 0xFF	; 255
    2318:	62 38       	cpi	r22, 0x82	; 130
    231a:	79 07       	cpc	r23, r25
    231c:	0c f0       	brlt	.+2      	; 0x2320 <__pack_f+0x5e>
    231e:	5b c0       	rjmp	.+182    	; 0x23d6 <__pack_f+0x114>
    2320:	22 e8       	ldi	r18, 0x82	; 130
    2322:	3f ef       	ldi	r19, 0xFF	; 255
    2324:	26 1b       	sub	r18, r22
    2326:	37 0b       	sbc	r19, r23
    2328:	2a 31       	cpi	r18, 0x1A	; 26
    232a:	31 05       	cpc	r19, r1
    232c:	2c f0       	brlt	.+10     	; 0x2338 <__pack_f+0x76>
    232e:	20 e0       	ldi	r18, 0x00	; 0
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	40 e0       	ldi	r20, 0x00	; 0
    2334:	50 e0       	ldi	r21, 0x00	; 0
    2336:	2a c0       	rjmp	.+84     	; 0x238c <__pack_f+0xca>
    2338:	b8 01       	movw	r22, r16
    233a:	a7 01       	movw	r20, r14
    233c:	02 2e       	mov	r0, r18
    233e:	04 c0       	rjmp	.+8      	; 0x2348 <__pack_f+0x86>
    2340:	76 95       	lsr	r23
    2342:	67 95       	ror	r22
    2344:	57 95       	ror	r21
    2346:	47 95       	ror	r20
    2348:	0a 94       	dec	r0
    234a:	d2 f7       	brpl	.-12     	; 0x2340 <__pack_f+0x7e>
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	a0 e0       	ldi	r26, 0x00	; 0
    2352:	b0 e0       	ldi	r27, 0x00	; 0
    2354:	04 c0       	rjmp	.+8      	; 0x235e <__pack_f+0x9c>
    2356:	88 0f       	add	r24, r24
    2358:	99 1f       	adc	r25, r25
    235a:	aa 1f       	adc	r26, r26
    235c:	bb 1f       	adc	r27, r27
    235e:	2a 95       	dec	r18
    2360:	d2 f7       	brpl	.-12     	; 0x2356 <__pack_f+0x94>
    2362:	01 97       	sbiw	r24, 0x01	; 1
    2364:	a1 09       	sbc	r26, r1
    2366:	b1 09       	sbc	r27, r1
    2368:	8e 21       	and	r24, r14
    236a:	9f 21       	and	r25, r15
    236c:	a0 23       	and	r26, r16
    236e:	b1 23       	and	r27, r17
    2370:	00 97       	sbiw	r24, 0x00	; 0
    2372:	a1 05       	cpc	r26, r1
    2374:	b1 05       	cpc	r27, r1
    2376:	21 f0       	breq	.+8      	; 0x2380 <__pack_f+0xbe>
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	a0 e0       	ldi	r26, 0x00	; 0
    237e:	b0 e0       	ldi	r27, 0x00	; 0
    2380:	9a 01       	movw	r18, r20
    2382:	ab 01       	movw	r20, r22
    2384:	28 2b       	or	r18, r24
    2386:	39 2b       	or	r19, r25
    2388:	4a 2b       	or	r20, r26
    238a:	5b 2b       	or	r21, r27
    238c:	da 01       	movw	r26, r20
    238e:	c9 01       	movw	r24, r18
    2390:	8f 77       	andi	r24, 0x7F	; 127
    2392:	90 70       	andi	r25, 0x00	; 0
    2394:	a0 70       	andi	r26, 0x00	; 0
    2396:	b0 70       	andi	r27, 0x00	; 0
    2398:	80 34       	cpi	r24, 0x40	; 64
    239a:	91 05       	cpc	r25, r1
    239c:	a1 05       	cpc	r26, r1
    239e:	b1 05       	cpc	r27, r1
    23a0:	39 f4       	brne	.+14     	; 0x23b0 <__pack_f+0xee>
    23a2:	27 ff       	sbrs	r18, 7
    23a4:	09 c0       	rjmp	.+18     	; 0x23b8 <__pack_f+0xf6>
    23a6:	20 5c       	subi	r18, 0xC0	; 192
    23a8:	3f 4f       	sbci	r19, 0xFF	; 255
    23aa:	4f 4f       	sbci	r20, 0xFF	; 255
    23ac:	5f 4f       	sbci	r21, 0xFF	; 255
    23ae:	04 c0       	rjmp	.+8      	; 0x23b8 <__pack_f+0xf6>
    23b0:	21 5c       	subi	r18, 0xC1	; 193
    23b2:	3f 4f       	sbci	r19, 0xFF	; 255
    23b4:	4f 4f       	sbci	r20, 0xFF	; 255
    23b6:	5f 4f       	sbci	r21, 0xFF	; 255
    23b8:	e0 e0       	ldi	r30, 0x00	; 0
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	20 30       	cpi	r18, 0x00	; 0
    23be:	a0 e0       	ldi	r26, 0x00	; 0
    23c0:	3a 07       	cpc	r19, r26
    23c2:	a0 e0       	ldi	r26, 0x00	; 0
    23c4:	4a 07       	cpc	r20, r26
    23c6:	a0 e4       	ldi	r26, 0x40	; 64
    23c8:	5a 07       	cpc	r21, r26
    23ca:	10 f0       	brcs	.+4      	; 0x23d0 <__pack_f+0x10e>
    23cc:	e1 e0       	ldi	r30, 0x01	; 1
    23ce:	f0 e0       	ldi	r31, 0x00	; 0
    23d0:	79 01       	movw	r14, r18
    23d2:	8a 01       	movw	r16, r20
    23d4:	27 c0       	rjmp	.+78     	; 0x2424 <__pack_f+0x162>
    23d6:	60 38       	cpi	r22, 0x80	; 128
    23d8:	71 05       	cpc	r23, r1
    23da:	64 f5       	brge	.+88     	; 0x2434 <__pack_f+0x172>
    23dc:	fb 01       	movw	r30, r22
    23de:	e1 58       	subi	r30, 0x81	; 129
    23e0:	ff 4f       	sbci	r31, 0xFF	; 255
    23e2:	d8 01       	movw	r26, r16
    23e4:	c7 01       	movw	r24, r14
    23e6:	8f 77       	andi	r24, 0x7F	; 127
    23e8:	90 70       	andi	r25, 0x00	; 0
    23ea:	a0 70       	andi	r26, 0x00	; 0
    23ec:	b0 70       	andi	r27, 0x00	; 0
    23ee:	80 34       	cpi	r24, 0x40	; 64
    23f0:	91 05       	cpc	r25, r1
    23f2:	a1 05       	cpc	r26, r1
    23f4:	b1 05       	cpc	r27, r1
    23f6:	39 f4       	brne	.+14     	; 0x2406 <__pack_f+0x144>
    23f8:	e7 fe       	sbrs	r14, 7
    23fa:	0d c0       	rjmp	.+26     	; 0x2416 <__pack_f+0x154>
    23fc:	80 e4       	ldi	r24, 0x40	; 64
    23fe:	90 e0       	ldi	r25, 0x00	; 0
    2400:	a0 e0       	ldi	r26, 0x00	; 0
    2402:	b0 e0       	ldi	r27, 0x00	; 0
    2404:	04 c0       	rjmp	.+8      	; 0x240e <__pack_f+0x14c>
    2406:	8f e3       	ldi	r24, 0x3F	; 63
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	a0 e0       	ldi	r26, 0x00	; 0
    240c:	b0 e0       	ldi	r27, 0x00	; 0
    240e:	e8 0e       	add	r14, r24
    2410:	f9 1e       	adc	r15, r25
    2412:	0a 1f       	adc	r16, r26
    2414:	1b 1f       	adc	r17, r27
    2416:	17 ff       	sbrs	r17, 7
    2418:	05 c0       	rjmp	.+10     	; 0x2424 <__pack_f+0x162>
    241a:	16 95       	lsr	r17
    241c:	07 95       	ror	r16
    241e:	f7 94       	ror	r15
    2420:	e7 94       	ror	r14
    2422:	31 96       	adiw	r30, 0x01	; 1
    2424:	87 e0       	ldi	r24, 0x07	; 7
    2426:	16 95       	lsr	r17
    2428:	07 95       	ror	r16
    242a:	f7 94       	ror	r15
    242c:	e7 94       	ror	r14
    242e:	8a 95       	dec	r24
    2430:	d1 f7       	brne	.-12     	; 0x2426 <__pack_f+0x164>
    2432:	05 c0       	rjmp	.+10     	; 0x243e <__pack_f+0x17c>
    2434:	ee 24       	eor	r14, r14
    2436:	ff 24       	eor	r15, r15
    2438:	87 01       	movw	r16, r14
    243a:	ef ef       	ldi	r30, 0xFF	; 255
    243c:	f0 e0       	ldi	r31, 0x00	; 0
    243e:	6e 2f       	mov	r22, r30
    2440:	67 95       	ror	r22
    2442:	66 27       	eor	r22, r22
    2444:	67 95       	ror	r22
    2446:	90 2f       	mov	r25, r16
    2448:	9f 77       	andi	r25, 0x7F	; 127
    244a:	d7 94       	ror	r13
    244c:	dd 24       	eor	r13, r13
    244e:	d7 94       	ror	r13
    2450:	8e 2f       	mov	r24, r30
    2452:	86 95       	lsr	r24
    2454:	49 2f       	mov	r20, r25
    2456:	46 2b       	or	r20, r22
    2458:	58 2f       	mov	r21, r24
    245a:	5d 29       	or	r21, r13
    245c:	b7 01       	movw	r22, r14
    245e:	ca 01       	movw	r24, r20
    2460:	1f 91       	pop	r17
    2462:	0f 91       	pop	r16
    2464:	ff 90       	pop	r15
    2466:	ef 90       	pop	r14
    2468:	df 90       	pop	r13
    246a:	08 95       	ret

0000246c <__unpack_f>:
    246c:	fc 01       	movw	r30, r24
    246e:	db 01       	movw	r26, r22
    2470:	40 81       	ld	r20, Z
    2472:	51 81       	ldd	r21, Z+1	; 0x01
    2474:	22 81       	ldd	r18, Z+2	; 0x02
    2476:	62 2f       	mov	r22, r18
    2478:	6f 77       	andi	r22, 0x7F	; 127
    247a:	70 e0       	ldi	r23, 0x00	; 0
    247c:	22 1f       	adc	r18, r18
    247e:	22 27       	eor	r18, r18
    2480:	22 1f       	adc	r18, r18
    2482:	93 81       	ldd	r25, Z+3	; 0x03
    2484:	89 2f       	mov	r24, r25
    2486:	88 0f       	add	r24, r24
    2488:	82 2b       	or	r24, r18
    248a:	28 2f       	mov	r18, r24
    248c:	30 e0       	ldi	r19, 0x00	; 0
    248e:	99 1f       	adc	r25, r25
    2490:	99 27       	eor	r25, r25
    2492:	99 1f       	adc	r25, r25
    2494:	11 96       	adiw	r26, 0x01	; 1
    2496:	9c 93       	st	X, r25
    2498:	11 97       	sbiw	r26, 0x01	; 1
    249a:	21 15       	cp	r18, r1
    249c:	31 05       	cpc	r19, r1
    249e:	a9 f5       	brne	.+106    	; 0x250a <__unpack_f+0x9e>
    24a0:	41 15       	cp	r20, r1
    24a2:	51 05       	cpc	r21, r1
    24a4:	61 05       	cpc	r22, r1
    24a6:	71 05       	cpc	r23, r1
    24a8:	11 f4       	brne	.+4      	; 0x24ae <__unpack_f+0x42>
    24aa:	82 e0       	ldi	r24, 0x02	; 2
    24ac:	37 c0       	rjmp	.+110    	; 0x251c <__unpack_f+0xb0>
    24ae:	82 e8       	ldi	r24, 0x82	; 130
    24b0:	9f ef       	ldi	r25, 0xFF	; 255
    24b2:	13 96       	adiw	r26, 0x03	; 3
    24b4:	9c 93       	st	X, r25
    24b6:	8e 93       	st	-X, r24
    24b8:	12 97       	sbiw	r26, 0x02	; 2
    24ba:	9a 01       	movw	r18, r20
    24bc:	ab 01       	movw	r20, r22
    24be:	67 e0       	ldi	r22, 0x07	; 7
    24c0:	22 0f       	add	r18, r18
    24c2:	33 1f       	adc	r19, r19
    24c4:	44 1f       	adc	r20, r20
    24c6:	55 1f       	adc	r21, r21
    24c8:	6a 95       	dec	r22
    24ca:	d1 f7       	brne	.-12     	; 0x24c0 <__unpack_f+0x54>
    24cc:	83 e0       	ldi	r24, 0x03	; 3
    24ce:	8c 93       	st	X, r24
    24d0:	0d c0       	rjmp	.+26     	; 0x24ec <__unpack_f+0x80>
    24d2:	22 0f       	add	r18, r18
    24d4:	33 1f       	adc	r19, r19
    24d6:	44 1f       	adc	r20, r20
    24d8:	55 1f       	adc	r21, r21
    24da:	12 96       	adiw	r26, 0x02	; 2
    24dc:	8d 91       	ld	r24, X+
    24de:	9c 91       	ld	r25, X
    24e0:	13 97       	sbiw	r26, 0x03	; 3
    24e2:	01 97       	sbiw	r24, 0x01	; 1
    24e4:	13 96       	adiw	r26, 0x03	; 3
    24e6:	9c 93       	st	X, r25
    24e8:	8e 93       	st	-X, r24
    24ea:	12 97       	sbiw	r26, 0x02	; 2
    24ec:	20 30       	cpi	r18, 0x00	; 0
    24ee:	80 e0       	ldi	r24, 0x00	; 0
    24f0:	38 07       	cpc	r19, r24
    24f2:	80 e0       	ldi	r24, 0x00	; 0
    24f4:	48 07       	cpc	r20, r24
    24f6:	80 e4       	ldi	r24, 0x40	; 64
    24f8:	58 07       	cpc	r21, r24
    24fa:	58 f3       	brcs	.-42     	; 0x24d2 <__unpack_f+0x66>
    24fc:	14 96       	adiw	r26, 0x04	; 4
    24fe:	2d 93       	st	X+, r18
    2500:	3d 93       	st	X+, r19
    2502:	4d 93       	st	X+, r20
    2504:	5c 93       	st	X, r21
    2506:	17 97       	sbiw	r26, 0x07	; 7
    2508:	08 95       	ret
    250a:	2f 3f       	cpi	r18, 0xFF	; 255
    250c:	31 05       	cpc	r19, r1
    250e:	79 f4       	brne	.+30     	; 0x252e <__unpack_f+0xc2>
    2510:	41 15       	cp	r20, r1
    2512:	51 05       	cpc	r21, r1
    2514:	61 05       	cpc	r22, r1
    2516:	71 05       	cpc	r23, r1
    2518:	19 f4       	brne	.+6      	; 0x2520 <__unpack_f+0xb4>
    251a:	84 e0       	ldi	r24, 0x04	; 4
    251c:	8c 93       	st	X, r24
    251e:	08 95       	ret
    2520:	64 ff       	sbrs	r22, 4
    2522:	03 c0       	rjmp	.+6      	; 0x252a <__unpack_f+0xbe>
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	8c 93       	st	X, r24
    2528:	12 c0       	rjmp	.+36     	; 0x254e <__unpack_f+0xe2>
    252a:	1c 92       	st	X, r1
    252c:	10 c0       	rjmp	.+32     	; 0x254e <__unpack_f+0xe2>
    252e:	2f 57       	subi	r18, 0x7F	; 127
    2530:	30 40       	sbci	r19, 0x00	; 0
    2532:	13 96       	adiw	r26, 0x03	; 3
    2534:	3c 93       	st	X, r19
    2536:	2e 93       	st	-X, r18
    2538:	12 97       	sbiw	r26, 0x02	; 2
    253a:	83 e0       	ldi	r24, 0x03	; 3
    253c:	8c 93       	st	X, r24
    253e:	87 e0       	ldi	r24, 0x07	; 7
    2540:	44 0f       	add	r20, r20
    2542:	55 1f       	adc	r21, r21
    2544:	66 1f       	adc	r22, r22
    2546:	77 1f       	adc	r23, r23
    2548:	8a 95       	dec	r24
    254a:	d1 f7       	brne	.-12     	; 0x2540 <__unpack_f+0xd4>
    254c:	70 64       	ori	r23, 0x40	; 64
    254e:	14 96       	adiw	r26, 0x04	; 4
    2550:	4d 93       	st	X+, r20
    2552:	5d 93       	st	X+, r21
    2554:	6d 93       	st	X+, r22
    2556:	7c 93       	st	X, r23
    2558:	17 97       	sbiw	r26, 0x07	; 7
    255a:	08 95       	ret

0000255c <__fpcmp_parts_f>:
    255c:	1f 93       	push	r17
    255e:	dc 01       	movw	r26, r24
    2560:	fb 01       	movw	r30, r22
    2562:	9c 91       	ld	r25, X
    2564:	92 30       	cpi	r25, 0x02	; 2
    2566:	08 f4       	brcc	.+2      	; 0x256a <__fpcmp_parts_f+0xe>
    2568:	47 c0       	rjmp	.+142    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    256a:	80 81       	ld	r24, Z
    256c:	82 30       	cpi	r24, 0x02	; 2
    256e:	08 f4       	brcc	.+2      	; 0x2572 <__fpcmp_parts_f+0x16>
    2570:	43 c0       	rjmp	.+134    	; 0x25f8 <__fpcmp_parts_f+0x9c>
    2572:	94 30       	cpi	r25, 0x04	; 4
    2574:	51 f4       	brne	.+20     	; 0x258a <__fpcmp_parts_f+0x2e>
    2576:	11 96       	adiw	r26, 0x01	; 1
    2578:	1c 91       	ld	r17, X
    257a:	84 30       	cpi	r24, 0x04	; 4
    257c:	99 f5       	brne	.+102    	; 0x25e4 <__fpcmp_parts_f+0x88>
    257e:	81 81       	ldd	r24, Z+1	; 0x01
    2580:	68 2f       	mov	r22, r24
    2582:	70 e0       	ldi	r23, 0x00	; 0
    2584:	61 1b       	sub	r22, r17
    2586:	71 09       	sbc	r23, r1
    2588:	3f c0       	rjmp	.+126    	; 0x2608 <__fpcmp_parts_f+0xac>
    258a:	84 30       	cpi	r24, 0x04	; 4
    258c:	21 f0       	breq	.+8      	; 0x2596 <__fpcmp_parts_f+0x3a>
    258e:	92 30       	cpi	r25, 0x02	; 2
    2590:	31 f4       	brne	.+12     	; 0x259e <__fpcmp_parts_f+0x42>
    2592:	82 30       	cpi	r24, 0x02	; 2
    2594:	b9 f1       	breq	.+110    	; 0x2604 <__fpcmp_parts_f+0xa8>
    2596:	81 81       	ldd	r24, Z+1	; 0x01
    2598:	88 23       	and	r24, r24
    259a:	89 f1       	breq	.+98     	; 0x25fe <__fpcmp_parts_f+0xa2>
    259c:	2d c0       	rjmp	.+90     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    259e:	11 96       	adiw	r26, 0x01	; 1
    25a0:	1c 91       	ld	r17, X
    25a2:	11 97       	sbiw	r26, 0x01	; 1
    25a4:	82 30       	cpi	r24, 0x02	; 2
    25a6:	f1 f0       	breq	.+60     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25a8:	81 81       	ldd	r24, Z+1	; 0x01
    25aa:	18 17       	cp	r17, r24
    25ac:	d9 f4       	brne	.+54     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25ae:	12 96       	adiw	r26, 0x02	; 2
    25b0:	2d 91       	ld	r18, X+
    25b2:	3c 91       	ld	r19, X
    25b4:	13 97       	sbiw	r26, 0x03	; 3
    25b6:	82 81       	ldd	r24, Z+2	; 0x02
    25b8:	93 81       	ldd	r25, Z+3	; 0x03
    25ba:	82 17       	cp	r24, r18
    25bc:	93 07       	cpc	r25, r19
    25be:	94 f0       	brlt	.+36     	; 0x25e4 <__fpcmp_parts_f+0x88>
    25c0:	28 17       	cp	r18, r24
    25c2:	39 07       	cpc	r19, r25
    25c4:	bc f0       	brlt	.+46     	; 0x25f4 <__fpcmp_parts_f+0x98>
    25c6:	14 96       	adiw	r26, 0x04	; 4
    25c8:	8d 91       	ld	r24, X+
    25ca:	9d 91       	ld	r25, X+
    25cc:	0d 90       	ld	r0, X+
    25ce:	bc 91       	ld	r27, X
    25d0:	a0 2d       	mov	r26, r0
    25d2:	24 81       	ldd	r18, Z+4	; 0x04
    25d4:	35 81       	ldd	r19, Z+5	; 0x05
    25d6:	46 81       	ldd	r20, Z+6	; 0x06
    25d8:	57 81       	ldd	r21, Z+7	; 0x07
    25da:	28 17       	cp	r18, r24
    25dc:	39 07       	cpc	r19, r25
    25de:	4a 07       	cpc	r20, r26
    25e0:	5b 07       	cpc	r21, r27
    25e2:	18 f4       	brcc	.+6      	; 0x25ea <__fpcmp_parts_f+0x8e>
    25e4:	11 23       	and	r17, r17
    25e6:	41 f0       	breq	.+16     	; 0x25f8 <__fpcmp_parts_f+0x9c>
    25e8:	0a c0       	rjmp	.+20     	; 0x25fe <__fpcmp_parts_f+0xa2>
    25ea:	82 17       	cp	r24, r18
    25ec:	93 07       	cpc	r25, r19
    25ee:	a4 07       	cpc	r26, r20
    25f0:	b5 07       	cpc	r27, r21
    25f2:	40 f4       	brcc	.+16     	; 0x2604 <__fpcmp_parts_f+0xa8>
    25f4:	11 23       	and	r17, r17
    25f6:	19 f0       	breq	.+6      	; 0x25fe <__fpcmp_parts_f+0xa2>
    25f8:	61 e0       	ldi	r22, 0x01	; 1
    25fa:	70 e0       	ldi	r23, 0x00	; 0
    25fc:	05 c0       	rjmp	.+10     	; 0x2608 <__fpcmp_parts_f+0xac>
    25fe:	6f ef       	ldi	r22, 0xFF	; 255
    2600:	7f ef       	ldi	r23, 0xFF	; 255
    2602:	02 c0       	rjmp	.+4      	; 0x2608 <__fpcmp_parts_f+0xac>
    2604:	60 e0       	ldi	r22, 0x00	; 0
    2606:	70 e0       	ldi	r23, 0x00	; 0
    2608:	cb 01       	movw	r24, r22
    260a:	1f 91       	pop	r17
    260c:	08 95       	ret

0000260e <CLCD_voidInit>:
/*
* Breif : This Function Apply initialization sequence for LCD module
* Parameters : nothing
* return : nothing
*/
void CLCD_voidInit        ( void ){
    260e:	0f 93       	push	r16
    2610:	1f 93       	push	r17
    2612:	df 93       	push	r29
    2614:	cf 93       	push	r28
    2616:	cd b7       	in	r28, 0x3d	; 61
    2618:	de b7       	in	r29, 0x3e	; 62
    261a:	c6 54       	subi	r28, 0x46	; 70
    261c:	d0 40       	sbci	r29, 0x00	; 0
    261e:	0f b6       	in	r0, 0x3f	; 63
    2620:	f8 94       	cli
    2622:	de bf       	out	0x3e, r29	; 62
    2624:	0f be       	out	0x3f, r0	; 63
    2626:	cd bf       	out	0x3d, r28	; 61
    2628:	fe 01       	movw	r30, r28
    262a:	ed 5b       	subi	r30, 0xBD	; 189
    262c:	ff 4f       	sbci	r31, 0xFF	; 255
    262e:	80 e0       	ldi	r24, 0x00	; 0
    2630:	90 e0       	ldi	r25, 0x00	; 0
    2632:	a8 e4       	ldi	r26, 0x48	; 72
    2634:	b2 e4       	ldi	r27, 0x42	; 66
    2636:	80 83       	st	Z, r24
    2638:	91 83       	std	Z+1, r25	; 0x01
    263a:	a2 83       	std	Z+2, r26	; 0x02
    263c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    263e:	8e 01       	movw	r16, r28
    2640:	01 5c       	subi	r16, 0xC1	; 193
    2642:	1f 4f       	sbci	r17, 0xFF	; 255
    2644:	fe 01       	movw	r30, r28
    2646:	ed 5b       	subi	r30, 0xBD	; 189
    2648:	ff 4f       	sbci	r31, 0xFF	; 255
    264a:	60 81       	ld	r22, Z
    264c:	71 81       	ldd	r23, Z+1	; 0x01
    264e:	82 81       	ldd	r24, Z+2	; 0x02
    2650:	93 81       	ldd	r25, Z+3	; 0x03
    2652:	20 e0       	ldi	r18, 0x00	; 0
    2654:	30 e0       	ldi	r19, 0x00	; 0
    2656:	4a ef       	ldi	r20, 0xFA	; 250
    2658:	54 e4       	ldi	r21, 0x44	; 68
    265a:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    265e:	dc 01       	movw	r26, r24
    2660:	cb 01       	movw	r24, r22
    2662:	f8 01       	movw	r30, r16
    2664:	80 83       	st	Z, r24
    2666:	91 83       	std	Z+1, r25	; 0x01
    2668:	a2 83       	std	Z+2, r26	; 0x02
    266a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    266c:	fe 01       	movw	r30, r28
    266e:	ff 96       	adiw	r30, 0x3f	; 63
    2670:	60 81       	ld	r22, Z
    2672:	71 81       	ldd	r23, Z+1	; 0x01
    2674:	82 81       	ldd	r24, Z+2	; 0x02
    2676:	93 81       	ldd	r25, Z+3	; 0x03
    2678:	20 e0       	ldi	r18, 0x00	; 0
    267a:	30 e0       	ldi	r19, 0x00	; 0
    267c:	40 e8       	ldi	r20, 0x80	; 128
    267e:	5f e3       	ldi	r21, 0x3F	; 63
    2680:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    2684:	88 23       	and	r24, r24
    2686:	2c f4       	brge	.+10     	; 0x2692 <CLCD_voidInit+0x84>
		__ticks = 1;
    2688:	81 e0       	ldi	r24, 0x01	; 1
    268a:	90 e0       	ldi	r25, 0x00	; 0
    268c:	9e af       	std	Y+62, r25	; 0x3e
    268e:	8d af       	std	Y+61, r24	; 0x3d
    2690:	46 c0       	rjmp	.+140    	; 0x271e <CLCD_voidInit+0x110>
	else if (__tmp > 65535)
    2692:	fe 01       	movw	r30, r28
    2694:	ff 96       	adiw	r30, 0x3f	; 63
    2696:	60 81       	ld	r22, Z
    2698:	71 81       	ldd	r23, Z+1	; 0x01
    269a:	82 81       	ldd	r24, Z+2	; 0x02
    269c:	93 81       	ldd	r25, Z+3	; 0x03
    269e:	20 e0       	ldi	r18, 0x00	; 0
    26a0:	3f ef       	ldi	r19, 0xFF	; 255
    26a2:	4f e7       	ldi	r20, 0x7F	; 127
    26a4:	57 e4       	ldi	r21, 0x47	; 71
    26a6:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    26aa:	18 16       	cp	r1, r24
    26ac:	64 f5       	brge	.+88     	; 0x2706 <CLCD_voidInit+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26ae:	fe 01       	movw	r30, r28
    26b0:	ed 5b       	subi	r30, 0xBD	; 189
    26b2:	ff 4f       	sbci	r31, 0xFF	; 255
    26b4:	60 81       	ld	r22, Z
    26b6:	71 81       	ldd	r23, Z+1	; 0x01
    26b8:	82 81       	ldd	r24, Z+2	; 0x02
    26ba:	93 81       	ldd	r25, Z+3	; 0x03
    26bc:	20 e0       	ldi	r18, 0x00	; 0
    26be:	30 e0       	ldi	r19, 0x00	; 0
    26c0:	40 e2       	ldi	r20, 0x20	; 32
    26c2:	51 e4       	ldi	r21, 0x41	; 65
    26c4:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    26c8:	dc 01       	movw	r26, r24
    26ca:	cb 01       	movw	r24, r22
    26cc:	bc 01       	movw	r22, r24
    26ce:	cd 01       	movw	r24, r26
    26d0:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    26d4:	dc 01       	movw	r26, r24
    26d6:	cb 01       	movw	r24, r22
    26d8:	9e af       	std	Y+62, r25	; 0x3e
    26da:	8d af       	std	Y+61, r24	; 0x3d
    26dc:	0f c0       	rjmp	.+30     	; 0x26fc <CLCD_voidInit+0xee>
    26de:	88 ec       	ldi	r24, 0xC8	; 200
    26e0:	90 e0       	ldi	r25, 0x00	; 0
    26e2:	9c af       	std	Y+60, r25	; 0x3c
    26e4:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    26e6:	8b ad       	ldd	r24, Y+59	; 0x3b
    26e8:	9c ad       	ldd	r25, Y+60	; 0x3c
    26ea:	01 97       	sbiw	r24, 0x01	; 1
    26ec:	f1 f7       	brne	.-4      	; 0x26ea <CLCD_voidInit+0xdc>
    26ee:	9c af       	std	Y+60, r25	; 0x3c
    26f0:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26f2:	8d ad       	ldd	r24, Y+61	; 0x3d
    26f4:	9e ad       	ldd	r25, Y+62	; 0x3e
    26f6:	01 97       	sbiw	r24, 0x01	; 1
    26f8:	9e af       	std	Y+62, r25	; 0x3e
    26fa:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26fc:	8d ad       	ldd	r24, Y+61	; 0x3d
    26fe:	9e ad       	ldd	r25, Y+62	; 0x3e
    2700:	00 97       	sbiw	r24, 0x00	; 0
    2702:	69 f7       	brne	.-38     	; 0x26de <CLCD_voidInit+0xd0>
    2704:	16 c0       	rjmp	.+44     	; 0x2732 <CLCD_voidInit+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2706:	fe 01       	movw	r30, r28
    2708:	ff 96       	adiw	r30, 0x3f	; 63
    270a:	60 81       	ld	r22, Z
    270c:	71 81       	ldd	r23, Z+1	; 0x01
    270e:	82 81       	ldd	r24, Z+2	; 0x02
    2710:	93 81       	ldd	r25, Z+3	; 0x03
    2712:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2716:	dc 01       	movw	r26, r24
    2718:	cb 01       	movw	r24, r22
    271a:	9e af       	std	Y+62, r25	; 0x3e
    271c:	8d af       	std	Y+61, r24	; 0x3d
    271e:	8d ad       	ldd	r24, Y+61	; 0x3d
    2720:	9e ad       	ldd	r25, Y+62	; 0x3e
    2722:	9a af       	std	Y+58, r25	; 0x3a
    2724:	89 af       	std	Y+57, r24	; 0x39
    2726:	89 ad       	ldd	r24, Y+57	; 0x39
    2728:	9a ad       	ldd	r25, Y+58	; 0x3a
    272a:	01 97       	sbiw	r24, 0x01	; 1
    272c:	f1 f7       	brne	.-4      	; 0x272a <CLCD_voidInit+0x11c>
    272e:	9a af       	std	Y+58, r25	; 0x3a
    2730:	89 af       	std	Y+57, r24	; 0x39

	#elif   CLCD_MODE == 4

	// 1- must wait more than 30 ms before any action (VDD rises to 4.5 v)
	_delay_ms(50);
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN4,DIO_PIN_OUTPUT);
    2732:	80 e0       	ldi	r24, 0x00	; 0
    2734:	64 e0       	ldi	r22, 0x04	; 4
    2736:	41 e0       	ldi	r20, 0x01	; 1
    2738:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN5,DIO_PIN_OUTPUT);
    273c:	80 e0       	ldi	r24, 0x00	; 0
    273e:	65 e0       	ldi	r22, 0x05	; 5
    2740:	41 e0       	ldi	r20, 0x01	; 1
    2742:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN6,DIO_PIN_OUTPUT);
    2746:	80 e0       	ldi	r24, 0x00	; 0
    2748:	66 e0       	ldi	r22, 0x06	; 6
    274a:	41 e0       	ldi	r20, 0x01	; 1
    274c:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN7,DIO_PIN_OUTPUT);
    2750:	80 e0       	ldi	r24, 0x00	; 0
    2752:	67 e0       	ldi	r22, 0x07	; 7
    2754:	41 e0       	ldi	r20, 0x01	; 1
    2756:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_OUTPUT  );
    275a:	81 e0       	ldi	r24, 0x01	; 1
    275c:	61 e0       	ldi	r22, 0x01	; 1
    275e:	41 e0       	ldi	r20, 0x01	; 1
    2760:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_OUTPUT  );
    2764:	81 e0       	ldi	r24, 0x01	; 1
    2766:	62 e0       	ldi	r22, 0x02	; 2
    2768:	41 e0       	ldi	r20, 0x01	; 1
    276a:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_OUTPUT  );
    276e:	81 e0       	ldi	r24, 0x01	; 1
    2770:	63 e0       	ldi	r22, 0x03	; 3
    2772:	41 e0       	ldi	r20, 0x01	; 1
    2774:	0e 94 a3 1d 	call	0x3b46	; 0x3b46 <DIO_enumSetPinDirection>



	/*return home*/
	CLCD_voidSendCommand( lcd_Home );
    2778:	82 e0       	ldi	r24, 0x02	; 2
    277a:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <CLCD_voidSendCommand>
    277e:	80 e0       	ldi	r24, 0x00	; 0
    2780:	90 e0       	ldi	r25, 0x00	; 0
    2782:	a0 ef       	ldi	r26, 0xF0	; 240
    2784:	b1 e4       	ldi	r27, 0x41	; 65
    2786:	8d ab       	std	Y+53, r24	; 0x35
    2788:	9e ab       	std	Y+54, r25	; 0x36
    278a:	af ab       	std	Y+55, r26	; 0x37
    278c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    278e:	6d a9       	ldd	r22, Y+53	; 0x35
    2790:	7e a9       	ldd	r23, Y+54	; 0x36
    2792:	8f a9       	ldd	r24, Y+55	; 0x37
    2794:	98 ad       	ldd	r25, Y+56	; 0x38
    2796:	20 e0       	ldi	r18, 0x00	; 0
    2798:	30 e0       	ldi	r19, 0x00	; 0
    279a:	4a ef       	ldi	r20, 0xFA	; 250
    279c:	54 e4       	ldi	r21, 0x44	; 68
    279e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    27a2:	dc 01       	movw	r26, r24
    27a4:	cb 01       	movw	r24, r22
    27a6:	89 ab       	std	Y+49, r24	; 0x31
    27a8:	9a ab       	std	Y+50, r25	; 0x32
    27aa:	ab ab       	std	Y+51, r26	; 0x33
    27ac:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    27ae:	69 a9       	ldd	r22, Y+49	; 0x31
    27b0:	7a a9       	ldd	r23, Y+50	; 0x32
    27b2:	8b a9       	ldd	r24, Y+51	; 0x33
    27b4:	9c a9       	ldd	r25, Y+52	; 0x34
    27b6:	20 e0       	ldi	r18, 0x00	; 0
    27b8:	30 e0       	ldi	r19, 0x00	; 0
    27ba:	40 e8       	ldi	r20, 0x80	; 128
    27bc:	5f e3       	ldi	r21, 0x3F	; 63
    27be:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    27c2:	88 23       	and	r24, r24
    27c4:	2c f4       	brge	.+10     	; 0x27d0 <CLCD_voidInit+0x1c2>
		__ticks = 1;
    27c6:	81 e0       	ldi	r24, 0x01	; 1
    27c8:	90 e0       	ldi	r25, 0x00	; 0
    27ca:	98 ab       	std	Y+48, r25	; 0x30
    27cc:	8f a7       	std	Y+47, r24	; 0x2f
    27ce:	3f c0       	rjmp	.+126    	; 0x284e <CLCD_voidInit+0x240>
	else if (__tmp > 65535)
    27d0:	69 a9       	ldd	r22, Y+49	; 0x31
    27d2:	7a a9       	ldd	r23, Y+50	; 0x32
    27d4:	8b a9       	ldd	r24, Y+51	; 0x33
    27d6:	9c a9       	ldd	r25, Y+52	; 0x34
    27d8:	20 e0       	ldi	r18, 0x00	; 0
    27da:	3f ef       	ldi	r19, 0xFF	; 255
    27dc:	4f e7       	ldi	r20, 0x7F	; 127
    27de:	57 e4       	ldi	r21, 0x47	; 71
    27e0:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    27e4:	18 16       	cp	r1, r24
    27e6:	4c f5       	brge	.+82     	; 0x283a <CLCD_voidInit+0x22c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27e8:	6d a9       	ldd	r22, Y+53	; 0x35
    27ea:	7e a9       	ldd	r23, Y+54	; 0x36
    27ec:	8f a9       	ldd	r24, Y+55	; 0x37
    27ee:	98 ad       	ldd	r25, Y+56	; 0x38
    27f0:	20 e0       	ldi	r18, 0x00	; 0
    27f2:	30 e0       	ldi	r19, 0x00	; 0
    27f4:	40 e2       	ldi	r20, 0x20	; 32
    27f6:	51 e4       	ldi	r21, 0x41	; 65
    27f8:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    27fc:	dc 01       	movw	r26, r24
    27fe:	cb 01       	movw	r24, r22
    2800:	bc 01       	movw	r22, r24
    2802:	cd 01       	movw	r24, r26
    2804:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2808:	dc 01       	movw	r26, r24
    280a:	cb 01       	movw	r24, r22
    280c:	98 ab       	std	Y+48, r25	; 0x30
    280e:	8f a7       	std	Y+47, r24	; 0x2f
    2810:	0f c0       	rjmp	.+30     	; 0x2830 <CLCD_voidInit+0x222>
    2812:	88 ec       	ldi	r24, 0xC8	; 200
    2814:	90 e0       	ldi	r25, 0x00	; 0
    2816:	9e a7       	std	Y+46, r25	; 0x2e
    2818:	8d a7       	std	Y+45, r24	; 0x2d
    281a:	8d a5       	ldd	r24, Y+45	; 0x2d
    281c:	9e a5       	ldd	r25, Y+46	; 0x2e
    281e:	01 97       	sbiw	r24, 0x01	; 1
    2820:	f1 f7       	brne	.-4      	; 0x281e <CLCD_voidInit+0x210>
    2822:	9e a7       	std	Y+46, r25	; 0x2e
    2824:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2826:	8f a5       	ldd	r24, Y+47	; 0x2f
    2828:	98 a9       	ldd	r25, Y+48	; 0x30
    282a:	01 97       	sbiw	r24, 0x01	; 1
    282c:	98 ab       	std	Y+48, r25	; 0x30
    282e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2830:	8f a5       	ldd	r24, Y+47	; 0x2f
    2832:	98 a9       	ldd	r25, Y+48	; 0x30
    2834:	00 97       	sbiw	r24, 0x00	; 0
    2836:	69 f7       	brne	.-38     	; 0x2812 <CLCD_voidInit+0x204>
    2838:	14 c0       	rjmp	.+40     	; 0x2862 <CLCD_voidInit+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    283a:	69 a9       	ldd	r22, Y+49	; 0x31
    283c:	7a a9       	ldd	r23, Y+50	; 0x32
    283e:	8b a9       	ldd	r24, Y+51	; 0x33
    2840:	9c a9       	ldd	r25, Y+52	; 0x34
    2842:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2846:	dc 01       	movw	r26, r24
    2848:	cb 01       	movw	r24, r22
    284a:	98 ab       	std	Y+48, r25	; 0x30
    284c:	8f a7       	std	Y+47, r24	; 0x2f
    284e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2850:	98 a9       	ldd	r25, Y+48	; 0x30
    2852:	9c a7       	std	Y+44, r25	; 0x2c
    2854:	8b a7       	std	Y+43, r24	; 0x2b
    2856:	8b a5       	ldd	r24, Y+43	; 0x2b
    2858:	9c a5       	ldd	r25, Y+44	; 0x2c
    285a:	01 97       	sbiw	r24, 0x01	; 1
    285c:	f1 f7       	brne	.-4      	; 0x285a <CLCD_voidInit+0x24c>
    285e:	9c a7       	std	Y+44, r25	; 0x2c
    2860:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(30);

	/*FUNCTION SET Command*/
	CLCD_voidSendCommand( FOUR_BITS ); // 4 Bit Mode
    2862:	88 e2       	ldi	r24, 0x28	; 40
    2864:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <CLCD_voidSendCommand>
    2868:	80 e0       	ldi	r24, 0x00	; 0
    286a:	90 e0       	ldi	r25, 0x00	; 0
    286c:	a0 e8       	ldi	r26, 0x80	; 128
    286e:	bf e3       	ldi	r27, 0x3F	; 63
    2870:	8f a3       	std	Y+39, r24	; 0x27
    2872:	98 a7       	std	Y+40, r25	; 0x28
    2874:	a9 a7       	std	Y+41, r26	; 0x29
    2876:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2878:	6f a1       	ldd	r22, Y+39	; 0x27
    287a:	78 a5       	ldd	r23, Y+40	; 0x28
    287c:	89 a5       	ldd	r24, Y+41	; 0x29
    287e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2880:	20 e0       	ldi	r18, 0x00	; 0
    2882:	30 e0       	ldi	r19, 0x00	; 0
    2884:	4a ef       	ldi	r20, 0xFA	; 250
    2886:	54 e4       	ldi	r21, 0x44	; 68
    2888:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    288c:	dc 01       	movw	r26, r24
    288e:	cb 01       	movw	r24, r22
    2890:	8b a3       	std	Y+35, r24	; 0x23
    2892:	9c a3       	std	Y+36, r25	; 0x24
    2894:	ad a3       	std	Y+37, r26	; 0x25
    2896:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2898:	6b a1       	ldd	r22, Y+35	; 0x23
    289a:	7c a1       	ldd	r23, Y+36	; 0x24
    289c:	8d a1       	ldd	r24, Y+37	; 0x25
    289e:	9e a1       	ldd	r25, Y+38	; 0x26
    28a0:	20 e0       	ldi	r18, 0x00	; 0
    28a2:	30 e0       	ldi	r19, 0x00	; 0
    28a4:	40 e8       	ldi	r20, 0x80	; 128
    28a6:	5f e3       	ldi	r21, 0x3F	; 63
    28a8:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    28ac:	88 23       	and	r24, r24
    28ae:	2c f4       	brge	.+10     	; 0x28ba <CLCD_voidInit+0x2ac>
		__ticks = 1;
    28b0:	81 e0       	ldi	r24, 0x01	; 1
    28b2:	90 e0       	ldi	r25, 0x00	; 0
    28b4:	9a a3       	std	Y+34, r25	; 0x22
    28b6:	89 a3       	std	Y+33, r24	; 0x21
    28b8:	3f c0       	rjmp	.+126    	; 0x2938 <CLCD_voidInit+0x32a>
	else if (__tmp > 65535)
    28ba:	6b a1       	ldd	r22, Y+35	; 0x23
    28bc:	7c a1       	ldd	r23, Y+36	; 0x24
    28be:	8d a1       	ldd	r24, Y+37	; 0x25
    28c0:	9e a1       	ldd	r25, Y+38	; 0x26
    28c2:	20 e0       	ldi	r18, 0x00	; 0
    28c4:	3f ef       	ldi	r19, 0xFF	; 255
    28c6:	4f e7       	ldi	r20, 0x7F	; 127
    28c8:	57 e4       	ldi	r21, 0x47	; 71
    28ca:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    28ce:	18 16       	cp	r1, r24
    28d0:	4c f5       	brge	.+82     	; 0x2924 <CLCD_voidInit+0x316>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28d2:	6f a1       	ldd	r22, Y+39	; 0x27
    28d4:	78 a5       	ldd	r23, Y+40	; 0x28
    28d6:	89 a5       	ldd	r24, Y+41	; 0x29
    28d8:	9a a5       	ldd	r25, Y+42	; 0x2a
    28da:	20 e0       	ldi	r18, 0x00	; 0
    28dc:	30 e0       	ldi	r19, 0x00	; 0
    28de:	40 e2       	ldi	r20, 0x20	; 32
    28e0:	51 e4       	ldi	r21, 0x41	; 65
    28e2:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    28e6:	dc 01       	movw	r26, r24
    28e8:	cb 01       	movw	r24, r22
    28ea:	bc 01       	movw	r22, r24
    28ec:	cd 01       	movw	r24, r26
    28ee:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    28f2:	dc 01       	movw	r26, r24
    28f4:	cb 01       	movw	r24, r22
    28f6:	9a a3       	std	Y+34, r25	; 0x22
    28f8:	89 a3       	std	Y+33, r24	; 0x21
    28fa:	0f c0       	rjmp	.+30     	; 0x291a <CLCD_voidInit+0x30c>
    28fc:	88 ec       	ldi	r24, 0xC8	; 200
    28fe:	90 e0       	ldi	r25, 0x00	; 0
    2900:	98 a3       	std	Y+32, r25	; 0x20
    2902:	8f 8f       	std	Y+31, r24	; 0x1f
    2904:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2906:	98 a1       	ldd	r25, Y+32	; 0x20
    2908:	01 97       	sbiw	r24, 0x01	; 1
    290a:	f1 f7       	brne	.-4      	; 0x2908 <CLCD_voidInit+0x2fa>
    290c:	98 a3       	std	Y+32, r25	; 0x20
    290e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2910:	89 a1       	ldd	r24, Y+33	; 0x21
    2912:	9a a1       	ldd	r25, Y+34	; 0x22
    2914:	01 97       	sbiw	r24, 0x01	; 1
    2916:	9a a3       	std	Y+34, r25	; 0x22
    2918:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    291a:	89 a1       	ldd	r24, Y+33	; 0x21
    291c:	9a a1       	ldd	r25, Y+34	; 0x22
    291e:	00 97       	sbiw	r24, 0x00	; 0
    2920:	69 f7       	brne	.-38     	; 0x28fc <CLCD_voidInit+0x2ee>
    2922:	14 c0       	rjmp	.+40     	; 0x294c <CLCD_voidInit+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2924:	6b a1       	ldd	r22, Y+35	; 0x23
    2926:	7c a1       	ldd	r23, Y+36	; 0x24
    2928:	8d a1       	ldd	r24, Y+37	; 0x25
    292a:	9e a1       	ldd	r25, Y+38	; 0x26
    292c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2930:	dc 01       	movw	r26, r24
    2932:	cb 01       	movw	r24, r22
    2934:	9a a3       	std	Y+34, r25	; 0x22
    2936:	89 a3       	std	Y+33, r24	; 0x21
    2938:	89 a1       	ldd	r24, Y+33	; 0x21
    293a:	9a a1       	ldd	r25, Y+34	; 0x22
    293c:	9e 8f       	std	Y+30, r25	; 0x1e
    293e:	8d 8f       	std	Y+29, r24	; 0x1d
    2940:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2942:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2944:	01 97       	sbiw	r24, 0x01	; 1
    2946:	f1 f7       	brne	.-4      	; 0x2944 <CLCD_voidInit+0x336>
    2948:	9e 8f       	std	Y+30, r25	; 0x1e
    294a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	/* DISPLAY & Cursor (ON / OFF) Control */
	CLCD_voidSendCommand( lcd_DisplayOn_CursorOff );
    294c:	8c e0       	ldi	r24, 0x0C	; 12
    294e:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <CLCD_voidSendCommand>
    2952:	80 e0       	ldi	r24, 0x00	; 0
    2954:	90 e0       	ldi	r25, 0x00	; 0
    2956:	a0 e8       	ldi	r26, 0x80	; 128
    2958:	bf e3       	ldi	r27, 0x3F	; 63
    295a:	89 8f       	std	Y+25, r24	; 0x19
    295c:	9a 8f       	std	Y+26, r25	; 0x1a
    295e:	ab 8f       	std	Y+27, r26	; 0x1b
    2960:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2962:	69 8d       	ldd	r22, Y+25	; 0x19
    2964:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2966:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2968:	9c 8d       	ldd	r25, Y+28	; 0x1c
    296a:	20 e0       	ldi	r18, 0x00	; 0
    296c:	30 e0       	ldi	r19, 0x00	; 0
    296e:	4a ef       	ldi	r20, 0xFA	; 250
    2970:	54 e4       	ldi	r21, 0x44	; 68
    2972:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    2976:	dc 01       	movw	r26, r24
    2978:	cb 01       	movw	r24, r22
    297a:	8d 8b       	std	Y+21, r24	; 0x15
    297c:	9e 8b       	std	Y+22, r25	; 0x16
    297e:	af 8b       	std	Y+23, r26	; 0x17
    2980:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2982:	6d 89       	ldd	r22, Y+21	; 0x15
    2984:	7e 89       	ldd	r23, Y+22	; 0x16
    2986:	8f 89       	ldd	r24, Y+23	; 0x17
    2988:	98 8d       	ldd	r25, Y+24	; 0x18
    298a:	20 e0       	ldi	r18, 0x00	; 0
    298c:	30 e0       	ldi	r19, 0x00	; 0
    298e:	40 e8       	ldi	r20, 0x80	; 128
    2990:	5f e3       	ldi	r21, 0x3F	; 63
    2992:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    2996:	88 23       	and	r24, r24
    2998:	2c f4       	brge	.+10     	; 0x29a4 <CLCD_voidInit+0x396>
		__ticks = 1;
    299a:	81 e0       	ldi	r24, 0x01	; 1
    299c:	90 e0       	ldi	r25, 0x00	; 0
    299e:	9c 8b       	std	Y+20, r25	; 0x14
    29a0:	8b 8b       	std	Y+19, r24	; 0x13
    29a2:	3f c0       	rjmp	.+126    	; 0x2a22 <CLCD_voidInit+0x414>
	else if (__tmp > 65535)
    29a4:	6d 89       	ldd	r22, Y+21	; 0x15
    29a6:	7e 89       	ldd	r23, Y+22	; 0x16
    29a8:	8f 89       	ldd	r24, Y+23	; 0x17
    29aa:	98 8d       	ldd	r25, Y+24	; 0x18
    29ac:	20 e0       	ldi	r18, 0x00	; 0
    29ae:	3f ef       	ldi	r19, 0xFF	; 255
    29b0:	4f e7       	ldi	r20, 0x7F	; 127
    29b2:	57 e4       	ldi	r21, 0x47	; 71
    29b4:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    29b8:	18 16       	cp	r1, r24
    29ba:	4c f5       	brge	.+82     	; 0x2a0e <CLCD_voidInit+0x400>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29bc:	69 8d       	ldd	r22, Y+25	; 0x19
    29be:	7a 8d       	ldd	r23, Y+26	; 0x1a
    29c0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    29c2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    29c4:	20 e0       	ldi	r18, 0x00	; 0
    29c6:	30 e0       	ldi	r19, 0x00	; 0
    29c8:	40 e2       	ldi	r20, 0x20	; 32
    29ca:	51 e4       	ldi	r21, 0x41	; 65
    29cc:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    29d0:	dc 01       	movw	r26, r24
    29d2:	cb 01       	movw	r24, r22
    29d4:	bc 01       	movw	r22, r24
    29d6:	cd 01       	movw	r24, r26
    29d8:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    29dc:	dc 01       	movw	r26, r24
    29de:	cb 01       	movw	r24, r22
    29e0:	9c 8b       	std	Y+20, r25	; 0x14
    29e2:	8b 8b       	std	Y+19, r24	; 0x13
    29e4:	0f c0       	rjmp	.+30     	; 0x2a04 <CLCD_voidInit+0x3f6>
    29e6:	88 ec       	ldi	r24, 0xC8	; 200
    29e8:	90 e0       	ldi	r25, 0x00	; 0
    29ea:	9a 8b       	std	Y+18, r25	; 0x12
    29ec:	89 8b       	std	Y+17, r24	; 0x11
    29ee:	89 89       	ldd	r24, Y+17	; 0x11
    29f0:	9a 89       	ldd	r25, Y+18	; 0x12
    29f2:	01 97       	sbiw	r24, 0x01	; 1
    29f4:	f1 f7       	brne	.-4      	; 0x29f2 <CLCD_voidInit+0x3e4>
    29f6:	9a 8b       	std	Y+18, r25	; 0x12
    29f8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29fa:	8b 89       	ldd	r24, Y+19	; 0x13
    29fc:	9c 89       	ldd	r25, Y+20	; 0x14
    29fe:	01 97       	sbiw	r24, 0x01	; 1
    2a00:	9c 8b       	std	Y+20, r25	; 0x14
    2a02:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a04:	8b 89       	ldd	r24, Y+19	; 0x13
    2a06:	9c 89       	ldd	r25, Y+20	; 0x14
    2a08:	00 97       	sbiw	r24, 0x00	; 0
    2a0a:	69 f7       	brne	.-38     	; 0x29e6 <CLCD_voidInit+0x3d8>
    2a0c:	14 c0       	rjmp	.+40     	; 0x2a36 <CLCD_voidInit+0x428>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a0e:	6d 89       	ldd	r22, Y+21	; 0x15
    2a10:	7e 89       	ldd	r23, Y+22	; 0x16
    2a12:	8f 89       	ldd	r24, Y+23	; 0x17
    2a14:	98 8d       	ldd	r25, Y+24	; 0x18
    2a16:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2a1a:	dc 01       	movw	r26, r24
    2a1c:	cb 01       	movw	r24, r22
    2a1e:	9c 8b       	std	Y+20, r25	; 0x14
    2a20:	8b 8b       	std	Y+19, r24	; 0x13
    2a22:	8b 89       	ldd	r24, Y+19	; 0x13
    2a24:	9c 89       	ldd	r25, Y+20	; 0x14
    2a26:	98 8b       	std	Y+16, r25	; 0x10
    2a28:	8f 87       	std	Y+15, r24	; 0x0f
    2a2a:	8f 85       	ldd	r24, Y+15	; 0x0f
    2a2c:	98 89       	ldd	r25, Y+16	; 0x10
    2a2e:	01 97       	sbiw	r24, 0x01	; 1
    2a30:	f1 f7       	brne	.-4      	; 0x2a2e <CLCD_voidInit+0x420>
    2a32:	98 8b       	std	Y+16, r25	; 0x10
    2a34:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);

	/* DISPLAY CLEAR */
	CLCD_voidClearScreen();
    2a36:	0e 94 1a 1c 	call	0x3834	; 0x3834 <CLCD_voidClearScreen>

	/* ENTRY MODE  Set*/
	CLCD_voidSendCommand( lcd_EntryMode );
    2a3a:	86 e0       	ldi	r24, 0x06	; 6
    2a3c:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <CLCD_voidSendCommand>
    2a40:	80 e0       	ldi	r24, 0x00	; 0
    2a42:	90 e0       	ldi	r25, 0x00	; 0
    2a44:	a0 e8       	ldi	r26, 0x80	; 128
    2a46:	bf e3       	ldi	r27, 0x3F	; 63
    2a48:	8b 87       	std	Y+11, r24	; 0x0b
    2a4a:	9c 87       	std	Y+12, r25	; 0x0c
    2a4c:	ad 87       	std	Y+13, r26	; 0x0d
    2a4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a50:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a52:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a54:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a56:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a58:	20 e0       	ldi	r18, 0x00	; 0
    2a5a:	30 e0       	ldi	r19, 0x00	; 0
    2a5c:	4a ef       	ldi	r20, 0xFA	; 250
    2a5e:	54 e4       	ldi	r21, 0x44	; 68
    2a60:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    2a64:	dc 01       	movw	r26, r24
    2a66:	cb 01       	movw	r24, r22
    2a68:	8f 83       	std	Y+7, r24	; 0x07
    2a6a:	98 87       	std	Y+8, r25	; 0x08
    2a6c:	a9 87       	std	Y+9, r26	; 0x09
    2a6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a70:	6f 81       	ldd	r22, Y+7	; 0x07
    2a72:	78 85       	ldd	r23, Y+8	; 0x08
    2a74:	89 85       	ldd	r24, Y+9	; 0x09
    2a76:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a78:	20 e0       	ldi	r18, 0x00	; 0
    2a7a:	30 e0       	ldi	r19, 0x00	; 0
    2a7c:	40 e8       	ldi	r20, 0x80	; 128
    2a7e:	5f e3       	ldi	r21, 0x3F	; 63
    2a80:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    2a84:	88 23       	and	r24, r24
    2a86:	2c f4       	brge	.+10     	; 0x2a92 <CLCD_voidInit+0x484>
		__ticks = 1;
    2a88:	81 e0       	ldi	r24, 0x01	; 1
    2a8a:	90 e0       	ldi	r25, 0x00	; 0
    2a8c:	9e 83       	std	Y+6, r25	; 0x06
    2a8e:	8d 83       	std	Y+5, r24	; 0x05
    2a90:	3f c0       	rjmp	.+126    	; 0x2b10 <CLCD_voidInit+0x502>
	else if (__tmp > 65535)
    2a92:	6f 81       	ldd	r22, Y+7	; 0x07
    2a94:	78 85       	ldd	r23, Y+8	; 0x08
    2a96:	89 85       	ldd	r24, Y+9	; 0x09
    2a98:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a9a:	20 e0       	ldi	r18, 0x00	; 0
    2a9c:	3f ef       	ldi	r19, 0xFF	; 255
    2a9e:	4f e7       	ldi	r20, 0x7F	; 127
    2aa0:	57 e4       	ldi	r21, 0x47	; 71
    2aa2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    2aa6:	18 16       	cp	r1, r24
    2aa8:	4c f5       	brge	.+82     	; 0x2afc <CLCD_voidInit+0x4ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2aaa:	6b 85       	ldd	r22, Y+11	; 0x0b
    2aac:	7c 85       	ldd	r23, Y+12	; 0x0c
    2aae:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ab0:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ab2:	20 e0       	ldi	r18, 0x00	; 0
    2ab4:	30 e0       	ldi	r19, 0x00	; 0
    2ab6:	40 e2       	ldi	r20, 0x20	; 32
    2ab8:	51 e4       	ldi	r21, 0x41	; 65
    2aba:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    2abe:	dc 01       	movw	r26, r24
    2ac0:	cb 01       	movw	r24, r22
    2ac2:	bc 01       	movw	r22, r24
    2ac4:	cd 01       	movw	r24, r26
    2ac6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2aca:	dc 01       	movw	r26, r24
    2acc:	cb 01       	movw	r24, r22
    2ace:	9e 83       	std	Y+6, r25	; 0x06
    2ad0:	8d 83       	std	Y+5, r24	; 0x05
    2ad2:	0f c0       	rjmp	.+30     	; 0x2af2 <CLCD_voidInit+0x4e4>
    2ad4:	88 ec       	ldi	r24, 0xC8	; 200
    2ad6:	90 e0       	ldi	r25, 0x00	; 0
    2ad8:	9c 83       	std	Y+4, r25	; 0x04
    2ada:	8b 83       	std	Y+3, r24	; 0x03
    2adc:	8b 81       	ldd	r24, Y+3	; 0x03
    2ade:	9c 81       	ldd	r25, Y+4	; 0x04
    2ae0:	01 97       	sbiw	r24, 0x01	; 1
    2ae2:	f1 f7       	brne	.-4      	; 0x2ae0 <CLCD_voidInit+0x4d2>
    2ae4:	9c 83       	std	Y+4, r25	; 0x04
    2ae6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ae8:	8d 81       	ldd	r24, Y+5	; 0x05
    2aea:	9e 81       	ldd	r25, Y+6	; 0x06
    2aec:	01 97       	sbiw	r24, 0x01	; 1
    2aee:	9e 83       	std	Y+6, r25	; 0x06
    2af0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2af2:	8d 81       	ldd	r24, Y+5	; 0x05
    2af4:	9e 81       	ldd	r25, Y+6	; 0x06
    2af6:	00 97       	sbiw	r24, 0x00	; 0
    2af8:	69 f7       	brne	.-38     	; 0x2ad4 <CLCD_voidInit+0x4c6>
    2afa:	14 c0       	rjmp	.+40     	; 0x2b24 <CLCD_voidInit+0x516>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2afc:	6f 81       	ldd	r22, Y+7	; 0x07
    2afe:	78 85       	ldd	r23, Y+8	; 0x08
    2b00:	89 85       	ldd	r24, Y+9	; 0x09
    2b02:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b04:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2b08:	dc 01       	movw	r26, r24
    2b0a:	cb 01       	movw	r24, r22
    2b0c:	9e 83       	std	Y+6, r25	; 0x06
    2b0e:	8d 83       	std	Y+5, r24	; 0x05
    2b10:	8d 81       	ldd	r24, Y+5	; 0x05
    2b12:	9e 81       	ldd	r25, Y+6	; 0x06
    2b14:	9a 83       	std	Y+2, r25	; 0x02
    2b16:	89 83       	std	Y+1, r24	; 0x01
    2b18:	89 81       	ldd	r24, Y+1	; 0x01
    2b1a:	9a 81       	ldd	r25, Y+2	; 0x02
    2b1c:	01 97       	sbiw	r24, 0x01	; 1
    2b1e:	f1 f7       	brne	.-4      	; 0x2b1c <CLCD_voidInit+0x50e>
    2b20:	9a 83       	std	Y+2, r25	; 0x02
    2b22:	89 83       	std	Y+1, r24	; 0x01
	#endif




}
    2b24:	ca 5b       	subi	r28, 0xBA	; 186
    2b26:	df 4f       	sbci	r29, 0xFF	; 255
    2b28:	0f b6       	in	r0, 0x3f	; 63
    2b2a:	f8 94       	cli
    2b2c:	de bf       	out	0x3e, r29	; 62
    2b2e:	0f be       	out	0x3f, r0	; 63
    2b30:	cd bf       	out	0x3d, r28	; 61
    2b32:	cf 91       	pop	r28
    2b34:	df 91       	pop	r29
    2b36:	1f 91       	pop	r17
    2b38:	0f 91       	pop	r16
    2b3a:	08 95       	ret

00002b3c <CLCD_voidSendData>:
* Breif : This Function send data to the port which is defined in config.h
* Parameters :
            => Copy_u8Data --> Data that you want to display (for every pixel )
* return : nothing
*/
void CLCD_voidSendData    ( u8 Copy_u8Data ){
    2b3c:	df 93       	push	r29
    2b3e:	cf 93       	push	r28
    2b40:	cd b7       	in	r28, 0x3d	; 61
    2b42:	de b7       	in	r29, 0x3e	; 62
    2b44:	2f 97       	sbiw	r28, 0x0f	; 15
    2b46:	0f b6       	in	r0, 0x3f	; 63
    2b48:	f8 94       	cli
    2b4a:	de bf       	out	0x3e, r29	; 62
    2b4c:	0f be       	out	0x3f, r0	; 63
    2b4e:	cd bf       	out	0x3d, r28	; 61
    2b50:	8f 87       	std	Y+15, r24	; 0x0f
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    2b52:	81 e0       	ldi	r24, 0x01	; 1
    2b54:	61 e0       	ldi	r22, 0x01	; 1
    2b56:	41 e0       	ldi	r20, 0x01	; 1
    2b58:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2b5c:	81 e0       	ldi	r24, 0x01	; 1
    2b5e:	62 e0       	ldi	r22, 0x02	; 2
    2b60:	40 e0       	ldi	r20, 0x00	; 0
    2b62:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    2b66:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b68:	98 2f       	mov	r25, r24
    2b6a:	92 95       	swap	r25
    2b6c:	9f 70       	andi	r25, 0x0F	; 15
    2b6e:	80 e0       	ldi	r24, 0x00	; 0
    2b70:	69 2f       	mov	r22, r25
    2b72:	0e 94 ad 23 	call	0x475a	; 0x475a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2b76:	0e 94 a2 1c 	call	0x3944	; 0x3944 <CLCD_voidSendFallingEdge>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    2b7a:	80 e0       	ldi	r24, 0x00	; 0
    2b7c:	6f 85       	ldd	r22, Y+15	; 0x0f
    2b7e:	0e 94 ad 23 	call	0x475a	; 0x475a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2b82:	0e 94 a2 1c 	call	0x3944	; 0x3944 <CLCD_voidSendFallingEdge>
    2b86:	80 e0       	ldi	r24, 0x00	; 0
    2b88:	90 e0       	ldi	r25, 0x00	; 0
    2b8a:	a0 e8       	ldi	r26, 0x80	; 128
    2b8c:	bf e3       	ldi	r27, 0x3F	; 63
    2b8e:	8b 87       	std	Y+11, r24	; 0x0b
    2b90:	9c 87       	std	Y+12, r25	; 0x0c
    2b92:	ad 87       	std	Y+13, r26	; 0x0d
    2b94:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b96:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b98:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b9e:	20 e0       	ldi	r18, 0x00	; 0
    2ba0:	30 e0       	ldi	r19, 0x00	; 0
    2ba2:	4a ef       	ldi	r20, 0xFA	; 250
    2ba4:	54 e4       	ldi	r21, 0x44	; 68
    2ba6:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    2baa:	dc 01       	movw	r26, r24
    2bac:	cb 01       	movw	r24, r22
    2bae:	8f 83       	std	Y+7, r24	; 0x07
    2bb0:	98 87       	std	Y+8, r25	; 0x08
    2bb2:	a9 87       	std	Y+9, r26	; 0x09
    2bb4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2bb6:	6f 81       	ldd	r22, Y+7	; 0x07
    2bb8:	78 85       	ldd	r23, Y+8	; 0x08
    2bba:	89 85       	ldd	r24, Y+9	; 0x09
    2bbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bbe:	20 e0       	ldi	r18, 0x00	; 0
    2bc0:	30 e0       	ldi	r19, 0x00	; 0
    2bc2:	40 e8       	ldi	r20, 0x80	; 128
    2bc4:	5f e3       	ldi	r21, 0x3F	; 63
    2bc6:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    2bca:	88 23       	and	r24, r24
    2bcc:	2c f4       	brge	.+10     	; 0x2bd8 <CLCD_voidSendData+0x9c>
		__ticks = 1;
    2bce:	81 e0       	ldi	r24, 0x01	; 1
    2bd0:	90 e0       	ldi	r25, 0x00	; 0
    2bd2:	9e 83       	std	Y+6, r25	; 0x06
    2bd4:	8d 83       	std	Y+5, r24	; 0x05
    2bd6:	3f c0       	rjmp	.+126    	; 0x2c56 <CLCD_voidSendData+0x11a>
	else if (__tmp > 65535)
    2bd8:	6f 81       	ldd	r22, Y+7	; 0x07
    2bda:	78 85       	ldd	r23, Y+8	; 0x08
    2bdc:	89 85       	ldd	r24, Y+9	; 0x09
    2bde:	9a 85       	ldd	r25, Y+10	; 0x0a
    2be0:	20 e0       	ldi	r18, 0x00	; 0
    2be2:	3f ef       	ldi	r19, 0xFF	; 255
    2be4:	4f e7       	ldi	r20, 0x7F	; 127
    2be6:	57 e4       	ldi	r21, 0x47	; 71
    2be8:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    2bec:	18 16       	cp	r1, r24
    2bee:	4c f5       	brge	.+82     	; 0x2c42 <CLCD_voidSendData+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bf0:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bf2:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bf4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bf6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bf8:	20 e0       	ldi	r18, 0x00	; 0
    2bfa:	30 e0       	ldi	r19, 0x00	; 0
    2bfc:	40 e2       	ldi	r20, 0x20	; 32
    2bfe:	51 e4       	ldi	r21, 0x41	; 65
    2c00:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    2c04:	dc 01       	movw	r26, r24
    2c06:	cb 01       	movw	r24, r22
    2c08:	bc 01       	movw	r22, r24
    2c0a:	cd 01       	movw	r24, r26
    2c0c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2c10:	dc 01       	movw	r26, r24
    2c12:	cb 01       	movw	r24, r22
    2c14:	9e 83       	std	Y+6, r25	; 0x06
    2c16:	8d 83       	std	Y+5, r24	; 0x05
    2c18:	0f c0       	rjmp	.+30     	; 0x2c38 <CLCD_voidSendData+0xfc>
    2c1a:	88 ec       	ldi	r24, 0xC8	; 200
    2c1c:	90 e0       	ldi	r25, 0x00	; 0
    2c1e:	9c 83       	std	Y+4, r25	; 0x04
    2c20:	8b 83       	std	Y+3, r24	; 0x03
    2c22:	8b 81       	ldd	r24, Y+3	; 0x03
    2c24:	9c 81       	ldd	r25, Y+4	; 0x04
    2c26:	01 97       	sbiw	r24, 0x01	; 1
    2c28:	f1 f7       	brne	.-4      	; 0x2c26 <CLCD_voidSendData+0xea>
    2c2a:	9c 83       	std	Y+4, r25	; 0x04
    2c2c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c2e:	8d 81       	ldd	r24, Y+5	; 0x05
    2c30:	9e 81       	ldd	r25, Y+6	; 0x06
    2c32:	01 97       	sbiw	r24, 0x01	; 1
    2c34:	9e 83       	std	Y+6, r25	; 0x06
    2c36:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c38:	8d 81       	ldd	r24, Y+5	; 0x05
    2c3a:	9e 81       	ldd	r25, Y+6	; 0x06
    2c3c:	00 97       	sbiw	r24, 0x00	; 0
    2c3e:	69 f7       	brne	.-38     	; 0x2c1a <CLCD_voidSendData+0xde>
    2c40:	14 c0       	rjmp	.+40     	; 0x2c6a <CLCD_voidSendData+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c42:	6f 81       	ldd	r22, Y+7	; 0x07
    2c44:	78 85       	ldd	r23, Y+8	; 0x08
    2c46:	89 85       	ldd	r24, Y+9	; 0x09
    2c48:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c4a:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2c4e:	dc 01       	movw	r26, r24
    2c50:	cb 01       	movw	r24, r22
    2c52:	9e 83       	std	Y+6, r25	; 0x06
    2c54:	8d 83       	std	Y+5, r24	; 0x05
    2c56:	8d 81       	ldd	r24, Y+5	; 0x05
    2c58:	9e 81       	ldd	r25, Y+6	; 0x06
    2c5a:	9a 83       	std	Y+2, r25	; 0x02
    2c5c:	89 83       	std	Y+1, r24	; 0x01
    2c5e:	89 81       	ldd	r24, Y+1	; 0x01
    2c60:	9a 81       	ldd	r25, Y+2	; 0x02
    2c62:	01 97       	sbiw	r24, 0x01	; 1
    2c64:	f1 f7       	brne	.-4      	; 0x2c62 <CLCD_voidSendData+0x126>
    2c66:	9a 83       	std	Y+2, r25	; 0x02
    2c68:	89 83       	std	Y+1, r24	; 0x01

	#endif

	_delay_ms(1);

}
    2c6a:	2f 96       	adiw	r28, 0x0f	; 15
    2c6c:	0f b6       	in	r0, 0x3f	; 63
    2c6e:	f8 94       	cli
    2c70:	de bf       	out	0x3e, r29	; 62
    2c72:	0f be       	out	0x3f, r0	; 63
    2c74:	cd bf       	out	0x3d, r28	; 61
    2c76:	cf 91       	pop	r28
    2c78:	df 91       	pop	r29
    2c7a:	08 95       	ret

00002c7c <CLCD_voidSendCommand>:
* Parameters :
            => Copy_u8Command --> Command number
* return : nothing
*Hint : RS pin Mode is the difference between this function and the previous (CLCD_voidSendData)
*/
void CLCD_voidSendCommand ( u8 Copy_u8Command ){
    2c7c:	df 93       	push	r29
    2c7e:	cf 93       	push	r28
    2c80:	cd b7       	in	r28, 0x3d	; 61
    2c82:	de b7       	in	r29, 0x3e	; 62
    2c84:	2f 97       	sbiw	r28, 0x0f	; 15
    2c86:	0f b6       	in	r0, 0x3f	; 63
    2c88:	f8 94       	cli
    2c8a:	de bf       	out	0x3e, r29	; 62
    2c8c:	0f be       	out	0x3f, r0	; 63
    2c8e:	cd bf       	out	0x3d, r28	; 61
    2c90:	8f 87       	std	Y+15, r24	; 0x0f
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2c92:	81 e0       	ldi	r24, 0x01	; 1
    2c94:	61 e0       	ldi	r22, 0x01	; 1
    2c96:	40 e0       	ldi	r20, 0x00	; 0
    2c98:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2c9c:	81 e0       	ldi	r24, 0x01	; 1
    2c9e:	62 e0       	ldi	r22, 0x02	; 2
    2ca0:	40 e0       	ldi	r20, 0x00	; 0
    2ca2:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2ca6:	8f 85       	ldd	r24, Y+15	; 0x0f
    2ca8:	98 2f       	mov	r25, r24
    2caa:	92 95       	swap	r25
    2cac:	9f 70       	andi	r25, 0x0F	; 15
    2cae:	80 e0       	ldi	r24, 0x00	; 0
    2cb0:	69 2f       	mov	r22, r25
    2cb2:	0e 94 ad 23 	call	0x475a	; 0x475a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2cb6:	0e 94 a2 1c 	call	0x3944	; 0x3944 <CLCD_voidSendFallingEdge>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2cba:	80 e0       	ldi	r24, 0x00	; 0
    2cbc:	6f 85       	ldd	r22, Y+15	; 0x0f
    2cbe:	0e 94 ad 23 	call	0x475a	; 0x475a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2cc2:	0e 94 a2 1c 	call	0x3944	; 0x3944 <CLCD_voidSendFallingEdge>
    2cc6:	80 e0       	ldi	r24, 0x00	; 0
    2cc8:	90 e0       	ldi	r25, 0x00	; 0
    2cca:	a0 e8       	ldi	r26, 0x80	; 128
    2ccc:	bf e3       	ldi	r27, 0x3F	; 63
    2cce:	8b 87       	std	Y+11, r24	; 0x0b
    2cd0:	9c 87       	std	Y+12, r25	; 0x0c
    2cd2:	ad 87       	std	Y+13, r26	; 0x0d
    2cd4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2cd6:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cd8:	7c 85       	ldd	r23, Y+12	; 0x0c
    2cda:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cdc:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cde:	20 e0       	ldi	r18, 0x00	; 0
    2ce0:	30 e0       	ldi	r19, 0x00	; 0
    2ce2:	4a ef       	ldi	r20, 0xFA	; 250
    2ce4:	54 e4       	ldi	r21, 0x44	; 68
    2ce6:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    2cea:	dc 01       	movw	r26, r24
    2cec:	cb 01       	movw	r24, r22
    2cee:	8f 83       	std	Y+7, r24	; 0x07
    2cf0:	98 87       	std	Y+8, r25	; 0x08
    2cf2:	a9 87       	std	Y+9, r26	; 0x09
    2cf4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2cf6:	6f 81       	ldd	r22, Y+7	; 0x07
    2cf8:	78 85       	ldd	r23, Y+8	; 0x08
    2cfa:	89 85       	ldd	r24, Y+9	; 0x09
    2cfc:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cfe:	20 e0       	ldi	r18, 0x00	; 0
    2d00:	30 e0       	ldi	r19, 0x00	; 0
    2d02:	40 e8       	ldi	r20, 0x80	; 128
    2d04:	5f e3       	ldi	r21, 0x3F	; 63
    2d06:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    2d0a:	88 23       	and	r24, r24
    2d0c:	2c f4       	brge	.+10     	; 0x2d18 <CLCD_voidSendCommand+0x9c>
		__ticks = 1;
    2d0e:	81 e0       	ldi	r24, 0x01	; 1
    2d10:	90 e0       	ldi	r25, 0x00	; 0
    2d12:	9e 83       	std	Y+6, r25	; 0x06
    2d14:	8d 83       	std	Y+5, r24	; 0x05
    2d16:	3f c0       	rjmp	.+126    	; 0x2d96 <CLCD_voidSendCommand+0x11a>
	else if (__tmp > 65535)
    2d18:	6f 81       	ldd	r22, Y+7	; 0x07
    2d1a:	78 85       	ldd	r23, Y+8	; 0x08
    2d1c:	89 85       	ldd	r24, Y+9	; 0x09
    2d1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d20:	20 e0       	ldi	r18, 0x00	; 0
    2d22:	3f ef       	ldi	r19, 0xFF	; 255
    2d24:	4f e7       	ldi	r20, 0x7F	; 127
    2d26:	57 e4       	ldi	r21, 0x47	; 71
    2d28:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    2d2c:	18 16       	cp	r1, r24
    2d2e:	4c f5       	brge	.+82     	; 0x2d82 <CLCD_voidSendCommand+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d30:	6b 85       	ldd	r22, Y+11	; 0x0b
    2d32:	7c 85       	ldd	r23, Y+12	; 0x0c
    2d34:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d36:	9e 85       	ldd	r25, Y+14	; 0x0e
    2d38:	20 e0       	ldi	r18, 0x00	; 0
    2d3a:	30 e0       	ldi	r19, 0x00	; 0
    2d3c:	40 e2       	ldi	r20, 0x20	; 32
    2d3e:	51 e4       	ldi	r21, 0x41	; 65
    2d40:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    2d44:	dc 01       	movw	r26, r24
    2d46:	cb 01       	movw	r24, r22
    2d48:	bc 01       	movw	r22, r24
    2d4a:	cd 01       	movw	r24, r26
    2d4c:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2d50:	dc 01       	movw	r26, r24
    2d52:	cb 01       	movw	r24, r22
    2d54:	9e 83       	std	Y+6, r25	; 0x06
    2d56:	8d 83       	std	Y+5, r24	; 0x05
    2d58:	0f c0       	rjmp	.+30     	; 0x2d78 <CLCD_voidSendCommand+0xfc>
    2d5a:	88 ec       	ldi	r24, 0xC8	; 200
    2d5c:	90 e0       	ldi	r25, 0x00	; 0
    2d5e:	9c 83       	std	Y+4, r25	; 0x04
    2d60:	8b 83       	std	Y+3, r24	; 0x03
    2d62:	8b 81       	ldd	r24, Y+3	; 0x03
    2d64:	9c 81       	ldd	r25, Y+4	; 0x04
    2d66:	01 97       	sbiw	r24, 0x01	; 1
    2d68:	f1 f7       	brne	.-4      	; 0x2d66 <CLCD_voidSendCommand+0xea>
    2d6a:	9c 83       	std	Y+4, r25	; 0x04
    2d6c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d6e:	8d 81       	ldd	r24, Y+5	; 0x05
    2d70:	9e 81       	ldd	r25, Y+6	; 0x06
    2d72:	01 97       	sbiw	r24, 0x01	; 1
    2d74:	9e 83       	std	Y+6, r25	; 0x06
    2d76:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d78:	8d 81       	ldd	r24, Y+5	; 0x05
    2d7a:	9e 81       	ldd	r25, Y+6	; 0x06
    2d7c:	00 97       	sbiw	r24, 0x00	; 0
    2d7e:	69 f7       	brne	.-38     	; 0x2d5a <CLCD_voidSendCommand+0xde>
    2d80:	14 c0       	rjmp	.+40     	; 0x2daa <CLCD_voidSendCommand+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d82:	6f 81       	ldd	r22, Y+7	; 0x07
    2d84:	78 85       	ldd	r23, Y+8	; 0x08
    2d86:	89 85       	ldd	r24, Y+9	; 0x09
    2d88:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d8a:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    2d8e:	dc 01       	movw	r26, r24
    2d90:	cb 01       	movw	r24, r22
    2d92:	9e 83       	std	Y+6, r25	; 0x06
    2d94:	8d 83       	std	Y+5, r24	; 0x05
    2d96:	8d 81       	ldd	r24, Y+5	; 0x05
    2d98:	9e 81       	ldd	r25, Y+6	; 0x06
    2d9a:	9a 83       	std	Y+2, r25	; 0x02
    2d9c:	89 83       	std	Y+1, r24	; 0x01
    2d9e:	89 81       	ldd	r24, Y+1	; 0x01
    2da0:	9a 81       	ldd	r25, Y+2	; 0x02
    2da2:	01 97       	sbiw	r24, 0x01	; 1
    2da4:	f1 f7       	brne	.-4      	; 0x2da2 <CLCD_voidSendCommand+0x126>
    2da6:	9a 83       	std	Y+2, r25	; 0x02
    2da8:	89 83       	std	Y+1, r24	; 0x01

	#endif

	_delay_ms(1);

}
    2daa:	2f 96       	adiw	r28, 0x0f	; 15
    2dac:	0f b6       	in	r0, 0x3f	; 63
    2dae:	f8 94       	cli
    2db0:	de bf       	out	0x3e, r29	; 62
    2db2:	0f be       	out	0x3f, r0	; 63
    2db4:	cd bf       	out	0x3d, r28	; 61
    2db6:	cf 91       	pop	r28
    2db8:	df 91       	pop	r29
    2dba:	08 95       	ret

00002dbc <CLCD_voidSendString>:
* Breif : This Function send string to the port which is defined in config.h
* Parameters :
            => * Copy_u8ptrString  --> Pointer to the string
* return : nothing
*/
void CLCD_voidSendString  ( const u8 * Copy_u8ptrString ){
    2dbc:	df 93       	push	r29
    2dbe:	cf 93       	push	r28
    2dc0:	00 d0       	rcall	.+0      	; 0x2dc2 <CLCD_voidSendString+0x6>
    2dc2:	0f 92       	push	r0
    2dc4:	cd b7       	in	r28, 0x3d	; 61
    2dc6:	de b7       	in	r29, 0x3e	; 62
    2dc8:	9b 83       	std	Y+3, r25	; 0x03
    2dca:	8a 83       	std	Y+2, r24	; 0x02

	u8 LOC_u8Iterator = 0 ;
    2dcc:	19 82       	std	Y+1, r1	; 0x01
    2dce:	0e c0       	rjmp	.+28     	; 0x2dec <CLCD_voidSendString+0x30>

	while( Copy_u8ptrString[LOC_u8Iterator] != '\0' ){

		CLCD_voidSendData( Copy_u8ptrString[LOC_u8Iterator] );
    2dd0:	89 81       	ldd	r24, Y+1	; 0x01
    2dd2:	28 2f       	mov	r18, r24
    2dd4:	30 e0       	ldi	r19, 0x00	; 0
    2dd6:	8a 81       	ldd	r24, Y+2	; 0x02
    2dd8:	9b 81       	ldd	r25, Y+3	; 0x03
    2dda:	fc 01       	movw	r30, r24
    2ddc:	e2 0f       	add	r30, r18
    2dde:	f3 1f       	adc	r31, r19
    2de0:	80 81       	ld	r24, Z
    2de2:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <CLCD_voidSendData>
		LOC_u8Iterator++ ;
    2de6:	89 81       	ldd	r24, Y+1	; 0x01
    2de8:	8f 5f       	subi	r24, 0xFF	; 255
    2dea:	89 83       	std	Y+1, r24	; 0x01
*/
void CLCD_voidSendString  ( const u8 * Copy_u8ptrString ){

	u8 LOC_u8Iterator = 0 ;

	while( Copy_u8ptrString[LOC_u8Iterator] != '\0' ){
    2dec:	89 81       	ldd	r24, Y+1	; 0x01
    2dee:	28 2f       	mov	r18, r24
    2df0:	30 e0       	ldi	r19, 0x00	; 0
    2df2:	8a 81       	ldd	r24, Y+2	; 0x02
    2df4:	9b 81       	ldd	r25, Y+3	; 0x03
    2df6:	fc 01       	movw	r30, r24
    2df8:	e2 0f       	add	r30, r18
    2dfa:	f3 1f       	adc	r31, r19
    2dfc:	80 81       	ld	r24, Z
    2dfe:	88 23       	and	r24, r24
    2e00:	39 f7       	brne	.-50     	; 0x2dd0 <CLCD_voidSendString+0x14>
		CLCD_voidSendData( Copy_u8ptrString[LOC_u8Iterator] );
		LOC_u8Iterator++ ;

	}

}
    2e02:	0f 90       	pop	r0
    2e04:	0f 90       	pop	r0
    2e06:	0f 90       	pop	r0
    2e08:	cf 91       	pop	r28
    2e0a:	df 91       	pop	r29
    2e0c:	08 95       	ret

00002e0e <CLCD_voidSendNumber>:
* Breif : This Function send number to the port which is defined in config.h
* Parameters :
            => Copy_u64Number --> number that you want to display
* return : nothing
*/
void CLCD_voidSendNumber   ( u64 Copy_u64Number    ){
    2e0e:	af 92       	push	r10
    2e10:	bf 92       	push	r11
    2e12:	cf 92       	push	r12
    2e14:	df 92       	push	r13
    2e16:	ef 92       	push	r14
    2e18:	ff 92       	push	r15
    2e1a:	0f 93       	push	r16
    2e1c:	1f 93       	push	r17
    2e1e:	df 93       	push	r29
    2e20:	cf 93       	push	r28
    2e22:	cd b7       	in	r28, 0x3d	; 61
    2e24:	de b7       	in	r29, 0x3e	; 62
    2e26:	c6 56       	subi	r28, 0x66	; 102
    2e28:	d0 40       	sbci	r29, 0x00	; 0
    2e2a:	0f b6       	in	r0, 0x3f	; 63
    2e2c:	f8 94       	cli
    2e2e:	de bf       	out	0x3e, r29	; 62
    2e30:	0f be       	out	0x3f, r0	; 63
    2e32:	cd bf       	out	0x3d, r28	; 61
    2e34:	29 87       	std	Y+9, r18	; 0x09
    2e36:	3a 87       	std	Y+10, r19	; 0x0a
    2e38:	4b 87       	std	Y+11, r20	; 0x0b
    2e3a:	5c 87       	std	Y+12, r21	; 0x0c
    2e3c:	6d 87       	std	Y+13, r22	; 0x0d
    2e3e:	7e 87       	std	Y+14, r23	; 0x0e
    2e40:	8f 87       	std	Y+15, r24	; 0x0f
    2e42:	98 8b       	std	Y+16, r25	; 0x10

	u64 LOC_u64Reversed = 1 ;
    2e44:	81 e0       	ldi	r24, 0x01	; 1
    2e46:	89 83       	std	Y+1, r24	; 0x01
    2e48:	1a 82       	std	Y+2, r1	; 0x02
    2e4a:	1b 82       	std	Y+3, r1	; 0x03
    2e4c:	1c 82       	std	Y+4, r1	; 0x04
    2e4e:	1d 82       	std	Y+5, r1	; 0x05
    2e50:	1e 82       	std	Y+6, r1	; 0x06
    2e52:	1f 82       	std	Y+7, r1	; 0x07
    2e54:	18 86       	std	Y+8, r1	; 0x08

	if( Copy_u64Number == 0 ){ CLCD_voidSendData('0'); }
    2e56:	89 85       	ldd	r24, Y+9	; 0x09
    2e58:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e5a:	89 2b       	or	r24, r25
    2e5c:	9b 85       	ldd	r25, Y+11	; 0x0b
    2e5e:	89 2b       	or	r24, r25
    2e60:	9c 85       	ldd	r25, Y+12	; 0x0c
    2e62:	89 2b       	or	r24, r25
    2e64:	9d 85       	ldd	r25, Y+13	; 0x0d
    2e66:	89 2b       	or	r24, r25
    2e68:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e6a:	89 2b       	or	r24, r25
    2e6c:	9f 85       	ldd	r25, Y+15	; 0x0f
    2e6e:	89 2b       	or	r24, r25
    2e70:	98 89       	ldd	r25, Y+16	; 0x10
    2e72:	89 2b       	or	r24, r25
    2e74:	88 23       	and	r24, r24
    2e76:	09 f0       	breq	.+2      	; 0x2e7a <CLCD_voidSendNumber+0x6c>
    2e78:	62 c3       	rjmp	.+1732   	; 0x353e <CLCD_voidSendNumber+0x730>
    2e7a:	80 e3       	ldi	r24, 0x30	; 48
    2e7c:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <CLCD_voidSendData>
    2e80:	ef c3       	rjmp	.+2014   	; 0x3660 <CLCD_voidSendNumber+0x852>

	else{

		while( Copy_u64Number != 0 ){

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
    2e82:	29 81       	ldd	r18, Y+1	; 0x01
    2e84:	3a 81       	ldd	r19, Y+2	; 0x02
    2e86:	4b 81       	ldd	r20, Y+3	; 0x03
    2e88:	5c 81       	ldd	r21, Y+4	; 0x04
    2e8a:	6d 81       	ldd	r22, Y+5	; 0x05
    2e8c:	7e 81       	ldd	r23, Y+6	; 0x06
    2e8e:	8f 81       	ldd	r24, Y+7	; 0x07
    2e90:	98 85       	ldd	r25, Y+8	; 0x08
    2e92:	a2 2e       	mov	r10, r18
    2e94:	b3 2e       	mov	r11, r19
    2e96:	c4 2e       	mov	r12, r20
    2e98:	d5 2e       	mov	r13, r21
    2e9a:	e6 2e       	mov	r14, r22
    2e9c:	f7 2e       	mov	r15, r23
    2e9e:	08 2f       	mov	r16, r24
    2ea0:	19 2f       	mov	r17, r25
    2ea2:	2a 2d       	mov	r18, r10
    2ea4:	3b 2d       	mov	r19, r11
    2ea6:	4c 2d       	mov	r20, r12
    2ea8:	5d 2d       	mov	r21, r13
    2eaa:	6e 2d       	mov	r22, r14
    2eac:	7f 2d       	mov	r23, r15
    2eae:	80 2f       	mov	r24, r16
    2eb0:	91 2f       	mov	r25, r17
    2eb2:	01 e0       	ldi	r16, 0x01	; 1
    2eb4:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    2eb8:	29 a3       	std	Y+33, r18	; 0x21
    2eba:	3a a3       	std	Y+34, r19	; 0x22
    2ebc:	4b a3       	std	Y+35, r20	; 0x23
    2ebe:	5c a3       	std	Y+36, r21	; 0x24
    2ec0:	6d a3       	std	Y+37, r22	; 0x25
    2ec2:	7e a3       	std	Y+38, r23	; 0x26
    2ec4:	8f a3       	std	Y+39, r24	; 0x27
    2ec6:	98 a7       	std	Y+40, r25	; 0x28
    2ec8:	29 a1       	ldd	r18, Y+33	; 0x21
    2eca:	3a a1       	ldd	r19, Y+34	; 0x22
    2ecc:	4b a1       	ldd	r20, Y+35	; 0x23
    2ece:	5c a1       	ldd	r21, Y+36	; 0x24
    2ed0:	6d a1       	ldd	r22, Y+37	; 0x25
    2ed2:	7e a1       	ldd	r23, Y+38	; 0x26
    2ed4:	8f a1       	ldd	r24, Y+39	; 0x27
    2ed6:	98 a5       	ldd	r25, Y+40	; 0x28
    2ed8:	02 e0       	ldi	r16, 0x02	; 2
    2eda:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    2ede:	29 a7       	std	Y+41, r18	; 0x29
    2ee0:	3a a7       	std	Y+42, r19	; 0x2a
    2ee2:	4b a7       	std	Y+43, r20	; 0x2b
    2ee4:	5c a7       	std	Y+44, r21	; 0x2c
    2ee6:	6d a7       	std	Y+45, r22	; 0x2d
    2ee8:	7e a7       	std	Y+46, r23	; 0x2e
    2eea:	8f a7       	std	Y+47, r24	; 0x2f
    2eec:	98 ab       	std	Y+48, r25	; 0x30
    2eee:	89 a1       	ldd	r24, Y+33	; 0x21
    2ef0:	99 a5       	ldd	r25, Y+41	; 0x29
    2ef2:	89 0f       	add	r24, r25
    2ef4:	89 ab       	std	Y+49, r24	; 0x31
    2ef6:	81 e0       	ldi	r24, 0x01	; 1
    2ef8:	89 af       	std	Y+57, r24	; 0x39
    2efa:	99 a9       	ldd	r25, Y+49	; 0x31
    2efc:	89 a1       	ldd	r24, Y+33	; 0x21
    2efe:	98 17       	cp	r25, r24
    2f00:	08 f0       	brcs	.+2      	; 0x2f04 <CLCD_voidSendNumber+0xf6>
    2f02:	19 ae       	std	Y+57, r1	; 0x39
    2f04:	9a a1       	ldd	r25, Y+34	; 0x22
    2f06:	8a a5       	ldd	r24, Y+42	; 0x2a
    2f08:	98 0f       	add	r25, r24
    2f0a:	9a ab       	std	Y+50, r25	; 0x32
    2f0c:	91 e0       	ldi	r25, 0x01	; 1
    2f0e:	9a af       	std	Y+58, r25	; 0x3a
    2f10:	8a a9       	ldd	r24, Y+50	; 0x32
    2f12:	9a a1       	ldd	r25, Y+34	; 0x22
    2f14:	89 17       	cp	r24, r25
    2f16:	08 f0       	brcs	.+2      	; 0x2f1a <CLCD_voidSendNumber+0x10c>
    2f18:	1a ae       	std	Y+58, r1	; 0x3a
    2f1a:	89 ad       	ldd	r24, Y+57	; 0x39
    2f1c:	9a a9       	ldd	r25, Y+50	; 0x32
    2f1e:	89 0f       	add	r24, r25
    2f20:	8b af       	std	Y+59, r24	; 0x3b
    2f22:	81 e0       	ldi	r24, 0x01	; 1
    2f24:	8c af       	std	Y+60, r24	; 0x3c
    2f26:	9b ad       	ldd	r25, Y+59	; 0x3b
    2f28:	8a a9       	ldd	r24, Y+50	; 0x32
    2f2a:	98 17       	cp	r25, r24
    2f2c:	08 f0       	brcs	.+2      	; 0x2f30 <CLCD_voidSendNumber+0x122>
    2f2e:	1c ae       	std	Y+60, r1	; 0x3c
    2f30:	9a ad       	ldd	r25, Y+58	; 0x3a
    2f32:	8c ad       	ldd	r24, Y+60	; 0x3c
    2f34:	98 2b       	or	r25, r24
    2f36:	9a af       	std	Y+58, r25	; 0x3a
    2f38:	9b ad       	ldd	r25, Y+59	; 0x3b
    2f3a:	9a ab       	std	Y+50, r25	; 0x32
    2f3c:	8b a1       	ldd	r24, Y+35	; 0x23
    2f3e:	9b a5       	ldd	r25, Y+43	; 0x2b
    2f40:	89 0f       	add	r24, r25
    2f42:	8b ab       	std	Y+51, r24	; 0x33
    2f44:	81 e0       	ldi	r24, 0x01	; 1
    2f46:	8d af       	std	Y+61, r24	; 0x3d
    2f48:	9b a9       	ldd	r25, Y+51	; 0x33
    2f4a:	8b a1       	ldd	r24, Y+35	; 0x23
    2f4c:	98 17       	cp	r25, r24
    2f4e:	08 f0       	brcs	.+2      	; 0x2f52 <CLCD_voidSendNumber+0x144>
    2f50:	1d ae       	std	Y+61, r1	; 0x3d
    2f52:	9a ad       	ldd	r25, Y+58	; 0x3a
    2f54:	8b a9       	ldd	r24, Y+51	; 0x33
    2f56:	98 0f       	add	r25, r24
    2f58:	9e af       	std	Y+62, r25	; 0x3e
    2f5a:	91 e0       	ldi	r25, 0x01	; 1
    2f5c:	9f af       	std	Y+63, r25	; 0x3f
    2f5e:	8e ad       	ldd	r24, Y+62	; 0x3e
    2f60:	9b a9       	ldd	r25, Y+51	; 0x33
    2f62:	89 17       	cp	r24, r25
    2f64:	08 f0       	brcs	.+2      	; 0x2f68 <CLCD_voidSendNumber+0x15a>
    2f66:	1f ae       	std	Y+63, r1	; 0x3f
    2f68:	8d ad       	ldd	r24, Y+61	; 0x3d
    2f6a:	9f ad       	ldd	r25, Y+63	; 0x3f
    2f6c:	89 2b       	or	r24, r25
    2f6e:	8d af       	std	Y+61, r24	; 0x3d
    2f70:	8e ad       	ldd	r24, Y+62	; 0x3e
    2f72:	8b ab       	std	Y+51, r24	; 0x33
    2f74:	9c a1       	ldd	r25, Y+36	; 0x24
    2f76:	8c a5       	ldd	r24, Y+44	; 0x2c
    2f78:	98 0f       	add	r25, r24
    2f7a:	9c ab       	std	Y+52, r25	; 0x34
    2f7c:	91 e0       	ldi	r25, 0x01	; 1
    2f7e:	21 96       	adiw	r28, 0x01	; 1
    2f80:	9f af       	std	Y+63, r25	; 0x3f
    2f82:	21 97       	sbiw	r28, 0x01	; 1
    2f84:	8c a9       	ldd	r24, Y+52	; 0x34
    2f86:	9c a1       	ldd	r25, Y+36	; 0x24
    2f88:	89 17       	cp	r24, r25
    2f8a:	18 f0       	brcs	.+6      	; 0x2f92 <CLCD_voidSendNumber+0x184>
    2f8c:	21 96       	adiw	r28, 0x01	; 1
    2f8e:	1f ae       	std	Y+63, r1	; 0x3f
    2f90:	21 97       	sbiw	r28, 0x01	; 1
    2f92:	8d ad       	ldd	r24, Y+61	; 0x3d
    2f94:	9c a9       	ldd	r25, Y+52	; 0x34
    2f96:	89 0f       	add	r24, r25
    2f98:	22 96       	adiw	r28, 0x02	; 2
    2f9a:	8f af       	std	Y+63, r24	; 0x3f
    2f9c:	22 97       	sbiw	r28, 0x02	; 2
    2f9e:	81 e0       	ldi	r24, 0x01	; 1
    2fa0:	23 96       	adiw	r28, 0x03	; 3
    2fa2:	8f af       	std	Y+63, r24	; 0x3f
    2fa4:	23 97       	sbiw	r28, 0x03	; 3
    2fa6:	22 96       	adiw	r28, 0x02	; 2
    2fa8:	9f ad       	ldd	r25, Y+63	; 0x3f
    2faa:	22 97       	sbiw	r28, 0x02	; 2
    2fac:	8c a9       	ldd	r24, Y+52	; 0x34
    2fae:	98 17       	cp	r25, r24
    2fb0:	18 f0       	brcs	.+6      	; 0x2fb8 <CLCD_voidSendNumber+0x1aa>
    2fb2:	23 96       	adiw	r28, 0x03	; 3
    2fb4:	1f ae       	std	Y+63, r1	; 0x3f
    2fb6:	23 97       	sbiw	r28, 0x03	; 3
    2fb8:	21 96       	adiw	r28, 0x01	; 1
    2fba:	9f ad       	ldd	r25, Y+63	; 0x3f
    2fbc:	21 97       	sbiw	r28, 0x01	; 1
    2fbe:	23 96       	adiw	r28, 0x03	; 3
    2fc0:	8f ad       	ldd	r24, Y+63	; 0x3f
    2fc2:	23 97       	sbiw	r28, 0x03	; 3
    2fc4:	98 2b       	or	r25, r24
    2fc6:	21 96       	adiw	r28, 0x01	; 1
    2fc8:	9f af       	std	Y+63, r25	; 0x3f
    2fca:	21 97       	sbiw	r28, 0x01	; 1
    2fcc:	22 96       	adiw	r28, 0x02	; 2
    2fce:	9f ad       	ldd	r25, Y+63	; 0x3f
    2fd0:	22 97       	sbiw	r28, 0x02	; 2
    2fd2:	9c ab       	std	Y+52, r25	; 0x34
    2fd4:	8d a1       	ldd	r24, Y+37	; 0x25
    2fd6:	9d a5       	ldd	r25, Y+45	; 0x2d
    2fd8:	89 0f       	add	r24, r25
    2fda:	8d ab       	std	Y+53, r24	; 0x35
    2fdc:	81 e0       	ldi	r24, 0x01	; 1
    2fde:	24 96       	adiw	r28, 0x04	; 4
    2fe0:	8f af       	std	Y+63, r24	; 0x3f
    2fe2:	24 97       	sbiw	r28, 0x04	; 4
    2fe4:	9d a9       	ldd	r25, Y+53	; 0x35
    2fe6:	8d a1       	ldd	r24, Y+37	; 0x25
    2fe8:	98 17       	cp	r25, r24
    2fea:	18 f0       	brcs	.+6      	; 0x2ff2 <CLCD_voidSendNumber+0x1e4>
    2fec:	24 96       	adiw	r28, 0x04	; 4
    2fee:	1f ae       	std	Y+63, r1	; 0x3f
    2ff0:	24 97       	sbiw	r28, 0x04	; 4
    2ff2:	21 96       	adiw	r28, 0x01	; 1
    2ff4:	9f ad       	ldd	r25, Y+63	; 0x3f
    2ff6:	21 97       	sbiw	r28, 0x01	; 1
    2ff8:	8d a9       	ldd	r24, Y+53	; 0x35
    2ffa:	98 0f       	add	r25, r24
    2ffc:	25 96       	adiw	r28, 0x05	; 5
    2ffe:	9f af       	std	Y+63, r25	; 0x3f
    3000:	25 97       	sbiw	r28, 0x05	; 5
    3002:	91 e0       	ldi	r25, 0x01	; 1
    3004:	26 96       	adiw	r28, 0x06	; 6
    3006:	9f af       	std	Y+63, r25	; 0x3f
    3008:	26 97       	sbiw	r28, 0x06	; 6
    300a:	25 96       	adiw	r28, 0x05	; 5
    300c:	8f ad       	ldd	r24, Y+63	; 0x3f
    300e:	25 97       	sbiw	r28, 0x05	; 5
    3010:	9d a9       	ldd	r25, Y+53	; 0x35
    3012:	89 17       	cp	r24, r25
    3014:	18 f0       	brcs	.+6      	; 0x301c <CLCD_voidSendNumber+0x20e>
    3016:	26 96       	adiw	r28, 0x06	; 6
    3018:	1f ae       	std	Y+63, r1	; 0x3f
    301a:	26 97       	sbiw	r28, 0x06	; 6
    301c:	24 96       	adiw	r28, 0x04	; 4
    301e:	8f ad       	ldd	r24, Y+63	; 0x3f
    3020:	24 97       	sbiw	r28, 0x04	; 4
    3022:	26 96       	adiw	r28, 0x06	; 6
    3024:	9f ad       	ldd	r25, Y+63	; 0x3f
    3026:	26 97       	sbiw	r28, 0x06	; 6
    3028:	89 2b       	or	r24, r25
    302a:	24 96       	adiw	r28, 0x04	; 4
    302c:	8f af       	std	Y+63, r24	; 0x3f
    302e:	24 97       	sbiw	r28, 0x04	; 4
    3030:	25 96       	adiw	r28, 0x05	; 5
    3032:	8f ad       	ldd	r24, Y+63	; 0x3f
    3034:	25 97       	sbiw	r28, 0x05	; 5
    3036:	8d ab       	std	Y+53, r24	; 0x35
    3038:	9e a1       	ldd	r25, Y+38	; 0x26
    303a:	8e a5       	ldd	r24, Y+46	; 0x2e
    303c:	98 0f       	add	r25, r24
    303e:	9e ab       	std	Y+54, r25	; 0x36
    3040:	91 e0       	ldi	r25, 0x01	; 1
    3042:	27 96       	adiw	r28, 0x07	; 7
    3044:	9f af       	std	Y+63, r25	; 0x3f
    3046:	27 97       	sbiw	r28, 0x07	; 7
    3048:	8e a9       	ldd	r24, Y+54	; 0x36
    304a:	9e a1       	ldd	r25, Y+38	; 0x26
    304c:	89 17       	cp	r24, r25
    304e:	18 f0       	brcs	.+6      	; 0x3056 <CLCD_voidSendNumber+0x248>
    3050:	27 96       	adiw	r28, 0x07	; 7
    3052:	1f ae       	std	Y+63, r1	; 0x3f
    3054:	27 97       	sbiw	r28, 0x07	; 7
    3056:	24 96       	adiw	r28, 0x04	; 4
    3058:	8f ad       	ldd	r24, Y+63	; 0x3f
    305a:	24 97       	sbiw	r28, 0x04	; 4
    305c:	9e a9       	ldd	r25, Y+54	; 0x36
    305e:	89 0f       	add	r24, r25
    3060:	28 96       	adiw	r28, 0x08	; 8
    3062:	8f af       	std	Y+63, r24	; 0x3f
    3064:	28 97       	sbiw	r28, 0x08	; 8
    3066:	81 e0       	ldi	r24, 0x01	; 1
    3068:	29 96       	adiw	r28, 0x09	; 9
    306a:	8f af       	std	Y+63, r24	; 0x3f
    306c:	29 97       	sbiw	r28, 0x09	; 9
    306e:	28 96       	adiw	r28, 0x08	; 8
    3070:	9f ad       	ldd	r25, Y+63	; 0x3f
    3072:	28 97       	sbiw	r28, 0x08	; 8
    3074:	8e a9       	ldd	r24, Y+54	; 0x36
    3076:	98 17       	cp	r25, r24
    3078:	18 f0       	brcs	.+6      	; 0x3080 <CLCD_voidSendNumber+0x272>
    307a:	29 96       	adiw	r28, 0x09	; 9
    307c:	1f ae       	std	Y+63, r1	; 0x3f
    307e:	29 97       	sbiw	r28, 0x09	; 9
    3080:	27 96       	adiw	r28, 0x07	; 7
    3082:	9f ad       	ldd	r25, Y+63	; 0x3f
    3084:	27 97       	sbiw	r28, 0x07	; 7
    3086:	29 96       	adiw	r28, 0x09	; 9
    3088:	8f ad       	ldd	r24, Y+63	; 0x3f
    308a:	29 97       	sbiw	r28, 0x09	; 9
    308c:	98 2b       	or	r25, r24
    308e:	27 96       	adiw	r28, 0x07	; 7
    3090:	9f af       	std	Y+63, r25	; 0x3f
    3092:	27 97       	sbiw	r28, 0x07	; 7
    3094:	28 96       	adiw	r28, 0x08	; 8
    3096:	9f ad       	ldd	r25, Y+63	; 0x3f
    3098:	28 97       	sbiw	r28, 0x08	; 8
    309a:	9e ab       	std	Y+54, r25	; 0x36
    309c:	8f a1       	ldd	r24, Y+39	; 0x27
    309e:	9f a5       	ldd	r25, Y+47	; 0x2f
    30a0:	89 0f       	add	r24, r25
    30a2:	8f ab       	std	Y+55, r24	; 0x37
    30a4:	81 e0       	ldi	r24, 0x01	; 1
    30a6:	2a 96       	adiw	r28, 0x0a	; 10
    30a8:	8f af       	std	Y+63, r24	; 0x3f
    30aa:	2a 97       	sbiw	r28, 0x0a	; 10
    30ac:	9f a9       	ldd	r25, Y+55	; 0x37
    30ae:	8f a1       	ldd	r24, Y+39	; 0x27
    30b0:	98 17       	cp	r25, r24
    30b2:	18 f0       	brcs	.+6      	; 0x30ba <CLCD_voidSendNumber+0x2ac>
    30b4:	2a 96       	adiw	r28, 0x0a	; 10
    30b6:	1f ae       	std	Y+63, r1	; 0x3f
    30b8:	2a 97       	sbiw	r28, 0x0a	; 10
    30ba:	27 96       	adiw	r28, 0x07	; 7
    30bc:	9f ad       	ldd	r25, Y+63	; 0x3f
    30be:	27 97       	sbiw	r28, 0x07	; 7
    30c0:	8f a9       	ldd	r24, Y+55	; 0x37
    30c2:	98 0f       	add	r25, r24
    30c4:	2b 96       	adiw	r28, 0x0b	; 11
    30c6:	9f af       	std	Y+63, r25	; 0x3f
    30c8:	2b 97       	sbiw	r28, 0x0b	; 11
    30ca:	91 e0       	ldi	r25, 0x01	; 1
    30cc:	2c 96       	adiw	r28, 0x0c	; 12
    30ce:	9f af       	std	Y+63, r25	; 0x3f
    30d0:	2c 97       	sbiw	r28, 0x0c	; 12
    30d2:	2b 96       	adiw	r28, 0x0b	; 11
    30d4:	8f ad       	ldd	r24, Y+63	; 0x3f
    30d6:	2b 97       	sbiw	r28, 0x0b	; 11
    30d8:	9f a9       	ldd	r25, Y+55	; 0x37
    30da:	89 17       	cp	r24, r25
    30dc:	18 f0       	brcs	.+6      	; 0x30e4 <CLCD_voidSendNumber+0x2d6>
    30de:	2c 96       	adiw	r28, 0x0c	; 12
    30e0:	1f ae       	std	Y+63, r1	; 0x3f
    30e2:	2c 97       	sbiw	r28, 0x0c	; 12
    30e4:	2a 96       	adiw	r28, 0x0a	; 10
    30e6:	8f ad       	ldd	r24, Y+63	; 0x3f
    30e8:	2a 97       	sbiw	r28, 0x0a	; 10
    30ea:	2c 96       	adiw	r28, 0x0c	; 12
    30ec:	9f ad       	ldd	r25, Y+63	; 0x3f
    30ee:	2c 97       	sbiw	r28, 0x0c	; 12
    30f0:	89 2b       	or	r24, r25
    30f2:	2a 96       	adiw	r28, 0x0a	; 10
    30f4:	8f af       	std	Y+63, r24	; 0x3f
    30f6:	2a 97       	sbiw	r28, 0x0a	; 10
    30f8:	2b 96       	adiw	r28, 0x0b	; 11
    30fa:	8f ad       	ldd	r24, Y+63	; 0x3f
    30fc:	2b 97       	sbiw	r28, 0x0b	; 11
    30fe:	8f ab       	std	Y+55, r24	; 0x37
    3100:	98 a5       	ldd	r25, Y+40	; 0x28
    3102:	88 a9       	ldd	r24, Y+48	; 0x30
    3104:	98 0f       	add	r25, r24
    3106:	98 af       	std	Y+56, r25	; 0x38
    3108:	2a 96       	adiw	r28, 0x0a	; 10
    310a:	8f ad       	ldd	r24, Y+63	; 0x3f
    310c:	2a 97       	sbiw	r28, 0x0a	; 10
    310e:	98 ad       	ldd	r25, Y+56	; 0x38
    3110:	89 0f       	add	r24, r25
    3112:	88 af       	std	Y+56, r24	; 0x38
    3114:	89 a9       	ldd	r24, Y+49	; 0x31
    3116:	89 8f       	std	Y+25, r24	; 0x19
    3118:	9a a9       	ldd	r25, Y+50	; 0x32
    311a:	9a 8f       	std	Y+26, r25	; 0x1a
    311c:	8b a9       	ldd	r24, Y+51	; 0x33
    311e:	8b 8f       	std	Y+27, r24	; 0x1b
    3120:	9c a9       	ldd	r25, Y+52	; 0x34
    3122:	9c 8f       	std	Y+28, r25	; 0x1c
    3124:	8d a9       	ldd	r24, Y+53	; 0x35
    3126:	8d 8f       	std	Y+29, r24	; 0x1d
    3128:	9e a9       	ldd	r25, Y+54	; 0x36
    312a:	9e 8f       	std	Y+30, r25	; 0x1e
    312c:	8f a9       	ldd	r24, Y+55	; 0x37
    312e:	8f 8f       	std	Y+31, r24	; 0x1f
    3130:	98 ad       	ldd	r25, Y+56	; 0x38
    3132:	98 a3       	std	Y+32, r25	; 0x20
    3134:	a9 84       	ldd	r10, Y+9	; 0x09
    3136:	ba 84       	ldd	r11, Y+10	; 0x0a
    3138:	cb 84       	ldd	r12, Y+11	; 0x0b
    313a:	dc 84       	ldd	r13, Y+12	; 0x0c
    313c:	ed 84       	ldd	r14, Y+13	; 0x0d
    313e:	fe 84       	ldd	r15, Y+14	; 0x0e
    3140:	0f 85       	ldd	r16, Y+15	; 0x0f
    3142:	18 89       	ldd	r17, Y+16	; 0x10
    3144:	2a 2d       	mov	r18, r10
    3146:	3b 2d       	mov	r19, r11
    3148:	4c 2d       	mov	r20, r12
    314a:	5d 2d       	mov	r21, r13
    314c:	6e 2d       	mov	r22, r14
    314e:	7f 2d       	mov	r23, r15
    3150:	80 2f       	mov	r24, r16
    3152:	91 2f       	mov	r25, r17
    3154:	0f 2e       	mov	r0, r31
    3156:	fa e0       	ldi	r31, 0x0A	; 10
    3158:	af 2e       	mov	r10, r31
    315a:	f0 2d       	mov	r31, r0
    315c:	bb 24       	eor	r11, r11
    315e:	cc 24       	eor	r12, r12
    3160:	dd 24       	eor	r13, r13
    3162:	ee 24       	eor	r14, r14
    3164:	ff 24       	eor	r15, r15
    3166:	00 e0       	ldi	r16, 0x00	; 0
    3168:	10 e0       	ldi	r17, 0x00	; 0
    316a:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    316e:	a2 2e       	mov	r10, r18
    3170:	b3 2e       	mov	r11, r19
    3172:	c4 2e       	mov	r12, r20
    3174:	d5 2e       	mov	r13, r21
    3176:	e6 2e       	mov	r14, r22
    3178:	f7 2e       	mov	r15, r23
    317a:	08 2f       	mov	r16, r24
    317c:	19 2f       	mov	r17, r25
    317e:	a9 8a       	std	Y+17, r10	; 0x11
    3180:	ba 8a       	std	Y+18, r11	; 0x12
    3182:	cb 8a       	std	Y+19, r12	; 0x13
    3184:	dc 8a       	std	Y+20, r13	; 0x14
    3186:	ed 8a       	std	Y+21, r14	; 0x15
    3188:	fe 8a       	std	Y+22, r15	; 0x16
    318a:	0f 8b       	std	Y+23, r16	; 0x17
    318c:	18 8f       	std	Y+24, r17	; 0x18
    318e:	89 8d       	ldd	r24, Y+25	; 0x19
    3190:	99 89       	ldd	r25, Y+17	; 0x11
    3192:	89 0f       	add	r24, r25
    3194:	2d 96       	adiw	r28, 0x0d	; 13
    3196:	8f af       	std	Y+63, r24	; 0x3f
    3198:	2d 97       	sbiw	r28, 0x0d	; 13
    319a:	81 e0       	ldi	r24, 0x01	; 1
    319c:	65 96       	adiw	r28, 0x15	; 21
    319e:	8f af       	std	Y+63, r24	; 0x3f
    31a0:	65 97       	sbiw	r28, 0x15	; 21
    31a2:	2d 96       	adiw	r28, 0x0d	; 13
    31a4:	9f ad       	ldd	r25, Y+63	; 0x3f
    31a6:	2d 97       	sbiw	r28, 0x0d	; 13
    31a8:	89 8d       	ldd	r24, Y+25	; 0x19
    31aa:	98 17       	cp	r25, r24
    31ac:	18 f0       	brcs	.+6      	; 0x31b4 <CLCD_voidSendNumber+0x3a6>
    31ae:	65 96       	adiw	r28, 0x15	; 21
    31b0:	1f ae       	std	Y+63, r1	; 0x3f
    31b2:	65 97       	sbiw	r28, 0x15	; 21
    31b4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    31b6:	8a 89       	ldd	r24, Y+18	; 0x12
    31b8:	98 0f       	add	r25, r24
    31ba:	2e 96       	adiw	r28, 0x0e	; 14
    31bc:	9f af       	std	Y+63, r25	; 0x3f
    31be:	2e 97       	sbiw	r28, 0x0e	; 14
    31c0:	91 e0       	ldi	r25, 0x01	; 1
    31c2:	66 96       	adiw	r28, 0x16	; 22
    31c4:	9f af       	std	Y+63, r25	; 0x3f
    31c6:	66 97       	sbiw	r28, 0x16	; 22
    31c8:	2e 96       	adiw	r28, 0x0e	; 14
    31ca:	8f ad       	ldd	r24, Y+63	; 0x3f
    31cc:	2e 97       	sbiw	r28, 0x0e	; 14
    31ce:	9a 8d       	ldd	r25, Y+26	; 0x1a
    31d0:	89 17       	cp	r24, r25
    31d2:	18 f0       	brcs	.+6      	; 0x31da <CLCD_voidSendNumber+0x3cc>
    31d4:	66 96       	adiw	r28, 0x16	; 22
    31d6:	1f ae       	std	Y+63, r1	; 0x3f
    31d8:	66 97       	sbiw	r28, 0x16	; 22
    31da:	65 96       	adiw	r28, 0x15	; 21
    31dc:	8f ad       	ldd	r24, Y+63	; 0x3f
    31de:	65 97       	sbiw	r28, 0x15	; 21
    31e0:	2e 96       	adiw	r28, 0x0e	; 14
    31e2:	9f ad       	ldd	r25, Y+63	; 0x3f
    31e4:	2e 97       	sbiw	r28, 0x0e	; 14
    31e6:	89 0f       	add	r24, r25
    31e8:	67 96       	adiw	r28, 0x17	; 23
    31ea:	8f af       	std	Y+63, r24	; 0x3f
    31ec:	67 97       	sbiw	r28, 0x17	; 23
    31ee:	81 e0       	ldi	r24, 0x01	; 1
    31f0:	68 96       	adiw	r28, 0x18	; 24
    31f2:	8f af       	std	Y+63, r24	; 0x3f
    31f4:	68 97       	sbiw	r28, 0x18	; 24
    31f6:	67 96       	adiw	r28, 0x17	; 23
    31f8:	9f ad       	ldd	r25, Y+63	; 0x3f
    31fa:	67 97       	sbiw	r28, 0x17	; 23
    31fc:	2e 96       	adiw	r28, 0x0e	; 14
    31fe:	8f ad       	ldd	r24, Y+63	; 0x3f
    3200:	2e 97       	sbiw	r28, 0x0e	; 14
    3202:	98 17       	cp	r25, r24
    3204:	18 f0       	brcs	.+6      	; 0x320c <CLCD_voidSendNumber+0x3fe>
    3206:	68 96       	adiw	r28, 0x18	; 24
    3208:	1f ae       	std	Y+63, r1	; 0x3f
    320a:	68 97       	sbiw	r28, 0x18	; 24
    320c:	66 96       	adiw	r28, 0x16	; 22
    320e:	9f ad       	ldd	r25, Y+63	; 0x3f
    3210:	66 97       	sbiw	r28, 0x16	; 22
    3212:	68 96       	adiw	r28, 0x18	; 24
    3214:	8f ad       	ldd	r24, Y+63	; 0x3f
    3216:	68 97       	sbiw	r28, 0x18	; 24
    3218:	98 2b       	or	r25, r24
    321a:	66 96       	adiw	r28, 0x16	; 22
    321c:	9f af       	std	Y+63, r25	; 0x3f
    321e:	66 97       	sbiw	r28, 0x16	; 22
    3220:	67 96       	adiw	r28, 0x17	; 23
    3222:	9f ad       	ldd	r25, Y+63	; 0x3f
    3224:	67 97       	sbiw	r28, 0x17	; 23
    3226:	2e 96       	adiw	r28, 0x0e	; 14
    3228:	9f af       	std	Y+63, r25	; 0x3f
    322a:	2e 97       	sbiw	r28, 0x0e	; 14
    322c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    322e:	9b 89       	ldd	r25, Y+19	; 0x13
    3230:	89 0f       	add	r24, r25
    3232:	2f 96       	adiw	r28, 0x0f	; 15
    3234:	8f af       	std	Y+63, r24	; 0x3f
    3236:	2f 97       	sbiw	r28, 0x0f	; 15
    3238:	81 e0       	ldi	r24, 0x01	; 1
    323a:	69 96       	adiw	r28, 0x19	; 25
    323c:	8f af       	std	Y+63, r24	; 0x3f
    323e:	69 97       	sbiw	r28, 0x19	; 25
    3240:	2f 96       	adiw	r28, 0x0f	; 15
    3242:	9f ad       	ldd	r25, Y+63	; 0x3f
    3244:	2f 97       	sbiw	r28, 0x0f	; 15
    3246:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3248:	98 17       	cp	r25, r24
    324a:	18 f0       	brcs	.+6      	; 0x3252 <CLCD_voidSendNumber+0x444>
    324c:	69 96       	adiw	r28, 0x19	; 25
    324e:	1f ae       	std	Y+63, r1	; 0x3f
    3250:	69 97       	sbiw	r28, 0x19	; 25
    3252:	66 96       	adiw	r28, 0x16	; 22
    3254:	9f ad       	ldd	r25, Y+63	; 0x3f
    3256:	66 97       	sbiw	r28, 0x16	; 22
    3258:	2f 96       	adiw	r28, 0x0f	; 15
    325a:	8f ad       	ldd	r24, Y+63	; 0x3f
    325c:	2f 97       	sbiw	r28, 0x0f	; 15
    325e:	98 0f       	add	r25, r24
    3260:	6a 96       	adiw	r28, 0x1a	; 26
    3262:	9f af       	std	Y+63, r25	; 0x3f
    3264:	6a 97       	sbiw	r28, 0x1a	; 26
    3266:	91 e0       	ldi	r25, 0x01	; 1
    3268:	6b 96       	adiw	r28, 0x1b	; 27
    326a:	9f af       	std	Y+63, r25	; 0x3f
    326c:	6b 97       	sbiw	r28, 0x1b	; 27
    326e:	6a 96       	adiw	r28, 0x1a	; 26
    3270:	8f ad       	ldd	r24, Y+63	; 0x3f
    3272:	6a 97       	sbiw	r28, 0x1a	; 26
    3274:	2f 96       	adiw	r28, 0x0f	; 15
    3276:	9f ad       	ldd	r25, Y+63	; 0x3f
    3278:	2f 97       	sbiw	r28, 0x0f	; 15
    327a:	89 17       	cp	r24, r25
    327c:	18 f0       	brcs	.+6      	; 0x3284 <CLCD_voidSendNumber+0x476>
    327e:	6b 96       	adiw	r28, 0x1b	; 27
    3280:	1f ae       	std	Y+63, r1	; 0x3f
    3282:	6b 97       	sbiw	r28, 0x1b	; 27
    3284:	69 96       	adiw	r28, 0x19	; 25
    3286:	8f ad       	ldd	r24, Y+63	; 0x3f
    3288:	69 97       	sbiw	r28, 0x19	; 25
    328a:	6b 96       	adiw	r28, 0x1b	; 27
    328c:	9f ad       	ldd	r25, Y+63	; 0x3f
    328e:	6b 97       	sbiw	r28, 0x1b	; 27
    3290:	89 2b       	or	r24, r25
    3292:	69 96       	adiw	r28, 0x19	; 25
    3294:	8f af       	std	Y+63, r24	; 0x3f
    3296:	69 97       	sbiw	r28, 0x19	; 25
    3298:	6a 96       	adiw	r28, 0x1a	; 26
    329a:	8f ad       	ldd	r24, Y+63	; 0x3f
    329c:	6a 97       	sbiw	r28, 0x1a	; 26
    329e:	2f 96       	adiw	r28, 0x0f	; 15
    32a0:	8f af       	std	Y+63, r24	; 0x3f
    32a2:	2f 97       	sbiw	r28, 0x0f	; 15
    32a4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    32a6:	8c 89       	ldd	r24, Y+20	; 0x14
    32a8:	98 0f       	add	r25, r24
    32aa:	60 96       	adiw	r28, 0x10	; 16
    32ac:	9f af       	std	Y+63, r25	; 0x3f
    32ae:	60 97       	sbiw	r28, 0x10	; 16
    32b0:	91 e0       	ldi	r25, 0x01	; 1
    32b2:	6c 96       	adiw	r28, 0x1c	; 28
    32b4:	9f af       	std	Y+63, r25	; 0x3f
    32b6:	6c 97       	sbiw	r28, 0x1c	; 28
    32b8:	60 96       	adiw	r28, 0x10	; 16
    32ba:	8f ad       	ldd	r24, Y+63	; 0x3f
    32bc:	60 97       	sbiw	r28, 0x10	; 16
    32be:	9c 8d       	ldd	r25, Y+28	; 0x1c
    32c0:	89 17       	cp	r24, r25
    32c2:	18 f0       	brcs	.+6      	; 0x32ca <CLCD_voidSendNumber+0x4bc>
    32c4:	6c 96       	adiw	r28, 0x1c	; 28
    32c6:	1f ae       	std	Y+63, r1	; 0x3f
    32c8:	6c 97       	sbiw	r28, 0x1c	; 28
    32ca:	69 96       	adiw	r28, 0x19	; 25
    32cc:	8f ad       	ldd	r24, Y+63	; 0x3f
    32ce:	69 97       	sbiw	r28, 0x19	; 25
    32d0:	60 96       	adiw	r28, 0x10	; 16
    32d2:	9f ad       	ldd	r25, Y+63	; 0x3f
    32d4:	60 97       	sbiw	r28, 0x10	; 16
    32d6:	89 0f       	add	r24, r25
    32d8:	6d 96       	adiw	r28, 0x1d	; 29
    32da:	8f af       	std	Y+63, r24	; 0x3f
    32dc:	6d 97       	sbiw	r28, 0x1d	; 29
    32de:	81 e0       	ldi	r24, 0x01	; 1
    32e0:	6e 96       	adiw	r28, 0x1e	; 30
    32e2:	8f af       	std	Y+63, r24	; 0x3f
    32e4:	6e 97       	sbiw	r28, 0x1e	; 30
    32e6:	6d 96       	adiw	r28, 0x1d	; 29
    32e8:	9f ad       	ldd	r25, Y+63	; 0x3f
    32ea:	6d 97       	sbiw	r28, 0x1d	; 29
    32ec:	60 96       	adiw	r28, 0x10	; 16
    32ee:	8f ad       	ldd	r24, Y+63	; 0x3f
    32f0:	60 97       	sbiw	r28, 0x10	; 16
    32f2:	98 17       	cp	r25, r24
    32f4:	18 f0       	brcs	.+6      	; 0x32fc <CLCD_voidSendNumber+0x4ee>
    32f6:	6e 96       	adiw	r28, 0x1e	; 30
    32f8:	1f ae       	std	Y+63, r1	; 0x3f
    32fa:	6e 97       	sbiw	r28, 0x1e	; 30
    32fc:	6c 96       	adiw	r28, 0x1c	; 28
    32fe:	9f ad       	ldd	r25, Y+63	; 0x3f
    3300:	6c 97       	sbiw	r28, 0x1c	; 28
    3302:	6e 96       	adiw	r28, 0x1e	; 30
    3304:	8f ad       	ldd	r24, Y+63	; 0x3f
    3306:	6e 97       	sbiw	r28, 0x1e	; 30
    3308:	98 2b       	or	r25, r24
    330a:	6c 96       	adiw	r28, 0x1c	; 28
    330c:	9f af       	std	Y+63, r25	; 0x3f
    330e:	6c 97       	sbiw	r28, 0x1c	; 28
    3310:	6d 96       	adiw	r28, 0x1d	; 29
    3312:	9f ad       	ldd	r25, Y+63	; 0x3f
    3314:	6d 97       	sbiw	r28, 0x1d	; 29
    3316:	60 96       	adiw	r28, 0x10	; 16
    3318:	9f af       	std	Y+63, r25	; 0x3f
    331a:	60 97       	sbiw	r28, 0x10	; 16
    331c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    331e:	9d 89       	ldd	r25, Y+21	; 0x15
    3320:	89 0f       	add	r24, r25
    3322:	61 96       	adiw	r28, 0x11	; 17
    3324:	8f af       	std	Y+63, r24	; 0x3f
    3326:	61 97       	sbiw	r28, 0x11	; 17
    3328:	81 e0       	ldi	r24, 0x01	; 1
    332a:	6f 96       	adiw	r28, 0x1f	; 31
    332c:	8f af       	std	Y+63, r24	; 0x3f
    332e:	6f 97       	sbiw	r28, 0x1f	; 31
    3330:	61 96       	adiw	r28, 0x11	; 17
    3332:	9f ad       	ldd	r25, Y+63	; 0x3f
    3334:	61 97       	sbiw	r28, 0x11	; 17
    3336:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3338:	98 17       	cp	r25, r24
    333a:	18 f0       	brcs	.+6      	; 0x3342 <CLCD_voidSendNumber+0x534>
    333c:	6f 96       	adiw	r28, 0x1f	; 31
    333e:	1f ae       	std	Y+63, r1	; 0x3f
    3340:	6f 97       	sbiw	r28, 0x1f	; 31
    3342:	6c 96       	adiw	r28, 0x1c	; 28
    3344:	9f ad       	ldd	r25, Y+63	; 0x3f
    3346:	6c 97       	sbiw	r28, 0x1c	; 28
    3348:	61 96       	adiw	r28, 0x11	; 17
    334a:	8f ad       	ldd	r24, Y+63	; 0x3f
    334c:	61 97       	sbiw	r28, 0x11	; 17
    334e:	98 0f       	add	r25, r24
    3350:	a0 96       	adiw	r28, 0x20	; 32
    3352:	9f af       	std	Y+63, r25	; 0x3f
    3354:	a0 97       	sbiw	r28, 0x20	; 32
    3356:	91 e0       	ldi	r25, 0x01	; 1
    3358:	a1 96       	adiw	r28, 0x21	; 33
    335a:	9f af       	std	Y+63, r25	; 0x3f
    335c:	a1 97       	sbiw	r28, 0x21	; 33
    335e:	a0 96       	adiw	r28, 0x20	; 32
    3360:	8f ad       	ldd	r24, Y+63	; 0x3f
    3362:	a0 97       	sbiw	r28, 0x20	; 32
    3364:	61 96       	adiw	r28, 0x11	; 17
    3366:	9f ad       	ldd	r25, Y+63	; 0x3f
    3368:	61 97       	sbiw	r28, 0x11	; 17
    336a:	89 17       	cp	r24, r25
    336c:	18 f0       	brcs	.+6      	; 0x3374 <CLCD_voidSendNumber+0x566>
    336e:	a1 96       	adiw	r28, 0x21	; 33
    3370:	1f ae       	std	Y+63, r1	; 0x3f
    3372:	a1 97       	sbiw	r28, 0x21	; 33
    3374:	6f 96       	adiw	r28, 0x1f	; 31
    3376:	8f ad       	ldd	r24, Y+63	; 0x3f
    3378:	6f 97       	sbiw	r28, 0x1f	; 31
    337a:	a1 96       	adiw	r28, 0x21	; 33
    337c:	9f ad       	ldd	r25, Y+63	; 0x3f
    337e:	a1 97       	sbiw	r28, 0x21	; 33
    3380:	89 2b       	or	r24, r25
    3382:	6f 96       	adiw	r28, 0x1f	; 31
    3384:	8f af       	std	Y+63, r24	; 0x3f
    3386:	6f 97       	sbiw	r28, 0x1f	; 31
    3388:	a0 96       	adiw	r28, 0x20	; 32
    338a:	8f ad       	ldd	r24, Y+63	; 0x3f
    338c:	a0 97       	sbiw	r28, 0x20	; 32
    338e:	61 96       	adiw	r28, 0x11	; 17
    3390:	8f af       	std	Y+63, r24	; 0x3f
    3392:	61 97       	sbiw	r28, 0x11	; 17
    3394:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3396:	8e 89       	ldd	r24, Y+22	; 0x16
    3398:	98 0f       	add	r25, r24
    339a:	62 96       	adiw	r28, 0x12	; 18
    339c:	9f af       	std	Y+63, r25	; 0x3f
    339e:	62 97       	sbiw	r28, 0x12	; 18
    33a0:	91 e0       	ldi	r25, 0x01	; 1
    33a2:	a2 96       	adiw	r28, 0x22	; 34
    33a4:	9f af       	std	Y+63, r25	; 0x3f
    33a6:	a2 97       	sbiw	r28, 0x22	; 34
    33a8:	62 96       	adiw	r28, 0x12	; 18
    33aa:	8f ad       	ldd	r24, Y+63	; 0x3f
    33ac:	62 97       	sbiw	r28, 0x12	; 18
    33ae:	9e 8d       	ldd	r25, Y+30	; 0x1e
    33b0:	89 17       	cp	r24, r25
    33b2:	18 f0       	brcs	.+6      	; 0x33ba <CLCD_voidSendNumber+0x5ac>
    33b4:	a2 96       	adiw	r28, 0x22	; 34
    33b6:	1f ae       	std	Y+63, r1	; 0x3f
    33b8:	a2 97       	sbiw	r28, 0x22	; 34
    33ba:	6f 96       	adiw	r28, 0x1f	; 31
    33bc:	8f ad       	ldd	r24, Y+63	; 0x3f
    33be:	6f 97       	sbiw	r28, 0x1f	; 31
    33c0:	62 96       	adiw	r28, 0x12	; 18
    33c2:	9f ad       	ldd	r25, Y+63	; 0x3f
    33c4:	62 97       	sbiw	r28, 0x12	; 18
    33c6:	89 0f       	add	r24, r25
    33c8:	a3 96       	adiw	r28, 0x23	; 35
    33ca:	8f af       	std	Y+63, r24	; 0x3f
    33cc:	a3 97       	sbiw	r28, 0x23	; 35
    33ce:	81 e0       	ldi	r24, 0x01	; 1
    33d0:	a4 96       	adiw	r28, 0x24	; 36
    33d2:	8f af       	std	Y+63, r24	; 0x3f
    33d4:	a4 97       	sbiw	r28, 0x24	; 36
    33d6:	a3 96       	adiw	r28, 0x23	; 35
    33d8:	9f ad       	ldd	r25, Y+63	; 0x3f
    33da:	a3 97       	sbiw	r28, 0x23	; 35
    33dc:	62 96       	adiw	r28, 0x12	; 18
    33de:	8f ad       	ldd	r24, Y+63	; 0x3f
    33e0:	62 97       	sbiw	r28, 0x12	; 18
    33e2:	98 17       	cp	r25, r24
    33e4:	18 f0       	brcs	.+6      	; 0x33ec <CLCD_voidSendNumber+0x5de>
    33e6:	a4 96       	adiw	r28, 0x24	; 36
    33e8:	1f ae       	std	Y+63, r1	; 0x3f
    33ea:	a4 97       	sbiw	r28, 0x24	; 36
    33ec:	a2 96       	adiw	r28, 0x22	; 34
    33ee:	9f ad       	ldd	r25, Y+63	; 0x3f
    33f0:	a2 97       	sbiw	r28, 0x22	; 34
    33f2:	a4 96       	adiw	r28, 0x24	; 36
    33f4:	8f ad       	ldd	r24, Y+63	; 0x3f
    33f6:	a4 97       	sbiw	r28, 0x24	; 36
    33f8:	98 2b       	or	r25, r24
    33fa:	a2 96       	adiw	r28, 0x22	; 34
    33fc:	9f af       	std	Y+63, r25	; 0x3f
    33fe:	a2 97       	sbiw	r28, 0x22	; 34
    3400:	a3 96       	adiw	r28, 0x23	; 35
    3402:	9f ad       	ldd	r25, Y+63	; 0x3f
    3404:	a3 97       	sbiw	r28, 0x23	; 35
    3406:	62 96       	adiw	r28, 0x12	; 18
    3408:	9f af       	std	Y+63, r25	; 0x3f
    340a:	62 97       	sbiw	r28, 0x12	; 18
    340c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    340e:	9f 89       	ldd	r25, Y+23	; 0x17
    3410:	89 0f       	add	r24, r25
    3412:	63 96       	adiw	r28, 0x13	; 19
    3414:	8f af       	std	Y+63, r24	; 0x3f
    3416:	63 97       	sbiw	r28, 0x13	; 19
    3418:	81 e0       	ldi	r24, 0x01	; 1
    341a:	a5 96       	adiw	r28, 0x25	; 37
    341c:	8f af       	std	Y+63, r24	; 0x3f
    341e:	a5 97       	sbiw	r28, 0x25	; 37
    3420:	63 96       	adiw	r28, 0x13	; 19
    3422:	9f ad       	ldd	r25, Y+63	; 0x3f
    3424:	63 97       	sbiw	r28, 0x13	; 19
    3426:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3428:	98 17       	cp	r25, r24
    342a:	18 f0       	brcs	.+6      	; 0x3432 <CLCD_voidSendNumber+0x624>
    342c:	a5 96       	adiw	r28, 0x25	; 37
    342e:	1f ae       	std	Y+63, r1	; 0x3f
    3430:	a5 97       	sbiw	r28, 0x25	; 37
    3432:	a2 96       	adiw	r28, 0x22	; 34
    3434:	9f ad       	ldd	r25, Y+63	; 0x3f
    3436:	a2 97       	sbiw	r28, 0x22	; 34
    3438:	63 96       	adiw	r28, 0x13	; 19
    343a:	8f ad       	ldd	r24, Y+63	; 0x3f
    343c:	63 97       	sbiw	r28, 0x13	; 19
    343e:	98 0f       	add	r25, r24
    3440:	a6 96       	adiw	r28, 0x26	; 38
    3442:	9f af       	std	Y+63, r25	; 0x3f
    3444:	a6 97       	sbiw	r28, 0x26	; 38
    3446:	91 e0       	ldi	r25, 0x01	; 1
    3448:	a7 96       	adiw	r28, 0x27	; 39
    344a:	9f af       	std	Y+63, r25	; 0x3f
    344c:	a7 97       	sbiw	r28, 0x27	; 39
    344e:	a6 96       	adiw	r28, 0x26	; 38
    3450:	8f ad       	ldd	r24, Y+63	; 0x3f
    3452:	a6 97       	sbiw	r28, 0x26	; 38
    3454:	63 96       	adiw	r28, 0x13	; 19
    3456:	9f ad       	ldd	r25, Y+63	; 0x3f
    3458:	63 97       	sbiw	r28, 0x13	; 19
    345a:	89 17       	cp	r24, r25
    345c:	18 f0       	brcs	.+6      	; 0x3464 <CLCD_voidSendNumber+0x656>
    345e:	a7 96       	adiw	r28, 0x27	; 39
    3460:	1f ae       	std	Y+63, r1	; 0x3f
    3462:	a7 97       	sbiw	r28, 0x27	; 39
    3464:	a5 96       	adiw	r28, 0x25	; 37
    3466:	8f ad       	ldd	r24, Y+63	; 0x3f
    3468:	a5 97       	sbiw	r28, 0x25	; 37
    346a:	a7 96       	adiw	r28, 0x27	; 39
    346c:	9f ad       	ldd	r25, Y+63	; 0x3f
    346e:	a7 97       	sbiw	r28, 0x27	; 39
    3470:	89 2b       	or	r24, r25
    3472:	a5 96       	adiw	r28, 0x25	; 37
    3474:	8f af       	std	Y+63, r24	; 0x3f
    3476:	a5 97       	sbiw	r28, 0x25	; 37
    3478:	a6 96       	adiw	r28, 0x26	; 38
    347a:	8f ad       	ldd	r24, Y+63	; 0x3f
    347c:	a6 97       	sbiw	r28, 0x26	; 38
    347e:	63 96       	adiw	r28, 0x13	; 19
    3480:	8f af       	std	Y+63, r24	; 0x3f
    3482:	63 97       	sbiw	r28, 0x13	; 19
    3484:	98 a1       	ldd	r25, Y+32	; 0x20
    3486:	88 8d       	ldd	r24, Y+24	; 0x18
    3488:	98 0f       	add	r25, r24
    348a:	64 96       	adiw	r28, 0x14	; 20
    348c:	9f af       	std	Y+63, r25	; 0x3f
    348e:	64 97       	sbiw	r28, 0x14	; 20
    3490:	a5 96       	adiw	r28, 0x25	; 37
    3492:	8f ad       	ldd	r24, Y+63	; 0x3f
    3494:	a5 97       	sbiw	r28, 0x25	; 37
    3496:	64 96       	adiw	r28, 0x14	; 20
    3498:	9f ad       	ldd	r25, Y+63	; 0x3f
    349a:	64 97       	sbiw	r28, 0x14	; 20
    349c:	89 0f       	add	r24, r25
    349e:	64 96       	adiw	r28, 0x14	; 20
    34a0:	8f af       	std	Y+63, r24	; 0x3f
    34a2:	64 97       	sbiw	r28, 0x14	; 20
    34a4:	2d 96       	adiw	r28, 0x0d	; 13
    34a6:	8f ad       	ldd	r24, Y+63	; 0x3f
    34a8:	2d 97       	sbiw	r28, 0x0d	; 13
    34aa:	89 83       	std	Y+1, r24	; 0x01
    34ac:	2e 96       	adiw	r28, 0x0e	; 14
    34ae:	9f ad       	ldd	r25, Y+63	; 0x3f
    34b0:	2e 97       	sbiw	r28, 0x0e	; 14
    34b2:	9a 83       	std	Y+2, r25	; 0x02
    34b4:	2f 96       	adiw	r28, 0x0f	; 15
    34b6:	8f ad       	ldd	r24, Y+63	; 0x3f
    34b8:	2f 97       	sbiw	r28, 0x0f	; 15
    34ba:	8b 83       	std	Y+3, r24	; 0x03
    34bc:	60 96       	adiw	r28, 0x10	; 16
    34be:	9f ad       	ldd	r25, Y+63	; 0x3f
    34c0:	60 97       	sbiw	r28, 0x10	; 16
    34c2:	9c 83       	std	Y+4, r25	; 0x04
    34c4:	61 96       	adiw	r28, 0x11	; 17
    34c6:	8f ad       	ldd	r24, Y+63	; 0x3f
    34c8:	61 97       	sbiw	r28, 0x11	; 17
    34ca:	8d 83       	std	Y+5, r24	; 0x05
    34cc:	62 96       	adiw	r28, 0x12	; 18
    34ce:	9f ad       	ldd	r25, Y+63	; 0x3f
    34d0:	62 97       	sbiw	r28, 0x12	; 18
    34d2:	9e 83       	std	Y+6, r25	; 0x06
    34d4:	63 96       	adiw	r28, 0x13	; 19
    34d6:	8f ad       	ldd	r24, Y+63	; 0x3f
    34d8:	63 97       	sbiw	r28, 0x13	; 19
    34da:	8f 83       	std	Y+7, r24	; 0x07
    34dc:	64 96       	adiw	r28, 0x14	; 20
    34de:	9f ad       	ldd	r25, Y+63	; 0x3f
    34e0:	64 97       	sbiw	r28, 0x14	; 20
    34e2:	98 87       	std	Y+8, r25	; 0x08
			Copy_u64Number /= 10 ;
    34e4:	a9 84       	ldd	r10, Y+9	; 0x09
    34e6:	ba 84       	ldd	r11, Y+10	; 0x0a
    34e8:	cb 84       	ldd	r12, Y+11	; 0x0b
    34ea:	dc 84       	ldd	r13, Y+12	; 0x0c
    34ec:	ed 84       	ldd	r14, Y+13	; 0x0d
    34ee:	fe 84       	ldd	r15, Y+14	; 0x0e
    34f0:	0f 85       	ldd	r16, Y+15	; 0x0f
    34f2:	18 89       	ldd	r17, Y+16	; 0x10
    34f4:	2a 2d       	mov	r18, r10
    34f6:	3b 2d       	mov	r19, r11
    34f8:	4c 2d       	mov	r20, r12
    34fa:	5d 2d       	mov	r21, r13
    34fc:	6e 2d       	mov	r22, r14
    34fe:	7f 2d       	mov	r23, r15
    3500:	80 2f       	mov	r24, r16
    3502:	91 2f       	mov	r25, r17
    3504:	0f 2e       	mov	r0, r31
    3506:	fa e0       	ldi	r31, 0x0A	; 10
    3508:	af 2e       	mov	r10, r31
    350a:	f0 2d       	mov	r31, r0
    350c:	bb 24       	eor	r11, r11
    350e:	cc 24       	eor	r12, r12
    3510:	dd 24       	eor	r13, r13
    3512:	ee 24       	eor	r14, r14
    3514:	ff 24       	eor	r15, r15
    3516:	00 e0       	ldi	r16, 0x00	; 0
    3518:	10 e0       	ldi	r17, 0x00	; 0
    351a:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    351e:	a2 2e       	mov	r10, r18
    3520:	b3 2e       	mov	r11, r19
    3522:	c4 2e       	mov	r12, r20
    3524:	d5 2e       	mov	r13, r21
    3526:	e6 2e       	mov	r14, r22
    3528:	f7 2e       	mov	r15, r23
    352a:	08 2f       	mov	r16, r24
    352c:	19 2f       	mov	r17, r25
    352e:	a9 86       	std	Y+9, r10	; 0x09
    3530:	ba 86       	std	Y+10, r11	; 0x0a
    3532:	cb 86       	std	Y+11, r12	; 0x0b
    3534:	dc 86       	std	Y+12, r13	; 0x0c
    3536:	ed 86       	std	Y+13, r14	; 0x0d
    3538:	fe 86       	std	Y+14, r15	; 0x0e
    353a:	0f 87       	std	Y+15, r16	; 0x0f
    353c:	18 8b       	std	Y+16, r17	; 0x10

	if( Copy_u64Number == 0 ){ CLCD_voidSendData('0'); }

	else{

		while( Copy_u64Number != 0 ){
    353e:	89 85       	ldd	r24, Y+9	; 0x09
    3540:	9a 85       	ldd	r25, Y+10	; 0x0a
    3542:	89 2b       	or	r24, r25
    3544:	9b 85       	ldd	r25, Y+11	; 0x0b
    3546:	89 2b       	or	r24, r25
    3548:	9c 85       	ldd	r25, Y+12	; 0x0c
    354a:	89 2b       	or	r24, r25
    354c:	9d 85       	ldd	r25, Y+13	; 0x0d
    354e:	89 2b       	or	r24, r25
    3550:	9e 85       	ldd	r25, Y+14	; 0x0e
    3552:	89 2b       	or	r24, r25
    3554:	9f 85       	ldd	r25, Y+15	; 0x0f
    3556:	89 2b       	or	r24, r25
    3558:	98 89       	ldd	r25, Y+16	; 0x10
    355a:	89 2b       	or	r24, r25
    355c:	88 23       	and	r24, r24
    355e:	09 f0       	breq	.+2      	; 0x3562 <CLCD_voidSendNumber+0x754>
    3560:	90 cc       	rjmp	.-1760   	; 0x2e82 <CLCD_voidSendNumber+0x74>
    3562:	5e c0       	rjmp	.+188    	; 0x3620 <CLCD_voidSendNumber+0x812>
			Copy_u64Number /= 10 ;

		}
		while( LOC_u64Reversed != 1 ){

			CLCD_voidSendData( ( LOC_u64Reversed % 10 ) + 48 );
    3564:	a9 80       	ldd	r10, Y+1	; 0x01
    3566:	ba 80       	ldd	r11, Y+2	; 0x02
    3568:	cb 80       	ldd	r12, Y+3	; 0x03
    356a:	dc 80       	ldd	r13, Y+4	; 0x04
    356c:	ed 80       	ldd	r14, Y+5	; 0x05
    356e:	fe 80       	ldd	r15, Y+6	; 0x06
    3570:	0f 81       	ldd	r16, Y+7	; 0x07
    3572:	18 85       	ldd	r17, Y+8	; 0x08
    3574:	2a 2d       	mov	r18, r10
    3576:	3b 2d       	mov	r19, r11
    3578:	4c 2d       	mov	r20, r12
    357a:	5d 2d       	mov	r21, r13
    357c:	6e 2d       	mov	r22, r14
    357e:	7f 2d       	mov	r23, r15
    3580:	80 2f       	mov	r24, r16
    3582:	91 2f       	mov	r25, r17
    3584:	0f 2e       	mov	r0, r31
    3586:	fa e0       	ldi	r31, 0x0A	; 10
    3588:	af 2e       	mov	r10, r31
    358a:	f0 2d       	mov	r31, r0
    358c:	bb 24       	eor	r11, r11
    358e:	cc 24       	eor	r12, r12
    3590:	dd 24       	eor	r13, r13
    3592:	ee 24       	eor	r14, r14
    3594:	ff 24       	eor	r15, r15
    3596:	00 e0       	ldi	r16, 0x00	; 0
    3598:	10 e0       	ldi	r17, 0x00	; 0
    359a:	0e 94 69 07 	call	0xed2	; 0xed2 <__umoddi3>
    359e:	a2 2e       	mov	r10, r18
    35a0:	b3 2e       	mov	r11, r19
    35a2:	c4 2e       	mov	r12, r20
    35a4:	d5 2e       	mov	r13, r21
    35a6:	e6 2e       	mov	r14, r22
    35a8:	f7 2e       	mov	r15, r23
    35aa:	08 2f       	mov	r16, r24
    35ac:	19 2f       	mov	r17, r25
    35ae:	2a 2d       	mov	r18, r10
    35b0:	3b 2d       	mov	r19, r11
    35b2:	4c 2d       	mov	r20, r12
    35b4:	5d 2d       	mov	r21, r13
    35b6:	6e 2d       	mov	r22, r14
    35b8:	7f 2d       	mov	r23, r15
    35ba:	80 2f       	mov	r24, r16
    35bc:	91 2f       	mov	r25, r17
    35be:	82 2f       	mov	r24, r18
    35c0:	80 5d       	subi	r24, 0xD0	; 208
    35c2:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <CLCD_voidSendData>
			LOC_u64Reversed /= 10 ;
    35c6:	a9 80       	ldd	r10, Y+1	; 0x01
    35c8:	ba 80       	ldd	r11, Y+2	; 0x02
    35ca:	cb 80       	ldd	r12, Y+3	; 0x03
    35cc:	dc 80       	ldd	r13, Y+4	; 0x04
    35ce:	ed 80       	ldd	r14, Y+5	; 0x05
    35d0:	fe 80       	ldd	r15, Y+6	; 0x06
    35d2:	0f 81       	ldd	r16, Y+7	; 0x07
    35d4:	18 85       	ldd	r17, Y+8	; 0x08
    35d6:	2a 2d       	mov	r18, r10
    35d8:	3b 2d       	mov	r19, r11
    35da:	4c 2d       	mov	r20, r12
    35dc:	5d 2d       	mov	r21, r13
    35de:	6e 2d       	mov	r22, r14
    35e0:	7f 2d       	mov	r23, r15
    35e2:	80 2f       	mov	r24, r16
    35e4:	91 2f       	mov	r25, r17
    35e6:	0f 2e       	mov	r0, r31
    35e8:	fa e0       	ldi	r31, 0x0A	; 10
    35ea:	af 2e       	mov	r10, r31
    35ec:	f0 2d       	mov	r31, r0
    35ee:	bb 24       	eor	r11, r11
    35f0:	cc 24       	eor	r12, r12
    35f2:	dd 24       	eor	r13, r13
    35f4:	ee 24       	eor	r14, r14
    35f6:	ff 24       	eor	r15, r15
    35f8:	00 e0       	ldi	r16, 0x00	; 0
    35fa:	10 e0       	ldi	r17, 0x00	; 0
    35fc:	0e 94 f4 00 	call	0x1e8	; 0x1e8 <__udivdi3>
    3600:	a2 2e       	mov	r10, r18
    3602:	b3 2e       	mov	r11, r19
    3604:	c4 2e       	mov	r12, r20
    3606:	d5 2e       	mov	r13, r21
    3608:	e6 2e       	mov	r14, r22
    360a:	f7 2e       	mov	r15, r23
    360c:	08 2f       	mov	r16, r24
    360e:	19 2f       	mov	r17, r25
    3610:	a9 82       	std	Y+1, r10	; 0x01
    3612:	ba 82       	std	Y+2, r11	; 0x02
    3614:	cb 82       	std	Y+3, r12	; 0x03
    3616:	dc 82       	std	Y+4, r13	; 0x04
    3618:	ed 82       	std	Y+5, r14	; 0x05
    361a:	fe 82       	std	Y+6, r15	; 0x06
    361c:	0f 83       	std	Y+7, r16	; 0x07
    361e:	18 87       	std	Y+8, r17	; 0x08

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
			Copy_u64Number /= 10 ;

		}
		while( LOC_u64Reversed != 1 ){
    3620:	89 81       	ldd	r24, Y+1	; 0x01
    3622:	81 30       	cpi	r24, 0x01	; 1
    3624:	09 f0       	breq	.+2      	; 0x3628 <CLCD_voidSendNumber+0x81a>
    3626:	9e cf       	rjmp	.-196    	; 0x3564 <CLCD_voidSendNumber+0x756>
    3628:	8a 81       	ldd	r24, Y+2	; 0x02
    362a:	88 23       	and	r24, r24
    362c:	09 f0       	breq	.+2      	; 0x3630 <CLCD_voidSendNumber+0x822>
    362e:	9a cf       	rjmp	.-204    	; 0x3564 <CLCD_voidSendNumber+0x756>
    3630:	8b 81       	ldd	r24, Y+3	; 0x03
    3632:	88 23       	and	r24, r24
    3634:	09 f0       	breq	.+2      	; 0x3638 <CLCD_voidSendNumber+0x82a>
    3636:	96 cf       	rjmp	.-212    	; 0x3564 <CLCD_voidSendNumber+0x756>
    3638:	8c 81       	ldd	r24, Y+4	; 0x04
    363a:	88 23       	and	r24, r24
    363c:	09 f0       	breq	.+2      	; 0x3640 <CLCD_voidSendNumber+0x832>
    363e:	92 cf       	rjmp	.-220    	; 0x3564 <CLCD_voidSendNumber+0x756>
    3640:	8d 81       	ldd	r24, Y+5	; 0x05
    3642:	88 23       	and	r24, r24
    3644:	09 f0       	breq	.+2      	; 0x3648 <CLCD_voidSendNumber+0x83a>
    3646:	8e cf       	rjmp	.-228    	; 0x3564 <CLCD_voidSendNumber+0x756>
    3648:	8e 81       	ldd	r24, Y+6	; 0x06
    364a:	88 23       	and	r24, r24
    364c:	09 f0       	breq	.+2      	; 0x3650 <CLCD_voidSendNumber+0x842>
    364e:	8a cf       	rjmp	.-236    	; 0x3564 <CLCD_voidSendNumber+0x756>
    3650:	8f 81       	ldd	r24, Y+7	; 0x07
    3652:	88 23       	and	r24, r24
    3654:	09 f0       	breq	.+2      	; 0x3658 <CLCD_voidSendNumber+0x84a>
    3656:	86 cf       	rjmp	.-244    	; 0x3564 <CLCD_voidSendNumber+0x756>
    3658:	88 85       	ldd	r24, Y+8	; 0x08
    365a:	88 23       	and	r24, r24
    365c:	09 f0       	breq	.+2      	; 0x3660 <CLCD_voidSendNumber+0x852>
    365e:	82 cf       	rjmp	.-252    	; 0x3564 <CLCD_voidSendNumber+0x756>

		}

	}

}
    3660:	ca 59       	subi	r28, 0x9A	; 154
    3662:	df 4f       	sbci	r29, 0xFF	; 255
    3664:	0f b6       	in	r0, 0x3f	; 63
    3666:	f8 94       	cli
    3668:	de bf       	out	0x3e, r29	; 62
    366a:	0f be       	out	0x3f, r0	; 63
    366c:	cd bf       	out	0x3d, r28	; 61
    366e:	cf 91       	pop	r28
    3670:	df 91       	pop	r29
    3672:	1f 91       	pop	r17
    3674:	0f 91       	pop	r16
    3676:	ff 90       	pop	r15
    3678:	ef 90       	pop	r14
    367a:	df 90       	pop	r13
    367c:	cf 90       	pop	r12
    367e:	bf 90       	pop	r11
    3680:	af 90       	pop	r10
    3682:	08 95       	ret

00003684 <CLCD_voidSetPosition>:
*Hint :-
   In This function we send a command which =0b1xxxxxxx
   MSB = 1  ===> refers that it is command to set cursor
   xxxxxxx  ===> refers to AC ( Address Counter 7Bits / DDRAM Locations 128Location )
*/
void CLCD_voidSetPosition ( u8 Copy_u8Row , u8 Copy_u8Col ){
    3684:	df 93       	push	r29
    3686:	cf 93       	push	r28
    3688:	cd b7       	in	r28, 0x3d	; 61
    368a:	de b7       	in	r29, 0x3e	; 62
    368c:	61 97       	sbiw	r28, 0x11	; 17
    368e:	0f b6       	in	r0, 0x3f	; 63
    3690:	f8 94       	cli
    3692:	de bf       	out	0x3e, r29	; 62
    3694:	0f be       	out	0x3f, r0	; 63
    3696:	cd bf       	out	0x3d, r28	; 61
    3698:	88 8b       	std	Y+16, r24	; 0x10
    369a:	69 8b       	std	Y+17, r22	; 0x11

	u8 LOC_u8data ;

	/* In These cases will set at (0,0) ==> if the user enter invalid location */
	if(Copy_u8Row>2||Copy_u8Row<1||Copy_u8Col>16||Copy_u8Col<1)  //check
    369c:	88 89       	ldd	r24, Y+16	; 0x10
    369e:	83 30       	cpi	r24, 0x03	; 3
    36a0:	48 f4       	brcc	.+18     	; 0x36b4 <CLCD_voidSetPosition+0x30>
    36a2:	88 89       	ldd	r24, Y+16	; 0x10
    36a4:	88 23       	and	r24, r24
    36a6:	31 f0       	breq	.+12     	; 0x36b4 <CLCD_voidSetPosition+0x30>
    36a8:	89 89       	ldd	r24, Y+17	; 0x11
    36aa:	81 31       	cpi	r24, 0x11	; 17
    36ac:	18 f4       	brcc	.+6      	; 0x36b4 <CLCD_voidSetPosition+0x30>
    36ae:	89 89       	ldd	r24, Y+17	; 0x11
    36b0:	88 23       	and	r24, r24
    36b2:	19 f4       	brne	.+6      	; 0x36ba <CLCD_voidSetPosition+0x36>
	{
		LOC_u8data = lcd_SetCursor ;   // first location 
    36b4:	80 e8       	ldi	r24, 0x80	; 128
    36b6:	8f 87       	std	Y+15, r24	; 0x0f
    36b8:	0d c0       	rjmp	.+26     	; 0x36d4 <CLCD_voidSetPosition+0x50>
	}

	else if( Copy_u8Row == CLCD_ROW_1 ){
    36ba:	88 89       	ldd	r24, Y+16	; 0x10
    36bc:	81 30       	cpi	r24, 0x01	; 1
    36be:	21 f4       	brne	.+8      	; 0x36c8 <CLCD_voidSetPosition+0x44>

		LOC_u8data = ( ( lcd_SetCursor ) + ( Copy_u8Col - 1 ) );              //Row1 -> 0x80+col-1
    36c0:	89 89       	ldd	r24, Y+17	; 0x11
    36c2:	81 58       	subi	r24, 0x81	; 129
    36c4:	8f 87       	std	Y+15, r24	; 0x0f
    36c6:	06 c0       	rjmp	.+12     	; 0x36d4 <CLCD_voidSetPosition+0x50>

	}

	else if( Copy_u8Row == CLCD_ROW_2 ){
    36c8:	88 89       	ldd	r24, Y+16	; 0x10
    36ca:	82 30       	cpi	r24, 0x02	; 2
    36cc:	19 f4       	brne	.+6      	; 0x36d4 <CLCD_voidSetPosition+0x50>

		LOC_u8data = ( ( lcd_SetCursor ) + (64) + ( Copy_u8Col - 1 ) );       //Row2 -> 0xc0+col-1
    36ce:	89 89       	ldd	r24, Y+17	; 0x11
    36d0:	81 54       	subi	r24, 0x41	; 65
    36d2:	8f 87       	std	Y+15, r24	; 0x0f

	}
	CLCD_voidSendCommand ( LOC_u8data );
    36d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    36d6:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <CLCD_voidSendCommand>
    36da:	80 e0       	ldi	r24, 0x00	; 0
    36dc:	90 e0       	ldi	r25, 0x00	; 0
    36de:	a0 e8       	ldi	r26, 0x80	; 128
    36e0:	bf e3       	ldi	r27, 0x3F	; 63
    36e2:	8b 87       	std	Y+11, r24	; 0x0b
    36e4:	9c 87       	std	Y+12, r25	; 0x0c
    36e6:	ad 87       	std	Y+13, r26	; 0x0d
    36e8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36ea:	6b 85       	ldd	r22, Y+11	; 0x0b
    36ec:	7c 85       	ldd	r23, Y+12	; 0x0c
    36ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    36f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    36f2:	20 e0       	ldi	r18, 0x00	; 0
    36f4:	30 e0       	ldi	r19, 0x00	; 0
    36f6:	4a ef       	ldi	r20, 0xFA	; 250
    36f8:	54 e4       	ldi	r21, 0x44	; 68
    36fa:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    36fe:	dc 01       	movw	r26, r24
    3700:	cb 01       	movw	r24, r22
    3702:	8f 83       	std	Y+7, r24	; 0x07
    3704:	98 87       	std	Y+8, r25	; 0x08
    3706:	a9 87       	std	Y+9, r26	; 0x09
    3708:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    370a:	6f 81       	ldd	r22, Y+7	; 0x07
    370c:	78 85       	ldd	r23, Y+8	; 0x08
    370e:	89 85       	ldd	r24, Y+9	; 0x09
    3710:	9a 85       	ldd	r25, Y+10	; 0x0a
    3712:	20 e0       	ldi	r18, 0x00	; 0
    3714:	30 e0       	ldi	r19, 0x00	; 0
    3716:	40 e8       	ldi	r20, 0x80	; 128
    3718:	5f e3       	ldi	r21, 0x3F	; 63
    371a:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    371e:	88 23       	and	r24, r24
    3720:	2c f4       	brge	.+10     	; 0x372c <CLCD_voidSetPosition+0xa8>
		__ticks = 1;
    3722:	81 e0       	ldi	r24, 0x01	; 1
    3724:	90 e0       	ldi	r25, 0x00	; 0
    3726:	9e 83       	std	Y+6, r25	; 0x06
    3728:	8d 83       	std	Y+5, r24	; 0x05
    372a:	3f c0       	rjmp	.+126    	; 0x37aa <CLCD_voidSetPosition+0x126>
	else if (__tmp > 65535)
    372c:	6f 81       	ldd	r22, Y+7	; 0x07
    372e:	78 85       	ldd	r23, Y+8	; 0x08
    3730:	89 85       	ldd	r24, Y+9	; 0x09
    3732:	9a 85       	ldd	r25, Y+10	; 0x0a
    3734:	20 e0       	ldi	r18, 0x00	; 0
    3736:	3f ef       	ldi	r19, 0xFF	; 255
    3738:	4f e7       	ldi	r20, 0x7F	; 127
    373a:	57 e4       	ldi	r21, 0x47	; 71
    373c:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    3740:	18 16       	cp	r1, r24
    3742:	4c f5       	brge	.+82     	; 0x3796 <CLCD_voidSetPosition+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3744:	6b 85       	ldd	r22, Y+11	; 0x0b
    3746:	7c 85       	ldd	r23, Y+12	; 0x0c
    3748:	8d 85       	ldd	r24, Y+13	; 0x0d
    374a:	9e 85       	ldd	r25, Y+14	; 0x0e
    374c:	20 e0       	ldi	r18, 0x00	; 0
    374e:	30 e0       	ldi	r19, 0x00	; 0
    3750:	40 e2       	ldi	r20, 0x20	; 32
    3752:	51 e4       	ldi	r21, 0x41	; 65
    3754:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3758:	dc 01       	movw	r26, r24
    375a:	cb 01       	movw	r24, r22
    375c:	bc 01       	movw	r22, r24
    375e:	cd 01       	movw	r24, r26
    3760:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3764:	dc 01       	movw	r26, r24
    3766:	cb 01       	movw	r24, r22
    3768:	9e 83       	std	Y+6, r25	; 0x06
    376a:	8d 83       	std	Y+5, r24	; 0x05
    376c:	0f c0       	rjmp	.+30     	; 0x378c <CLCD_voidSetPosition+0x108>
    376e:	88 ec       	ldi	r24, 0xC8	; 200
    3770:	90 e0       	ldi	r25, 0x00	; 0
    3772:	9c 83       	std	Y+4, r25	; 0x04
    3774:	8b 83       	std	Y+3, r24	; 0x03
    3776:	8b 81       	ldd	r24, Y+3	; 0x03
    3778:	9c 81       	ldd	r25, Y+4	; 0x04
    377a:	01 97       	sbiw	r24, 0x01	; 1
    377c:	f1 f7       	brne	.-4      	; 0x377a <CLCD_voidSetPosition+0xf6>
    377e:	9c 83       	std	Y+4, r25	; 0x04
    3780:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3782:	8d 81       	ldd	r24, Y+5	; 0x05
    3784:	9e 81       	ldd	r25, Y+6	; 0x06
    3786:	01 97       	sbiw	r24, 0x01	; 1
    3788:	9e 83       	std	Y+6, r25	; 0x06
    378a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    378c:	8d 81       	ldd	r24, Y+5	; 0x05
    378e:	9e 81       	ldd	r25, Y+6	; 0x06
    3790:	00 97       	sbiw	r24, 0x00	; 0
    3792:	69 f7       	brne	.-38     	; 0x376e <CLCD_voidSetPosition+0xea>
    3794:	14 c0       	rjmp	.+40     	; 0x37be <CLCD_voidSetPosition+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3796:	6f 81       	ldd	r22, Y+7	; 0x07
    3798:	78 85       	ldd	r23, Y+8	; 0x08
    379a:	89 85       	ldd	r24, Y+9	; 0x09
    379c:	9a 85       	ldd	r25, Y+10	; 0x0a
    379e:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    37a2:	dc 01       	movw	r26, r24
    37a4:	cb 01       	movw	r24, r22
    37a6:	9e 83       	std	Y+6, r25	; 0x06
    37a8:	8d 83       	std	Y+5, r24	; 0x05
    37aa:	8d 81       	ldd	r24, Y+5	; 0x05
    37ac:	9e 81       	ldd	r25, Y+6	; 0x06
    37ae:	9a 83       	std	Y+2, r25	; 0x02
    37b0:	89 83       	std	Y+1, r24	; 0x01
    37b2:	89 81       	ldd	r24, Y+1	; 0x01
    37b4:	9a 81       	ldd	r25, Y+2	; 0x02
    37b6:	01 97       	sbiw	r24, 0x01	; 1
    37b8:	f1 f7       	brne	.-4      	; 0x37b6 <CLCD_voidSetPosition+0x132>
    37ba:	9a 83       	std	Y+2, r25	; 0x02
    37bc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    37be:	61 96       	adiw	r28, 0x11	; 17
    37c0:	0f b6       	in	r0, 0x3f	; 63
    37c2:	f8 94       	cli
    37c4:	de bf       	out	0x3e, r29	; 62
    37c6:	0f be       	out	0x3f, r0	; 63
    37c8:	cd bf       	out	0x3d, r28	; 61
    37ca:	cf 91       	pop	r28
    37cc:	df 91       	pop	r29
    37ce:	08 95       	ret

000037d0 <CLCD_voidSendExtraChar>:
			=> Copy_u8Col --> column number (CLCD_COL_1 ... CLCD_COL_16)
* return : nothing
* Hint :-
	Address Counter can refer to CGRAM and DDRAM
*/
void CLCD_voidSendExtraChar( u8 Copy_u8Row , u8 Copy_u8Col ){
    37d0:	df 93       	push	r29
    37d2:	cf 93       	push	r28
    37d4:	00 d0       	rcall	.+0      	; 0x37d6 <CLCD_voidSendExtraChar+0x6>
    37d6:	0f 92       	push	r0
    37d8:	cd b7       	in	r28, 0x3d	; 61
    37da:	de b7       	in	r29, 0x3e	; 62
    37dc:	8a 83       	std	Y+2, r24	; 0x02
    37de:	6b 83       	std	Y+3, r22	; 0x03

	u8 LOC_u8Iterator = 0 ;
    37e0:	19 82       	std	Y+1, r1	; 0x01
	/* 1- Go To CGRAM            */
	CLCD_voidSendCommand( lcd_CGRAM );  // Make AC refers to the first Place/Address at CGRAM
    37e2:	80 e4       	ldi	r24, 0x40	; 64
    37e4:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <CLCD_voidSendCommand>


	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < sizeof(CLCD_u8ExtraChar) / sizeof(CLCD_u8ExtraChar[0]) ; LOC_u8Iterator++){
    37e8:	19 82       	std	Y+1, r1	; 0x01
    37ea:	0c c0       	rjmp	.+24     	; 0x3804 <CLCD_voidSendExtraChar+0x34>

		CLCD_voidSendData( CLCD_u8ExtraChar[LOC_u8Iterator] );
    37ec:	89 81       	ldd	r24, Y+1	; 0x01
    37ee:	88 2f       	mov	r24, r24
    37f0:	90 e0       	ldi	r25, 0x00	; 0
    37f2:	fc 01       	movw	r30, r24
    37f4:	ec 57       	subi	r30, 0x7C	; 124
    37f6:	fe 4f       	sbci	r31, 0xFE	; 254
    37f8:	80 81       	ld	r24, Z
    37fa:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <CLCD_voidSendData>
	CLCD_voidSendCommand( lcd_CGRAM );  // Make AC refers to the first Place/Address at CGRAM


	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < sizeof(CLCD_u8ExtraChar) / sizeof(CLCD_u8ExtraChar[0]) ; LOC_u8Iterator++){
    37fe:	89 81       	ldd	r24, Y+1	; 0x01
    3800:	8f 5f       	subi	r24, 0xFF	; 255
    3802:	89 83       	std	Y+1, r24	; 0x01
    3804:	89 81       	ldd	r24, Y+1	; 0x01
    3806:	80 34       	cpi	r24, 0x40	; 64
    3808:	88 f3       	brcs	.-30     	; 0x37ec <CLCD_voidSendExtraChar+0x1c>

	}


	/* 3- Back (AC) To DDRAM          */
	CLCD_voidSetPosition(Copy_u8Row,Copy_u8Col);
    380a:	8a 81       	ldd	r24, Y+2	; 0x02
    380c:	6b 81       	ldd	r22, Y+3	; 0x03
    380e:	0e 94 42 1b 	call	0x3684	; 0x3684 <CLCD_voidSetPosition>


	/* 4- Send Character Address */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < 8 ; LOC_u8Iterator++ ){
    3812:	19 82       	std	Y+1, r1	; 0x01
    3814:	06 c0       	rjmp	.+12     	; 0x3822 <CLCD_voidSendExtraChar+0x52>

		CLCD_voidSendData( LOC_u8Iterator );
    3816:	89 81       	ldd	r24, Y+1	; 0x01
    3818:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <CLCD_voidSendData>
	/* 3- Back (AC) To DDRAM          */
	CLCD_voidSetPosition(Copy_u8Row,Copy_u8Col);


	/* 4- Send Character Address */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < 8 ; LOC_u8Iterator++ ){
    381c:	89 81       	ldd	r24, Y+1	; 0x01
    381e:	8f 5f       	subi	r24, 0xFF	; 255
    3820:	89 83       	std	Y+1, r24	; 0x01
    3822:	89 81       	ldd	r24, Y+1	; 0x01
    3824:	88 30       	cpi	r24, 0x08	; 8
    3826:	b8 f3       	brcs	.-18     	; 0x3816 <CLCD_voidSendExtraChar+0x46>

		CLCD_voidSendData( LOC_u8Iterator );

	}

}
    3828:	0f 90       	pop	r0
    382a:	0f 90       	pop	r0
    382c:	0f 90       	pop	r0
    382e:	cf 91       	pop	r28
    3830:	df 91       	pop	r29
    3832:	08 95       	ret

00003834 <CLCD_voidClearScreen>:
* Breif : This Function clear LCD
* Parameters : nothing
* return : nothing
*/
void CLCD_voidClearScreen(void)
{
    3834:	df 93       	push	r29
    3836:	cf 93       	push	r28
    3838:	cd b7       	in	r28, 0x3d	; 61
    383a:	de b7       	in	r29, 0x3e	; 62
    383c:	2e 97       	sbiw	r28, 0x0e	; 14
    383e:	0f b6       	in	r0, 0x3f	; 63
    3840:	f8 94       	cli
    3842:	de bf       	out	0x3e, r29	; 62
    3844:	0f be       	out	0x3f, r0	; 63
    3846:	cd bf       	out	0x3d, r28	; 61
	CLCD_voidSendCommand(lcd_Clear);
    3848:	81 e0       	ldi	r24, 0x01	; 1
    384a:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <CLCD_voidSendCommand>
    384e:	80 e0       	ldi	r24, 0x00	; 0
    3850:	90 e0       	ldi	r25, 0x00	; 0
    3852:	a0 e2       	ldi	r26, 0x20	; 32
    3854:	b1 e4       	ldi	r27, 0x41	; 65
    3856:	8b 87       	std	Y+11, r24	; 0x0b
    3858:	9c 87       	std	Y+12, r25	; 0x0c
    385a:	ad 87       	std	Y+13, r26	; 0x0d
    385c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    385e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3860:	7c 85       	ldd	r23, Y+12	; 0x0c
    3862:	8d 85       	ldd	r24, Y+13	; 0x0d
    3864:	9e 85       	ldd	r25, Y+14	; 0x0e
    3866:	20 e0       	ldi	r18, 0x00	; 0
    3868:	30 e0       	ldi	r19, 0x00	; 0
    386a:	4a ef       	ldi	r20, 0xFA	; 250
    386c:	54 e4       	ldi	r21, 0x44	; 68
    386e:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3872:	dc 01       	movw	r26, r24
    3874:	cb 01       	movw	r24, r22
    3876:	8f 83       	std	Y+7, r24	; 0x07
    3878:	98 87       	std	Y+8, r25	; 0x08
    387a:	a9 87       	std	Y+9, r26	; 0x09
    387c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    387e:	6f 81       	ldd	r22, Y+7	; 0x07
    3880:	78 85       	ldd	r23, Y+8	; 0x08
    3882:	89 85       	ldd	r24, Y+9	; 0x09
    3884:	9a 85       	ldd	r25, Y+10	; 0x0a
    3886:	20 e0       	ldi	r18, 0x00	; 0
    3888:	30 e0       	ldi	r19, 0x00	; 0
    388a:	40 e8       	ldi	r20, 0x80	; 128
    388c:	5f e3       	ldi	r21, 0x3F	; 63
    388e:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    3892:	88 23       	and	r24, r24
    3894:	2c f4       	brge	.+10     	; 0x38a0 <CLCD_voidClearScreen+0x6c>
		__ticks = 1;
    3896:	81 e0       	ldi	r24, 0x01	; 1
    3898:	90 e0       	ldi	r25, 0x00	; 0
    389a:	9e 83       	std	Y+6, r25	; 0x06
    389c:	8d 83       	std	Y+5, r24	; 0x05
    389e:	3f c0       	rjmp	.+126    	; 0x391e <CLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    38a0:	6f 81       	ldd	r22, Y+7	; 0x07
    38a2:	78 85       	ldd	r23, Y+8	; 0x08
    38a4:	89 85       	ldd	r24, Y+9	; 0x09
    38a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    38a8:	20 e0       	ldi	r18, 0x00	; 0
    38aa:	3f ef       	ldi	r19, 0xFF	; 255
    38ac:	4f e7       	ldi	r20, 0x7F	; 127
    38ae:	57 e4       	ldi	r21, 0x47	; 71
    38b0:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    38b4:	18 16       	cp	r1, r24
    38b6:	4c f5       	brge	.+82     	; 0x390a <CLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    38ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    38bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    38be:	9e 85       	ldd	r25, Y+14	; 0x0e
    38c0:	20 e0       	ldi	r18, 0x00	; 0
    38c2:	30 e0       	ldi	r19, 0x00	; 0
    38c4:	40 e2       	ldi	r20, 0x20	; 32
    38c6:	51 e4       	ldi	r21, 0x41	; 65
    38c8:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    38cc:	dc 01       	movw	r26, r24
    38ce:	cb 01       	movw	r24, r22
    38d0:	bc 01       	movw	r22, r24
    38d2:	cd 01       	movw	r24, r26
    38d4:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    38d8:	dc 01       	movw	r26, r24
    38da:	cb 01       	movw	r24, r22
    38dc:	9e 83       	std	Y+6, r25	; 0x06
    38de:	8d 83       	std	Y+5, r24	; 0x05
    38e0:	0f c0       	rjmp	.+30     	; 0x3900 <CLCD_voidClearScreen+0xcc>
    38e2:	88 ec       	ldi	r24, 0xC8	; 200
    38e4:	90 e0       	ldi	r25, 0x00	; 0
    38e6:	9c 83       	std	Y+4, r25	; 0x04
    38e8:	8b 83       	std	Y+3, r24	; 0x03
    38ea:	8b 81       	ldd	r24, Y+3	; 0x03
    38ec:	9c 81       	ldd	r25, Y+4	; 0x04
    38ee:	01 97       	sbiw	r24, 0x01	; 1
    38f0:	f1 f7       	brne	.-4      	; 0x38ee <CLCD_voidClearScreen+0xba>
    38f2:	9c 83       	std	Y+4, r25	; 0x04
    38f4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38f6:	8d 81       	ldd	r24, Y+5	; 0x05
    38f8:	9e 81       	ldd	r25, Y+6	; 0x06
    38fa:	01 97       	sbiw	r24, 0x01	; 1
    38fc:	9e 83       	std	Y+6, r25	; 0x06
    38fe:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3900:	8d 81       	ldd	r24, Y+5	; 0x05
    3902:	9e 81       	ldd	r25, Y+6	; 0x06
    3904:	00 97       	sbiw	r24, 0x00	; 0
    3906:	69 f7       	brne	.-38     	; 0x38e2 <CLCD_voidClearScreen+0xae>
    3908:	14 c0       	rjmp	.+40     	; 0x3932 <CLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    390a:	6f 81       	ldd	r22, Y+7	; 0x07
    390c:	78 85       	ldd	r23, Y+8	; 0x08
    390e:	89 85       	ldd	r24, Y+9	; 0x09
    3910:	9a 85       	ldd	r25, Y+10	; 0x0a
    3912:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3916:	dc 01       	movw	r26, r24
    3918:	cb 01       	movw	r24, r22
    391a:	9e 83       	std	Y+6, r25	; 0x06
    391c:	8d 83       	std	Y+5, r24	; 0x05
    391e:	8d 81       	ldd	r24, Y+5	; 0x05
    3920:	9e 81       	ldd	r25, Y+6	; 0x06
    3922:	9a 83       	std	Y+2, r25	; 0x02
    3924:	89 83       	std	Y+1, r24	; 0x01
    3926:	89 81       	ldd	r24, Y+1	; 0x01
    3928:	9a 81       	ldd	r25, Y+2	; 0x02
    392a:	01 97       	sbiw	r24, 0x01	; 1
    392c:	f1 f7       	brne	.-4      	; 0x392a <CLCD_voidClearScreen+0xf6>
    392e:	9a 83       	std	Y+2, r25	; 0x02
    3930:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10); //wait more than 1.53 ms
}
    3932:	2e 96       	adiw	r28, 0x0e	; 14
    3934:	0f b6       	in	r0, 0x3f	; 63
    3936:	f8 94       	cli
    3938:	de bf       	out	0x3e, r29	; 62
    393a:	0f be       	out	0x3f, r0	; 63
    393c:	cd bf       	out	0x3d, r28	; 61
    393e:	cf 91       	pop	r28
    3940:	df 91       	pop	r29
    3942:	08 95       	ret

00003944 <CLCD_voidSendFallingEdge>:
*
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
    3944:	df 93       	push	r29
    3946:	cf 93       	push	r28
    3948:	cd b7       	in	r28, 0x3d	; 61
    394a:	de b7       	in	r29, 0x3e	; 62
    394c:	6c 97       	sbiw	r28, 0x1c	; 28
    394e:	0f b6       	in	r0, 0x3f	; 63
    3950:	f8 94       	cli
    3952:	de bf       	out	0x3e, r29	; 62
    3954:	0f be       	out	0x3f, r0	; 63
    3956:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3958:	81 e0       	ldi	r24, 0x01	; 1
    395a:	63 e0       	ldi	r22, 0x03	; 3
    395c:	41 e0       	ldi	r20, 0x01	; 1
    395e:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <DIO_enumSetPinValue>
    3962:	80 e0       	ldi	r24, 0x00	; 0
    3964:	90 e0       	ldi	r25, 0x00	; 0
    3966:	a0 e8       	ldi	r26, 0x80	; 128
    3968:	bf e3       	ldi	r27, 0x3F	; 63
    396a:	89 8f       	std	Y+25, r24	; 0x19
    396c:	9a 8f       	std	Y+26, r25	; 0x1a
    396e:	ab 8f       	std	Y+27, r26	; 0x1b
    3970:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3972:	69 8d       	ldd	r22, Y+25	; 0x19
    3974:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3976:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3978:	9c 8d       	ldd	r25, Y+28	; 0x1c
    397a:	20 e0       	ldi	r18, 0x00	; 0
    397c:	30 e0       	ldi	r19, 0x00	; 0
    397e:	4a ef       	ldi	r20, 0xFA	; 250
    3980:	54 e4       	ldi	r21, 0x44	; 68
    3982:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3986:	dc 01       	movw	r26, r24
    3988:	cb 01       	movw	r24, r22
    398a:	8d 8b       	std	Y+21, r24	; 0x15
    398c:	9e 8b       	std	Y+22, r25	; 0x16
    398e:	af 8b       	std	Y+23, r26	; 0x17
    3990:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3992:	6d 89       	ldd	r22, Y+21	; 0x15
    3994:	7e 89       	ldd	r23, Y+22	; 0x16
    3996:	8f 89       	ldd	r24, Y+23	; 0x17
    3998:	98 8d       	ldd	r25, Y+24	; 0x18
    399a:	20 e0       	ldi	r18, 0x00	; 0
    399c:	30 e0       	ldi	r19, 0x00	; 0
    399e:	40 e8       	ldi	r20, 0x80	; 128
    39a0:	5f e3       	ldi	r21, 0x3F	; 63
    39a2:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    39a6:	88 23       	and	r24, r24
    39a8:	2c f4       	brge	.+10     	; 0x39b4 <CLCD_voidSendFallingEdge+0x70>
		__ticks = 1;
    39aa:	81 e0       	ldi	r24, 0x01	; 1
    39ac:	90 e0       	ldi	r25, 0x00	; 0
    39ae:	9c 8b       	std	Y+20, r25	; 0x14
    39b0:	8b 8b       	std	Y+19, r24	; 0x13
    39b2:	3f c0       	rjmp	.+126    	; 0x3a32 <CLCD_voidSendFallingEdge+0xee>
	else if (__tmp > 65535)
    39b4:	6d 89       	ldd	r22, Y+21	; 0x15
    39b6:	7e 89       	ldd	r23, Y+22	; 0x16
    39b8:	8f 89       	ldd	r24, Y+23	; 0x17
    39ba:	98 8d       	ldd	r25, Y+24	; 0x18
    39bc:	20 e0       	ldi	r18, 0x00	; 0
    39be:	3f ef       	ldi	r19, 0xFF	; 255
    39c0:	4f e7       	ldi	r20, 0x7F	; 127
    39c2:	57 e4       	ldi	r21, 0x47	; 71
    39c4:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    39c8:	18 16       	cp	r1, r24
    39ca:	4c f5       	brge	.+82     	; 0x3a1e <CLCD_voidSendFallingEdge+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39cc:	69 8d       	ldd	r22, Y+25	; 0x19
    39ce:	7a 8d       	ldd	r23, Y+26	; 0x1a
    39d0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    39d2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    39d4:	20 e0       	ldi	r18, 0x00	; 0
    39d6:	30 e0       	ldi	r19, 0x00	; 0
    39d8:	40 e2       	ldi	r20, 0x20	; 32
    39da:	51 e4       	ldi	r21, 0x41	; 65
    39dc:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    39e0:	dc 01       	movw	r26, r24
    39e2:	cb 01       	movw	r24, r22
    39e4:	bc 01       	movw	r22, r24
    39e6:	cd 01       	movw	r24, r26
    39e8:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    39ec:	dc 01       	movw	r26, r24
    39ee:	cb 01       	movw	r24, r22
    39f0:	9c 8b       	std	Y+20, r25	; 0x14
    39f2:	8b 8b       	std	Y+19, r24	; 0x13
    39f4:	0f c0       	rjmp	.+30     	; 0x3a14 <CLCD_voidSendFallingEdge+0xd0>
    39f6:	88 ec       	ldi	r24, 0xC8	; 200
    39f8:	90 e0       	ldi	r25, 0x00	; 0
    39fa:	9a 8b       	std	Y+18, r25	; 0x12
    39fc:	89 8b       	std	Y+17, r24	; 0x11
    39fe:	89 89       	ldd	r24, Y+17	; 0x11
    3a00:	9a 89       	ldd	r25, Y+18	; 0x12
    3a02:	01 97       	sbiw	r24, 0x01	; 1
    3a04:	f1 f7       	brne	.-4      	; 0x3a02 <CLCD_voidSendFallingEdge+0xbe>
    3a06:	9a 8b       	std	Y+18, r25	; 0x12
    3a08:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a0a:	8b 89       	ldd	r24, Y+19	; 0x13
    3a0c:	9c 89       	ldd	r25, Y+20	; 0x14
    3a0e:	01 97       	sbiw	r24, 0x01	; 1
    3a10:	9c 8b       	std	Y+20, r25	; 0x14
    3a12:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a14:	8b 89       	ldd	r24, Y+19	; 0x13
    3a16:	9c 89       	ldd	r25, Y+20	; 0x14
    3a18:	00 97       	sbiw	r24, 0x00	; 0
    3a1a:	69 f7       	brne	.-38     	; 0x39f6 <CLCD_voidSendFallingEdge+0xb2>
    3a1c:	14 c0       	rjmp	.+40     	; 0x3a46 <CLCD_voidSendFallingEdge+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a1e:	6d 89       	ldd	r22, Y+21	; 0x15
    3a20:	7e 89       	ldd	r23, Y+22	; 0x16
    3a22:	8f 89       	ldd	r24, Y+23	; 0x17
    3a24:	98 8d       	ldd	r25, Y+24	; 0x18
    3a26:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3a2a:	dc 01       	movw	r26, r24
    3a2c:	cb 01       	movw	r24, r22
    3a2e:	9c 8b       	std	Y+20, r25	; 0x14
    3a30:	8b 8b       	std	Y+19, r24	; 0x13
    3a32:	8b 89       	ldd	r24, Y+19	; 0x13
    3a34:	9c 89       	ldd	r25, Y+20	; 0x14
    3a36:	98 8b       	std	Y+16, r25	; 0x10
    3a38:	8f 87       	std	Y+15, r24	; 0x0f
    3a3a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a3c:	98 89       	ldd	r25, Y+16	; 0x10
    3a3e:	01 97       	sbiw	r24, 0x01	; 1
    3a40:	f1 f7       	brne	.-4      	; 0x3a3e <CLCD_voidSendFallingEdge+0xfa>
    3a42:	98 8b       	std	Y+16, r25	; 0x10
    3a44:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3a46:	81 e0       	ldi	r24, 0x01	; 1
    3a48:	63 e0       	ldi	r22, 0x03	; 3
    3a4a:	40 e0       	ldi	r20, 0x00	; 0
    3a4c:	0e 94 b2 1e 	call	0x3d64	; 0x3d64 <DIO_enumSetPinValue>
    3a50:	80 e0       	ldi	r24, 0x00	; 0
    3a52:	90 e0       	ldi	r25, 0x00	; 0
    3a54:	a0 e8       	ldi	r26, 0x80	; 128
    3a56:	bf e3       	ldi	r27, 0x3F	; 63
    3a58:	8b 87       	std	Y+11, r24	; 0x0b
    3a5a:	9c 87       	std	Y+12, r25	; 0x0c
    3a5c:	ad 87       	std	Y+13, r26	; 0x0d
    3a5e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a60:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a62:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a64:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a66:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a68:	20 e0       	ldi	r18, 0x00	; 0
    3a6a:	30 e0       	ldi	r19, 0x00	; 0
    3a6c:	4a ef       	ldi	r20, 0xFA	; 250
    3a6e:	54 e4       	ldi	r21, 0x44	; 68
    3a70:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3a74:	dc 01       	movw	r26, r24
    3a76:	cb 01       	movw	r24, r22
    3a78:	8f 83       	std	Y+7, r24	; 0x07
    3a7a:	98 87       	std	Y+8, r25	; 0x08
    3a7c:	a9 87       	std	Y+9, r26	; 0x09
    3a7e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3a80:	6f 81       	ldd	r22, Y+7	; 0x07
    3a82:	78 85       	ldd	r23, Y+8	; 0x08
    3a84:	89 85       	ldd	r24, Y+9	; 0x09
    3a86:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a88:	20 e0       	ldi	r18, 0x00	; 0
    3a8a:	30 e0       	ldi	r19, 0x00	; 0
    3a8c:	40 e8       	ldi	r20, 0x80	; 128
    3a8e:	5f e3       	ldi	r21, 0x3F	; 63
    3a90:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    3a94:	88 23       	and	r24, r24
    3a96:	2c f4       	brge	.+10     	; 0x3aa2 <CLCD_voidSendFallingEdge+0x15e>
		__ticks = 1;
    3a98:	81 e0       	ldi	r24, 0x01	; 1
    3a9a:	90 e0       	ldi	r25, 0x00	; 0
    3a9c:	9e 83       	std	Y+6, r25	; 0x06
    3a9e:	8d 83       	std	Y+5, r24	; 0x05
    3aa0:	3f c0       	rjmp	.+126    	; 0x3b20 <CLCD_voidSendFallingEdge+0x1dc>
	else if (__tmp > 65535)
    3aa2:	6f 81       	ldd	r22, Y+7	; 0x07
    3aa4:	78 85       	ldd	r23, Y+8	; 0x08
    3aa6:	89 85       	ldd	r24, Y+9	; 0x09
    3aa8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3aaa:	20 e0       	ldi	r18, 0x00	; 0
    3aac:	3f ef       	ldi	r19, 0xFF	; 255
    3aae:	4f e7       	ldi	r20, 0x7F	; 127
    3ab0:	57 e4       	ldi	r21, 0x47	; 71
    3ab2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    3ab6:	18 16       	cp	r1, r24
    3ab8:	4c f5       	brge	.+82     	; 0x3b0c <CLCD_voidSendFallingEdge+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3aba:	6b 85       	ldd	r22, Y+11	; 0x0b
    3abc:	7c 85       	ldd	r23, Y+12	; 0x0c
    3abe:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ac0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ac2:	20 e0       	ldi	r18, 0x00	; 0
    3ac4:	30 e0       	ldi	r19, 0x00	; 0
    3ac6:	40 e2       	ldi	r20, 0x20	; 32
    3ac8:	51 e4       	ldi	r21, 0x41	; 65
    3aca:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    3ace:	dc 01       	movw	r26, r24
    3ad0:	cb 01       	movw	r24, r22
    3ad2:	bc 01       	movw	r22, r24
    3ad4:	cd 01       	movw	r24, r26
    3ad6:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3ada:	dc 01       	movw	r26, r24
    3adc:	cb 01       	movw	r24, r22
    3ade:	9e 83       	std	Y+6, r25	; 0x06
    3ae0:	8d 83       	std	Y+5, r24	; 0x05
    3ae2:	0f c0       	rjmp	.+30     	; 0x3b02 <CLCD_voidSendFallingEdge+0x1be>
    3ae4:	88 ec       	ldi	r24, 0xC8	; 200
    3ae6:	90 e0       	ldi	r25, 0x00	; 0
    3ae8:	9c 83       	std	Y+4, r25	; 0x04
    3aea:	8b 83       	std	Y+3, r24	; 0x03
    3aec:	8b 81       	ldd	r24, Y+3	; 0x03
    3aee:	9c 81       	ldd	r25, Y+4	; 0x04
    3af0:	01 97       	sbiw	r24, 0x01	; 1
    3af2:	f1 f7       	brne	.-4      	; 0x3af0 <CLCD_voidSendFallingEdge+0x1ac>
    3af4:	9c 83       	std	Y+4, r25	; 0x04
    3af6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3af8:	8d 81       	ldd	r24, Y+5	; 0x05
    3afa:	9e 81       	ldd	r25, Y+6	; 0x06
    3afc:	01 97       	sbiw	r24, 0x01	; 1
    3afe:	9e 83       	std	Y+6, r25	; 0x06
    3b00:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b02:	8d 81       	ldd	r24, Y+5	; 0x05
    3b04:	9e 81       	ldd	r25, Y+6	; 0x06
    3b06:	00 97       	sbiw	r24, 0x00	; 0
    3b08:	69 f7       	brne	.-38     	; 0x3ae4 <CLCD_voidSendFallingEdge+0x1a0>
    3b0a:	14 c0       	rjmp	.+40     	; 0x3b34 <CLCD_voidSendFallingEdge+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b0c:	6f 81       	ldd	r22, Y+7	; 0x07
    3b0e:	78 85       	ldd	r23, Y+8	; 0x08
    3b10:	89 85       	ldd	r24, Y+9	; 0x09
    3b12:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b14:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    3b18:	dc 01       	movw	r26, r24
    3b1a:	cb 01       	movw	r24, r22
    3b1c:	9e 83       	std	Y+6, r25	; 0x06
    3b1e:	8d 83       	std	Y+5, r24	; 0x05
    3b20:	8d 81       	ldd	r24, Y+5	; 0x05
    3b22:	9e 81       	ldd	r25, Y+6	; 0x06
    3b24:	9a 83       	std	Y+2, r25	; 0x02
    3b26:	89 83       	std	Y+1, r24	; 0x01
    3b28:	89 81       	ldd	r24, Y+1	; 0x01
    3b2a:	9a 81       	ldd	r25, Y+2	; 0x02
    3b2c:	01 97       	sbiw	r24, 0x01	; 1
    3b2e:	f1 f7       	brne	.-4      	; 0x3b2c <CLCD_voidSendFallingEdge+0x1e8>
    3b30:	9a 83       	std	Y+2, r25	; 0x02
    3b32:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    3b34:	6c 96       	adiw	r28, 0x1c	; 28
    3b36:	0f b6       	in	r0, 0x3f	; 63
    3b38:	f8 94       	cli
    3b3a:	de bf       	out	0x3e, r29	; 62
    3b3c:	0f be       	out	0x3f, r0	; 63
    3b3e:	cd bf       	out	0x3d, r28	; 61
    3b40:	cf 91       	pop	r28
    3b42:	df 91       	pop	r29
    3b44:	08 95       	ret

00003b46 <DIO_enumSetPinDirection>:
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
  	  =>Copy_u8Direction --> Pin Direction [ DIO_PIN_OUTPUT , DIO_PIN_INPUT ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPinDirection    (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Direction ) 
{
    3b46:	df 93       	push	r29
    3b48:	cf 93       	push	r28
    3b4a:	cd b7       	in	r28, 0x3d	; 61
    3b4c:	de b7       	in	r29, 0x3e	; 62
    3b4e:	28 97       	sbiw	r28, 0x08	; 8
    3b50:	0f b6       	in	r0, 0x3f	; 63
    3b52:	f8 94       	cli
    3b54:	de bf       	out	0x3e, r29	; 62
    3b56:	0f be       	out	0x3f, r0	; 63
    3b58:	cd bf       	out	0x3d, r28	; 61
    3b5a:	8a 83       	std	Y+2, r24	; 0x02
    3b5c:	6b 83       	std	Y+3, r22	; 0x03
    3b5e:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    3b60:	81 e0       	ldi	r24, 0x01	; 1
    3b62:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    3b64:	8a 81       	ldd	r24, Y+2	; 0x02
    3b66:	84 30       	cpi	r24, 0x04	; 4
    3b68:	08 f0       	brcs	.+2      	; 0x3b6c <DIO_enumSetPinDirection+0x26>
    3b6a:	f1 c0       	rjmp	.+482    	; 0x3d4e <DIO_enumSetPinDirection+0x208>
    3b6c:	8b 81       	ldd	r24, Y+3	; 0x03
    3b6e:	88 30       	cpi	r24, 0x08	; 8
    3b70:	08 f0       	brcs	.+2      	; 0x3b74 <DIO_enumSetPinDirection+0x2e>
    3b72:	ed c0       	rjmp	.+474    	; 0x3d4e <DIO_enumSetPinDirection+0x208>
	{
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
    3b74:	8c 81       	ldd	r24, Y+4	; 0x04
    3b76:	81 30       	cpi	r24, 0x01	; 1
    3b78:	09 f0       	breq	.+2      	; 0x3b7c <DIO_enumSetPinDirection+0x36>
    3b7a:	6f c0       	rjmp	.+222    	; 0x3c5a <DIO_enumSetPinDirection+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3b7c:	8a 81       	ldd	r24, Y+2	; 0x02
    3b7e:	28 2f       	mov	r18, r24
    3b80:	30 e0       	ldi	r19, 0x00	; 0
    3b82:	38 87       	std	Y+8, r19	; 0x08
    3b84:	2f 83       	std	Y+7, r18	; 0x07
    3b86:	8f 81       	ldd	r24, Y+7	; 0x07
    3b88:	98 85       	ldd	r25, Y+8	; 0x08
    3b8a:	81 30       	cpi	r24, 0x01	; 1
    3b8c:	91 05       	cpc	r25, r1
    3b8e:	49 f1       	breq	.+82     	; 0x3be2 <DIO_enumSetPinDirection+0x9c>
    3b90:	2f 81       	ldd	r18, Y+7	; 0x07
    3b92:	38 85       	ldd	r19, Y+8	; 0x08
    3b94:	22 30       	cpi	r18, 0x02	; 2
    3b96:	31 05       	cpc	r19, r1
    3b98:	2c f4       	brge	.+10     	; 0x3ba4 <DIO_enumSetPinDirection+0x5e>
    3b9a:	8f 81       	ldd	r24, Y+7	; 0x07
    3b9c:	98 85       	ldd	r25, Y+8	; 0x08
    3b9e:	00 97       	sbiw	r24, 0x00	; 0
    3ba0:	61 f0       	breq	.+24     	; 0x3bba <DIO_enumSetPinDirection+0x74>
    3ba2:	d6 c0       	rjmp	.+428    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
    3ba4:	2f 81       	ldd	r18, Y+7	; 0x07
    3ba6:	38 85       	ldd	r19, Y+8	; 0x08
    3ba8:	22 30       	cpi	r18, 0x02	; 2
    3baa:	31 05       	cpc	r19, r1
    3bac:	71 f1       	breq	.+92     	; 0x3c0a <DIO_enumSetPinDirection+0xc4>
    3bae:	8f 81       	ldd	r24, Y+7	; 0x07
    3bb0:	98 85       	ldd	r25, Y+8	; 0x08
    3bb2:	83 30       	cpi	r24, 0x03	; 3
    3bb4:	91 05       	cpc	r25, r1
    3bb6:	e9 f1       	breq	.+122    	; 0x3c32 <DIO_enumSetPinDirection+0xec>
    3bb8:	cb c0       	rjmp	.+406    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
    3bba:	aa e3       	ldi	r26, 0x3A	; 58
    3bbc:	b0 e0       	ldi	r27, 0x00	; 0
    3bbe:	ea e3       	ldi	r30, 0x3A	; 58
    3bc0:	f0 e0       	ldi	r31, 0x00	; 0
    3bc2:	80 81       	ld	r24, Z
    3bc4:	48 2f       	mov	r20, r24
    3bc6:	8b 81       	ldd	r24, Y+3	; 0x03
    3bc8:	28 2f       	mov	r18, r24
    3bca:	30 e0       	ldi	r19, 0x00	; 0
    3bcc:	81 e0       	ldi	r24, 0x01	; 1
    3bce:	90 e0       	ldi	r25, 0x00	; 0
    3bd0:	02 2e       	mov	r0, r18
    3bd2:	02 c0       	rjmp	.+4      	; 0x3bd8 <DIO_enumSetPinDirection+0x92>
    3bd4:	88 0f       	add	r24, r24
    3bd6:	99 1f       	adc	r25, r25
    3bd8:	0a 94       	dec	r0
    3bda:	e2 f7       	brpl	.-8      	; 0x3bd4 <DIO_enumSetPinDirection+0x8e>
    3bdc:	84 2b       	or	r24, r20
    3bde:	8c 93       	st	X, r24
    3be0:	b7 c0       	rjmp	.+366    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: SET_BIT(DDRB_Register,Copy_u8PIN); break;
    3be2:	a7 e3       	ldi	r26, 0x37	; 55
    3be4:	b0 e0       	ldi	r27, 0x00	; 0
    3be6:	e7 e3       	ldi	r30, 0x37	; 55
    3be8:	f0 e0       	ldi	r31, 0x00	; 0
    3bea:	80 81       	ld	r24, Z
    3bec:	48 2f       	mov	r20, r24
    3bee:	8b 81       	ldd	r24, Y+3	; 0x03
    3bf0:	28 2f       	mov	r18, r24
    3bf2:	30 e0       	ldi	r19, 0x00	; 0
    3bf4:	81 e0       	ldi	r24, 0x01	; 1
    3bf6:	90 e0       	ldi	r25, 0x00	; 0
    3bf8:	02 2e       	mov	r0, r18
    3bfa:	02 c0       	rjmp	.+4      	; 0x3c00 <DIO_enumSetPinDirection+0xba>
    3bfc:	88 0f       	add	r24, r24
    3bfe:	99 1f       	adc	r25, r25
    3c00:	0a 94       	dec	r0
    3c02:	e2 f7       	brpl	.-8      	; 0x3bfc <DIO_enumSetPinDirection+0xb6>
    3c04:	84 2b       	or	r24, r20
    3c06:	8c 93       	st	X, r24
    3c08:	a3 c0       	rjmp	.+326    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
    3c0a:	a4 e3       	ldi	r26, 0x34	; 52
    3c0c:	b0 e0       	ldi	r27, 0x00	; 0
    3c0e:	e4 e3       	ldi	r30, 0x34	; 52
    3c10:	f0 e0       	ldi	r31, 0x00	; 0
    3c12:	80 81       	ld	r24, Z
    3c14:	48 2f       	mov	r20, r24
    3c16:	8b 81       	ldd	r24, Y+3	; 0x03
    3c18:	28 2f       	mov	r18, r24
    3c1a:	30 e0       	ldi	r19, 0x00	; 0
    3c1c:	81 e0       	ldi	r24, 0x01	; 1
    3c1e:	90 e0       	ldi	r25, 0x00	; 0
    3c20:	02 2e       	mov	r0, r18
    3c22:	02 c0       	rjmp	.+4      	; 0x3c28 <DIO_enumSetPinDirection+0xe2>
    3c24:	88 0f       	add	r24, r24
    3c26:	99 1f       	adc	r25, r25
    3c28:	0a 94       	dec	r0
    3c2a:	e2 f7       	brpl	.-8      	; 0x3c24 <DIO_enumSetPinDirection+0xde>
    3c2c:	84 2b       	or	r24, r20
    3c2e:	8c 93       	st	X, r24
    3c30:	8f c0       	rjmp	.+286    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: SET_BIT(DDRD_Register,Copy_u8PIN); break;
    3c32:	a1 e3       	ldi	r26, 0x31	; 49
    3c34:	b0 e0       	ldi	r27, 0x00	; 0
    3c36:	e1 e3       	ldi	r30, 0x31	; 49
    3c38:	f0 e0       	ldi	r31, 0x00	; 0
    3c3a:	80 81       	ld	r24, Z
    3c3c:	48 2f       	mov	r20, r24
    3c3e:	8b 81       	ldd	r24, Y+3	; 0x03
    3c40:	28 2f       	mov	r18, r24
    3c42:	30 e0       	ldi	r19, 0x00	; 0
    3c44:	81 e0       	ldi	r24, 0x01	; 1
    3c46:	90 e0       	ldi	r25, 0x00	; 0
    3c48:	02 2e       	mov	r0, r18
    3c4a:	02 c0       	rjmp	.+4      	; 0x3c50 <DIO_enumSetPinDirection+0x10a>
    3c4c:	88 0f       	add	r24, r24
    3c4e:	99 1f       	adc	r25, r25
    3c50:	0a 94       	dec	r0
    3c52:	e2 f7       	brpl	.-8      	; 0x3c4c <DIO_enumSetPinDirection+0x106>
    3c54:	84 2b       	or	r24, r20
    3c56:	8c 93       	st	X, r24
    3c58:	7b c0       	rjmp	.+246    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else if ( Copy_u8Direction == DIO_PIN_INPUT )
    3c5a:	8c 81       	ldd	r24, Y+4	; 0x04
    3c5c:	88 23       	and	r24, r24
    3c5e:	09 f0       	breq	.+2      	; 0x3c62 <DIO_enumSetPinDirection+0x11c>
    3c60:	74 c0       	rjmp	.+232    	; 0x3d4a <DIO_enumSetPinDirection+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3c62:	8a 81       	ldd	r24, Y+2	; 0x02
    3c64:	28 2f       	mov	r18, r24
    3c66:	30 e0       	ldi	r19, 0x00	; 0
    3c68:	3e 83       	std	Y+6, r19	; 0x06
    3c6a:	2d 83       	std	Y+5, r18	; 0x05
    3c6c:	8d 81       	ldd	r24, Y+5	; 0x05
    3c6e:	9e 81       	ldd	r25, Y+6	; 0x06
    3c70:	81 30       	cpi	r24, 0x01	; 1
    3c72:	91 05       	cpc	r25, r1
    3c74:	59 f1       	breq	.+86     	; 0x3ccc <DIO_enumSetPinDirection+0x186>
    3c76:	2d 81       	ldd	r18, Y+5	; 0x05
    3c78:	3e 81       	ldd	r19, Y+6	; 0x06
    3c7a:	22 30       	cpi	r18, 0x02	; 2
    3c7c:	31 05       	cpc	r19, r1
    3c7e:	2c f4       	brge	.+10     	; 0x3c8a <DIO_enumSetPinDirection+0x144>
    3c80:	8d 81       	ldd	r24, Y+5	; 0x05
    3c82:	9e 81       	ldd	r25, Y+6	; 0x06
    3c84:	00 97       	sbiw	r24, 0x00	; 0
    3c86:	69 f0       	breq	.+26     	; 0x3ca2 <DIO_enumSetPinDirection+0x15c>
    3c88:	63 c0       	rjmp	.+198    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
    3c8a:	2d 81       	ldd	r18, Y+5	; 0x05
    3c8c:	3e 81       	ldd	r19, Y+6	; 0x06
    3c8e:	22 30       	cpi	r18, 0x02	; 2
    3c90:	31 05       	cpc	r19, r1
    3c92:	89 f1       	breq	.+98     	; 0x3cf6 <DIO_enumSetPinDirection+0x1b0>
    3c94:	8d 81       	ldd	r24, Y+5	; 0x05
    3c96:	9e 81       	ldd	r25, Y+6	; 0x06
    3c98:	83 30       	cpi	r24, 0x03	; 3
    3c9a:	91 05       	cpc	r25, r1
    3c9c:	09 f4       	brne	.+2      	; 0x3ca0 <DIO_enumSetPinDirection+0x15a>
    3c9e:	40 c0       	rjmp	.+128    	; 0x3d20 <DIO_enumSetPinDirection+0x1da>
    3ca0:	57 c0       	rjmp	.+174    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
    3ca2:	aa e3       	ldi	r26, 0x3A	; 58
    3ca4:	b0 e0       	ldi	r27, 0x00	; 0
    3ca6:	ea e3       	ldi	r30, 0x3A	; 58
    3ca8:	f0 e0       	ldi	r31, 0x00	; 0
    3caa:	80 81       	ld	r24, Z
    3cac:	48 2f       	mov	r20, r24
    3cae:	8b 81       	ldd	r24, Y+3	; 0x03
    3cb0:	28 2f       	mov	r18, r24
    3cb2:	30 e0       	ldi	r19, 0x00	; 0
    3cb4:	81 e0       	ldi	r24, 0x01	; 1
    3cb6:	90 e0       	ldi	r25, 0x00	; 0
    3cb8:	02 2e       	mov	r0, r18
    3cba:	02 c0       	rjmp	.+4      	; 0x3cc0 <DIO_enumSetPinDirection+0x17a>
    3cbc:	88 0f       	add	r24, r24
    3cbe:	99 1f       	adc	r25, r25
    3cc0:	0a 94       	dec	r0
    3cc2:	e2 f7       	brpl	.-8      	; 0x3cbc <DIO_enumSetPinDirection+0x176>
    3cc4:	80 95       	com	r24
    3cc6:	84 23       	and	r24, r20
    3cc8:	8c 93       	st	X, r24
    3cca:	42 c0       	rjmp	.+132    	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
    3ccc:	a7 e3       	ldi	r26, 0x37	; 55
    3cce:	b0 e0       	ldi	r27, 0x00	; 0
    3cd0:	e7 e3       	ldi	r30, 0x37	; 55
    3cd2:	f0 e0       	ldi	r31, 0x00	; 0
    3cd4:	80 81       	ld	r24, Z
    3cd6:	48 2f       	mov	r20, r24
    3cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    3cda:	28 2f       	mov	r18, r24
    3cdc:	30 e0       	ldi	r19, 0x00	; 0
    3cde:	81 e0       	ldi	r24, 0x01	; 1
    3ce0:	90 e0       	ldi	r25, 0x00	; 0
    3ce2:	02 2e       	mov	r0, r18
    3ce4:	02 c0       	rjmp	.+4      	; 0x3cea <DIO_enumSetPinDirection+0x1a4>
    3ce6:	88 0f       	add	r24, r24
    3ce8:	99 1f       	adc	r25, r25
    3cea:	0a 94       	dec	r0
    3cec:	e2 f7       	brpl	.-8      	; 0x3ce6 <DIO_enumSetPinDirection+0x1a0>
    3cee:	80 95       	com	r24
    3cf0:	84 23       	and	r24, r20
    3cf2:	8c 93       	st	X, r24
    3cf4:	2d c0       	rjmp	.+90     	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
    3cf6:	a4 e3       	ldi	r26, 0x34	; 52
    3cf8:	b0 e0       	ldi	r27, 0x00	; 0
    3cfa:	e4 e3       	ldi	r30, 0x34	; 52
    3cfc:	f0 e0       	ldi	r31, 0x00	; 0
    3cfe:	80 81       	ld	r24, Z
    3d00:	48 2f       	mov	r20, r24
    3d02:	8b 81       	ldd	r24, Y+3	; 0x03
    3d04:	28 2f       	mov	r18, r24
    3d06:	30 e0       	ldi	r19, 0x00	; 0
    3d08:	81 e0       	ldi	r24, 0x01	; 1
    3d0a:	90 e0       	ldi	r25, 0x00	; 0
    3d0c:	02 2e       	mov	r0, r18
    3d0e:	02 c0       	rjmp	.+4      	; 0x3d14 <DIO_enumSetPinDirection+0x1ce>
    3d10:	88 0f       	add	r24, r24
    3d12:	99 1f       	adc	r25, r25
    3d14:	0a 94       	dec	r0
    3d16:	e2 f7       	brpl	.-8      	; 0x3d10 <DIO_enumSetPinDirection+0x1ca>
    3d18:	80 95       	com	r24
    3d1a:	84 23       	and	r24, r20
    3d1c:	8c 93       	st	X, r24
    3d1e:	18 c0       	rjmp	.+48     	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    3d20:	a1 e3       	ldi	r26, 0x31	; 49
    3d22:	b0 e0       	ldi	r27, 0x00	; 0
    3d24:	e1 e3       	ldi	r30, 0x31	; 49
    3d26:	f0 e0       	ldi	r31, 0x00	; 0
    3d28:	80 81       	ld	r24, Z
    3d2a:	48 2f       	mov	r20, r24
    3d2c:	8b 81       	ldd	r24, Y+3	; 0x03
    3d2e:	28 2f       	mov	r18, r24
    3d30:	30 e0       	ldi	r19, 0x00	; 0
    3d32:	81 e0       	ldi	r24, 0x01	; 1
    3d34:	90 e0       	ldi	r25, 0x00	; 0
    3d36:	02 2e       	mov	r0, r18
    3d38:	02 c0       	rjmp	.+4      	; 0x3d3e <DIO_enumSetPinDirection+0x1f8>
    3d3a:	88 0f       	add	r24, r24
    3d3c:	99 1f       	adc	r25, r25
    3d3e:	0a 94       	dec	r0
    3d40:	e2 f7       	brpl	.-8      	; 0x3d3a <DIO_enumSetPinDirection+0x1f4>
    3d42:	80 95       	com	r24
    3d44:	84 23       	and	r24, r20
    3d46:	8c 93       	st	X, r24
    3d48:	03 c0       	rjmp	.+6      	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    3d4a:	19 82       	std	Y+1, r1	; 0x01
    3d4c:	01 c0       	rjmp	.+2      	; 0x3d50 <DIO_enumSetPinDirection+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    3d4e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    3d50:	89 81       	ldd	r24, Y+1	; 0x01

}
    3d52:	28 96       	adiw	r28, 0x08	; 8
    3d54:	0f b6       	in	r0, 0x3f	; 63
    3d56:	f8 94       	cli
    3d58:	de bf       	out	0x3e, r29	; 62
    3d5a:	0f be       	out	0x3f, r0	; 63
    3d5c:	cd bf       	out	0x3d, r28	; 61
    3d5e:	cf 91       	pop	r28
    3d60:	df 91       	pop	r29
    3d62:	08 95       	ret

00003d64 <DIO_enumSetPinValue>:
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
  	  =>Copy_u8Value --> Pin Direction [ DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPinValue      (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Value ) 
{
    3d64:	df 93       	push	r29
    3d66:	cf 93       	push	r28
    3d68:	cd b7       	in	r28, 0x3d	; 61
    3d6a:	de b7       	in	r29, 0x3e	; 62
    3d6c:	28 97       	sbiw	r28, 0x08	; 8
    3d6e:	0f b6       	in	r0, 0x3f	; 63
    3d70:	f8 94       	cli
    3d72:	de bf       	out	0x3e, r29	; 62
    3d74:	0f be       	out	0x3f, r0	; 63
    3d76:	cd bf       	out	0x3d, r28	; 61
    3d78:	8a 83       	std	Y+2, r24	; 0x02
    3d7a:	6b 83       	std	Y+3, r22	; 0x03
    3d7c:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    3d7e:	81 e0       	ldi	r24, 0x01	; 1
    3d80:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    3d82:	8a 81       	ldd	r24, Y+2	; 0x02
    3d84:	84 30       	cpi	r24, 0x04	; 4
    3d86:	08 f0       	brcs	.+2      	; 0x3d8a <DIO_enumSetPinValue+0x26>
    3d88:	f1 c0       	rjmp	.+482    	; 0x3f6c <DIO_enumSetPinValue+0x208>
    3d8a:	8b 81       	ldd	r24, Y+3	; 0x03
    3d8c:	88 30       	cpi	r24, 0x08	; 8
    3d8e:	08 f0       	brcs	.+2      	; 0x3d92 <DIO_enumSetPinValue+0x2e>
    3d90:	ed c0       	rjmp	.+474    	; 0x3f6c <DIO_enumSetPinValue+0x208>
	{
		if (Copy_u8Value == DIO_PIN_HIGH)
    3d92:	8c 81       	ldd	r24, Y+4	; 0x04
    3d94:	81 30       	cpi	r24, 0x01	; 1
    3d96:	09 f0       	breq	.+2      	; 0x3d9a <DIO_enumSetPinValue+0x36>
    3d98:	6f c0       	rjmp	.+222    	; 0x3e78 <DIO_enumSetPinValue+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3d9a:	8a 81       	ldd	r24, Y+2	; 0x02
    3d9c:	28 2f       	mov	r18, r24
    3d9e:	30 e0       	ldi	r19, 0x00	; 0
    3da0:	38 87       	std	Y+8, r19	; 0x08
    3da2:	2f 83       	std	Y+7, r18	; 0x07
    3da4:	8f 81       	ldd	r24, Y+7	; 0x07
    3da6:	98 85       	ldd	r25, Y+8	; 0x08
    3da8:	81 30       	cpi	r24, 0x01	; 1
    3daa:	91 05       	cpc	r25, r1
    3dac:	49 f1       	breq	.+82     	; 0x3e00 <DIO_enumSetPinValue+0x9c>
    3dae:	2f 81       	ldd	r18, Y+7	; 0x07
    3db0:	38 85       	ldd	r19, Y+8	; 0x08
    3db2:	22 30       	cpi	r18, 0x02	; 2
    3db4:	31 05       	cpc	r19, r1
    3db6:	2c f4       	brge	.+10     	; 0x3dc2 <DIO_enumSetPinValue+0x5e>
    3db8:	8f 81       	ldd	r24, Y+7	; 0x07
    3dba:	98 85       	ldd	r25, Y+8	; 0x08
    3dbc:	00 97       	sbiw	r24, 0x00	; 0
    3dbe:	61 f0       	breq	.+24     	; 0x3dd8 <DIO_enumSetPinValue+0x74>
    3dc0:	d6 c0       	rjmp	.+428    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
    3dc2:	2f 81       	ldd	r18, Y+7	; 0x07
    3dc4:	38 85       	ldd	r19, Y+8	; 0x08
    3dc6:	22 30       	cpi	r18, 0x02	; 2
    3dc8:	31 05       	cpc	r19, r1
    3dca:	71 f1       	breq	.+92     	; 0x3e28 <DIO_enumSetPinValue+0xc4>
    3dcc:	8f 81       	ldd	r24, Y+7	; 0x07
    3dce:	98 85       	ldd	r25, Y+8	; 0x08
    3dd0:	83 30       	cpi	r24, 0x03	; 3
    3dd2:	91 05       	cpc	r25, r1
    3dd4:	e9 f1       	breq	.+122    	; 0x3e50 <DIO_enumSetPinValue+0xec>
    3dd6:	cb c0       	rjmp	.+406    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
    3dd8:	ab e3       	ldi	r26, 0x3B	; 59
    3dda:	b0 e0       	ldi	r27, 0x00	; 0
    3ddc:	eb e3       	ldi	r30, 0x3B	; 59
    3dde:	f0 e0       	ldi	r31, 0x00	; 0
    3de0:	80 81       	ld	r24, Z
    3de2:	48 2f       	mov	r20, r24
    3de4:	8b 81       	ldd	r24, Y+3	; 0x03
    3de6:	28 2f       	mov	r18, r24
    3de8:	30 e0       	ldi	r19, 0x00	; 0
    3dea:	81 e0       	ldi	r24, 0x01	; 1
    3dec:	90 e0       	ldi	r25, 0x00	; 0
    3dee:	02 2e       	mov	r0, r18
    3df0:	02 c0       	rjmp	.+4      	; 0x3df6 <DIO_enumSetPinValue+0x92>
    3df2:	88 0f       	add	r24, r24
    3df4:	99 1f       	adc	r25, r25
    3df6:	0a 94       	dec	r0
    3df8:	e2 f7       	brpl	.-8      	; 0x3df2 <DIO_enumSetPinValue+0x8e>
    3dfa:	84 2b       	or	r24, r20
    3dfc:	8c 93       	st	X, r24
    3dfe:	b7 c0       	rjmp	.+366    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: SET_BIT(PORTB_Register,Copy_u8PIN); break;
    3e00:	a8 e3       	ldi	r26, 0x38	; 56
    3e02:	b0 e0       	ldi	r27, 0x00	; 0
    3e04:	e8 e3       	ldi	r30, 0x38	; 56
    3e06:	f0 e0       	ldi	r31, 0x00	; 0
    3e08:	80 81       	ld	r24, Z
    3e0a:	48 2f       	mov	r20, r24
    3e0c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e0e:	28 2f       	mov	r18, r24
    3e10:	30 e0       	ldi	r19, 0x00	; 0
    3e12:	81 e0       	ldi	r24, 0x01	; 1
    3e14:	90 e0       	ldi	r25, 0x00	; 0
    3e16:	02 2e       	mov	r0, r18
    3e18:	02 c0       	rjmp	.+4      	; 0x3e1e <DIO_enumSetPinValue+0xba>
    3e1a:	88 0f       	add	r24, r24
    3e1c:	99 1f       	adc	r25, r25
    3e1e:	0a 94       	dec	r0
    3e20:	e2 f7       	brpl	.-8      	; 0x3e1a <DIO_enumSetPinValue+0xb6>
    3e22:	84 2b       	or	r24, r20
    3e24:	8c 93       	st	X, r24
    3e26:	a3 c0       	rjmp	.+326    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: SET_BIT(PORTC_Register,Copy_u8PIN); break;
    3e28:	a5 e3       	ldi	r26, 0x35	; 53
    3e2a:	b0 e0       	ldi	r27, 0x00	; 0
    3e2c:	e5 e3       	ldi	r30, 0x35	; 53
    3e2e:	f0 e0       	ldi	r31, 0x00	; 0
    3e30:	80 81       	ld	r24, Z
    3e32:	48 2f       	mov	r20, r24
    3e34:	8b 81       	ldd	r24, Y+3	; 0x03
    3e36:	28 2f       	mov	r18, r24
    3e38:	30 e0       	ldi	r19, 0x00	; 0
    3e3a:	81 e0       	ldi	r24, 0x01	; 1
    3e3c:	90 e0       	ldi	r25, 0x00	; 0
    3e3e:	02 2e       	mov	r0, r18
    3e40:	02 c0       	rjmp	.+4      	; 0x3e46 <DIO_enumSetPinValue+0xe2>
    3e42:	88 0f       	add	r24, r24
    3e44:	99 1f       	adc	r25, r25
    3e46:	0a 94       	dec	r0
    3e48:	e2 f7       	brpl	.-8      	; 0x3e42 <DIO_enumSetPinValue+0xde>
    3e4a:	84 2b       	or	r24, r20
    3e4c:	8c 93       	st	X, r24
    3e4e:	8f c0       	rjmp	.+286    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: SET_BIT(PORTD_Register,Copy_u8PIN); break;
    3e50:	a2 e3       	ldi	r26, 0x32	; 50
    3e52:	b0 e0       	ldi	r27, 0x00	; 0
    3e54:	e2 e3       	ldi	r30, 0x32	; 50
    3e56:	f0 e0       	ldi	r31, 0x00	; 0
    3e58:	80 81       	ld	r24, Z
    3e5a:	48 2f       	mov	r20, r24
    3e5c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e5e:	28 2f       	mov	r18, r24
    3e60:	30 e0       	ldi	r19, 0x00	; 0
    3e62:	81 e0       	ldi	r24, 0x01	; 1
    3e64:	90 e0       	ldi	r25, 0x00	; 0
    3e66:	02 2e       	mov	r0, r18
    3e68:	02 c0       	rjmp	.+4      	; 0x3e6e <DIO_enumSetPinValue+0x10a>
    3e6a:	88 0f       	add	r24, r24
    3e6c:	99 1f       	adc	r25, r25
    3e6e:	0a 94       	dec	r0
    3e70:	e2 f7       	brpl	.-8      	; 0x3e6a <DIO_enumSetPinValue+0x106>
    3e72:	84 2b       	or	r24, r20
    3e74:	8c 93       	st	X, r24
    3e76:	7b c0       	rjmp	.+246    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			}

		}

		else if (Copy_u8Value == DIO_PIN_LOW)
    3e78:	8c 81       	ldd	r24, Y+4	; 0x04
    3e7a:	88 23       	and	r24, r24
    3e7c:	09 f0       	breq	.+2      	; 0x3e80 <DIO_enumSetPinValue+0x11c>
    3e7e:	74 c0       	rjmp	.+232    	; 0x3f68 <DIO_enumSetPinValue+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3e80:	8a 81       	ldd	r24, Y+2	; 0x02
    3e82:	28 2f       	mov	r18, r24
    3e84:	30 e0       	ldi	r19, 0x00	; 0
    3e86:	3e 83       	std	Y+6, r19	; 0x06
    3e88:	2d 83       	std	Y+5, r18	; 0x05
    3e8a:	8d 81       	ldd	r24, Y+5	; 0x05
    3e8c:	9e 81       	ldd	r25, Y+6	; 0x06
    3e8e:	81 30       	cpi	r24, 0x01	; 1
    3e90:	91 05       	cpc	r25, r1
    3e92:	59 f1       	breq	.+86     	; 0x3eea <DIO_enumSetPinValue+0x186>
    3e94:	2d 81       	ldd	r18, Y+5	; 0x05
    3e96:	3e 81       	ldd	r19, Y+6	; 0x06
    3e98:	22 30       	cpi	r18, 0x02	; 2
    3e9a:	31 05       	cpc	r19, r1
    3e9c:	2c f4       	brge	.+10     	; 0x3ea8 <DIO_enumSetPinValue+0x144>
    3e9e:	8d 81       	ldd	r24, Y+5	; 0x05
    3ea0:	9e 81       	ldd	r25, Y+6	; 0x06
    3ea2:	00 97       	sbiw	r24, 0x00	; 0
    3ea4:	69 f0       	breq	.+26     	; 0x3ec0 <DIO_enumSetPinValue+0x15c>
    3ea6:	63 c0       	rjmp	.+198    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
    3ea8:	2d 81       	ldd	r18, Y+5	; 0x05
    3eaa:	3e 81       	ldd	r19, Y+6	; 0x06
    3eac:	22 30       	cpi	r18, 0x02	; 2
    3eae:	31 05       	cpc	r19, r1
    3eb0:	89 f1       	breq	.+98     	; 0x3f14 <DIO_enumSetPinValue+0x1b0>
    3eb2:	8d 81       	ldd	r24, Y+5	; 0x05
    3eb4:	9e 81       	ldd	r25, Y+6	; 0x06
    3eb6:	83 30       	cpi	r24, 0x03	; 3
    3eb8:	91 05       	cpc	r25, r1
    3eba:	09 f4       	brne	.+2      	; 0x3ebe <DIO_enumSetPinValue+0x15a>
    3ebc:	40 c0       	rjmp	.+128    	; 0x3f3e <DIO_enumSetPinValue+0x1da>
    3ebe:	57 c0       	rjmp	.+174    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
    3ec0:	ab e3       	ldi	r26, 0x3B	; 59
    3ec2:	b0 e0       	ldi	r27, 0x00	; 0
    3ec4:	eb e3       	ldi	r30, 0x3B	; 59
    3ec6:	f0 e0       	ldi	r31, 0x00	; 0
    3ec8:	80 81       	ld	r24, Z
    3eca:	48 2f       	mov	r20, r24
    3ecc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ece:	28 2f       	mov	r18, r24
    3ed0:	30 e0       	ldi	r19, 0x00	; 0
    3ed2:	81 e0       	ldi	r24, 0x01	; 1
    3ed4:	90 e0       	ldi	r25, 0x00	; 0
    3ed6:	02 2e       	mov	r0, r18
    3ed8:	02 c0       	rjmp	.+4      	; 0x3ede <DIO_enumSetPinValue+0x17a>
    3eda:	88 0f       	add	r24, r24
    3edc:	99 1f       	adc	r25, r25
    3ede:	0a 94       	dec	r0
    3ee0:	e2 f7       	brpl	.-8      	; 0x3eda <DIO_enumSetPinValue+0x176>
    3ee2:	80 95       	com	r24
    3ee4:	84 23       	and	r24, r20
    3ee6:	8c 93       	st	X, r24
    3ee8:	42 c0       	rjmp	.+132    	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
    3eea:	a8 e3       	ldi	r26, 0x38	; 56
    3eec:	b0 e0       	ldi	r27, 0x00	; 0
    3eee:	e8 e3       	ldi	r30, 0x38	; 56
    3ef0:	f0 e0       	ldi	r31, 0x00	; 0
    3ef2:	80 81       	ld	r24, Z
    3ef4:	48 2f       	mov	r20, r24
    3ef6:	8b 81       	ldd	r24, Y+3	; 0x03
    3ef8:	28 2f       	mov	r18, r24
    3efa:	30 e0       	ldi	r19, 0x00	; 0
    3efc:	81 e0       	ldi	r24, 0x01	; 1
    3efe:	90 e0       	ldi	r25, 0x00	; 0
    3f00:	02 2e       	mov	r0, r18
    3f02:	02 c0       	rjmp	.+4      	; 0x3f08 <DIO_enumSetPinValue+0x1a4>
    3f04:	88 0f       	add	r24, r24
    3f06:	99 1f       	adc	r25, r25
    3f08:	0a 94       	dec	r0
    3f0a:	e2 f7       	brpl	.-8      	; 0x3f04 <DIO_enumSetPinValue+0x1a0>
    3f0c:	80 95       	com	r24
    3f0e:	84 23       	and	r24, r20
    3f10:	8c 93       	st	X, r24
    3f12:	2d c0       	rjmp	.+90     	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
    3f14:	a5 e3       	ldi	r26, 0x35	; 53
    3f16:	b0 e0       	ldi	r27, 0x00	; 0
    3f18:	e5 e3       	ldi	r30, 0x35	; 53
    3f1a:	f0 e0       	ldi	r31, 0x00	; 0
    3f1c:	80 81       	ld	r24, Z
    3f1e:	48 2f       	mov	r20, r24
    3f20:	8b 81       	ldd	r24, Y+3	; 0x03
    3f22:	28 2f       	mov	r18, r24
    3f24:	30 e0       	ldi	r19, 0x00	; 0
    3f26:	81 e0       	ldi	r24, 0x01	; 1
    3f28:	90 e0       	ldi	r25, 0x00	; 0
    3f2a:	02 2e       	mov	r0, r18
    3f2c:	02 c0       	rjmp	.+4      	; 0x3f32 <DIO_enumSetPinValue+0x1ce>
    3f2e:	88 0f       	add	r24, r24
    3f30:	99 1f       	adc	r25, r25
    3f32:	0a 94       	dec	r0
    3f34:	e2 f7       	brpl	.-8      	; 0x3f2e <DIO_enumSetPinValue+0x1ca>
    3f36:	80 95       	com	r24
    3f38:	84 23       	and	r24, r20
    3f3a:	8c 93       	st	X, r24
    3f3c:	18 c0       	rjmp	.+48     	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    3f3e:	a2 e3       	ldi	r26, 0x32	; 50
    3f40:	b0 e0       	ldi	r27, 0x00	; 0
    3f42:	e2 e3       	ldi	r30, 0x32	; 50
    3f44:	f0 e0       	ldi	r31, 0x00	; 0
    3f46:	80 81       	ld	r24, Z
    3f48:	48 2f       	mov	r20, r24
    3f4a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f4c:	28 2f       	mov	r18, r24
    3f4e:	30 e0       	ldi	r19, 0x00	; 0
    3f50:	81 e0       	ldi	r24, 0x01	; 1
    3f52:	90 e0       	ldi	r25, 0x00	; 0
    3f54:	02 2e       	mov	r0, r18
    3f56:	02 c0       	rjmp	.+4      	; 0x3f5c <DIO_enumSetPinValue+0x1f8>
    3f58:	88 0f       	add	r24, r24
    3f5a:	99 1f       	adc	r25, r25
    3f5c:	0a 94       	dec	r0
    3f5e:	e2 f7       	brpl	.-8      	; 0x3f58 <DIO_enumSetPinValue+0x1f4>
    3f60:	80 95       	com	r24
    3f62:	84 23       	and	r24, r20
    3f64:	8c 93       	st	X, r24
    3f66:	03 c0       	rjmp	.+6      	; 0x3f6e <DIO_enumSetPinValue+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    3f68:	19 82       	std	Y+1, r1	; 0x01
    3f6a:	01 c0       	rjmp	.+2      	; 0x3f6e <DIO_enumSetPinValue+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    3f6c:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    3f6e:	89 81       	ldd	r24, Y+1	; 0x01

}
    3f70:	28 96       	adiw	r28, 0x08	; 8
    3f72:	0f b6       	in	r0, 0x3f	; 63
    3f74:	f8 94       	cli
    3f76:	de bf       	out	0x3e, r29	; 62
    3f78:	0f be       	out	0x3f, r0	; 63
    3f7a:	cd bf       	out	0x3d, r28	; 61
    3f7c:	cf 91       	pop	r28
    3f7e:	df 91       	pop	r29
    3f80:	08 95       	ret

00003f82 <DIO_enumGetPinValue>:
  	  => *Copy_PtrData  --> pointer to recieve the pin value
 * return : its status and recieve Pin Value in pointer
 */

DIO_ErrorStatus DIO_enumGetPinValue          (u8 Copy_u8PORT, u8 Copy_u8PIN, u8 * Copy_PtrData   )
{
    3f82:	df 93       	push	r29
    3f84:	cf 93       	push	r28
    3f86:	cd b7       	in	r28, 0x3d	; 61
    3f88:	de b7       	in	r29, 0x3e	; 62
    3f8a:	27 97       	sbiw	r28, 0x07	; 7
    3f8c:	0f b6       	in	r0, 0x3f	; 63
    3f8e:	f8 94       	cli
    3f90:	de bf       	out	0x3e, r29	; 62
    3f92:	0f be       	out	0x3f, r0	; 63
    3f94:	cd bf       	out	0x3d, r28	; 61
    3f96:	8a 83       	std	Y+2, r24	; 0x02
    3f98:	6b 83       	std	Y+3, r22	; 0x03
    3f9a:	5d 83       	std	Y+5, r21	; 0x05
    3f9c:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    3f9e:	81 e0       	ldi	r24, 0x01	; 1
    3fa0:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    3fa2:	8a 81       	ldd	r24, Y+2	; 0x02
    3fa4:	84 30       	cpi	r24, 0x04	; 4
    3fa6:	08 f0       	brcs	.+2      	; 0x3faa <DIO_enumGetPinValue+0x28>
    3fa8:	a6 c0       	rjmp	.+332    	; 0x40f6 <DIO_enumGetPinValue+0x174>
    3faa:	8b 81       	ldd	r24, Y+3	; 0x03
    3fac:	88 30       	cpi	r24, 0x08	; 8
    3fae:	08 f0       	brcs	.+2      	; 0x3fb2 <DIO_enumGetPinValue+0x30>
    3fb0:	a2 c0       	rjmp	.+324    	; 0x40f6 <DIO_enumGetPinValue+0x174>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    3fb2:	8a 81       	ldd	r24, Y+2	; 0x02
    3fb4:	28 2f       	mov	r18, r24
    3fb6:	30 e0       	ldi	r19, 0x00	; 0
    3fb8:	3f 83       	std	Y+7, r19	; 0x07
    3fba:	2e 83       	std	Y+6, r18	; 0x06
    3fbc:	4e 81       	ldd	r20, Y+6	; 0x06
    3fbe:	5f 81       	ldd	r21, Y+7	; 0x07
    3fc0:	41 30       	cpi	r20, 0x01	; 1
    3fc2:	51 05       	cpc	r21, r1
    3fc4:	c1 f1       	breq	.+112    	; 0x4036 <DIO_enumGetPinValue+0xb4>
    3fc6:	8e 81       	ldd	r24, Y+6	; 0x06
    3fc8:	9f 81       	ldd	r25, Y+7	; 0x07
    3fca:	82 30       	cpi	r24, 0x02	; 2
    3fcc:	91 05       	cpc	r25, r1
    3fce:	34 f4       	brge	.+12     	; 0x3fdc <DIO_enumGetPinValue+0x5a>
    3fd0:	2e 81       	ldd	r18, Y+6	; 0x06
    3fd2:	3f 81       	ldd	r19, Y+7	; 0x07
    3fd4:	21 15       	cp	r18, r1
    3fd6:	31 05       	cpc	r19, r1
    3fd8:	71 f0       	breq	.+28     	; 0x3ff6 <DIO_enumGetPinValue+0x74>
    3fda:	8e c0       	rjmp	.+284    	; 0x40f8 <DIO_enumGetPinValue+0x176>
    3fdc:	4e 81       	ldd	r20, Y+6	; 0x06
    3fde:	5f 81       	ldd	r21, Y+7	; 0x07
    3fe0:	42 30       	cpi	r20, 0x02	; 2
    3fe2:	51 05       	cpc	r21, r1
    3fe4:	09 f4       	brne	.+2      	; 0x3fe8 <DIO_enumGetPinValue+0x66>
    3fe6:	47 c0       	rjmp	.+142    	; 0x4076 <DIO_enumGetPinValue+0xf4>
    3fe8:	8e 81       	ldd	r24, Y+6	; 0x06
    3fea:	9f 81       	ldd	r25, Y+7	; 0x07
    3fec:	83 30       	cpi	r24, 0x03	; 3
    3fee:	91 05       	cpc	r25, r1
    3ff0:	09 f4       	brne	.+2      	; 0x3ff4 <DIO_enumGetPinValue+0x72>
    3ff2:	61 c0       	rjmp	.+194    	; 0x40b6 <DIO_enumGetPinValue+0x134>
    3ff4:	81 c0       	rjmp	.+258    	; 0x40f8 <DIO_enumGetPinValue+0x176>
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
    3ff6:	e9 e3       	ldi	r30, 0x39	; 57
    3ff8:	f0 e0       	ldi	r31, 0x00	; 0
    3ffa:	80 81       	ld	r24, Z
    3ffc:	48 2f       	mov	r20, r24
    3ffe:	50 e0       	ldi	r21, 0x00	; 0
    4000:	8b 81       	ldd	r24, Y+3	; 0x03
    4002:	28 2f       	mov	r18, r24
    4004:	30 e0       	ldi	r19, 0x00	; 0
    4006:	81 e0       	ldi	r24, 0x01	; 1
    4008:	90 e0       	ldi	r25, 0x00	; 0
    400a:	02 c0       	rjmp	.+4      	; 0x4010 <DIO_enumGetPinValue+0x8e>
    400c:	88 0f       	add	r24, r24
    400e:	99 1f       	adc	r25, r25
    4010:	2a 95       	dec	r18
    4012:	e2 f7       	brpl	.-8      	; 0x400c <DIO_enumGetPinValue+0x8a>
    4014:	9a 01       	movw	r18, r20
    4016:	28 23       	and	r18, r24
    4018:	39 23       	and	r19, r25
    401a:	8b 81       	ldd	r24, Y+3	; 0x03
    401c:	88 2f       	mov	r24, r24
    401e:	90 e0       	ldi	r25, 0x00	; 0
    4020:	a9 01       	movw	r20, r18
    4022:	02 c0       	rjmp	.+4      	; 0x4028 <DIO_enumGetPinValue+0xa6>
    4024:	55 95       	asr	r21
    4026:	47 95       	ror	r20
    4028:	8a 95       	dec	r24
    402a:	e2 f7       	brpl	.-8      	; 0x4024 <DIO_enumGetPinValue+0xa2>
    402c:	ca 01       	movw	r24, r20
    402e:	ec 81       	ldd	r30, Y+4	; 0x04
    4030:	fd 81       	ldd	r31, Y+5	; 0x05
    4032:	80 83       	st	Z, r24
    4034:	61 c0       	rjmp	.+194    	; 0x40f8 <DIO_enumGetPinValue+0x176>
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
    4036:	e6 e3       	ldi	r30, 0x36	; 54
    4038:	f0 e0       	ldi	r31, 0x00	; 0
    403a:	80 81       	ld	r24, Z
    403c:	48 2f       	mov	r20, r24
    403e:	50 e0       	ldi	r21, 0x00	; 0
    4040:	8b 81       	ldd	r24, Y+3	; 0x03
    4042:	28 2f       	mov	r18, r24
    4044:	30 e0       	ldi	r19, 0x00	; 0
    4046:	81 e0       	ldi	r24, 0x01	; 1
    4048:	90 e0       	ldi	r25, 0x00	; 0
    404a:	02 c0       	rjmp	.+4      	; 0x4050 <DIO_enumGetPinValue+0xce>
    404c:	88 0f       	add	r24, r24
    404e:	99 1f       	adc	r25, r25
    4050:	2a 95       	dec	r18
    4052:	e2 f7       	brpl	.-8      	; 0x404c <DIO_enumGetPinValue+0xca>
    4054:	9a 01       	movw	r18, r20
    4056:	28 23       	and	r18, r24
    4058:	39 23       	and	r19, r25
    405a:	8b 81       	ldd	r24, Y+3	; 0x03
    405c:	88 2f       	mov	r24, r24
    405e:	90 e0       	ldi	r25, 0x00	; 0
    4060:	a9 01       	movw	r20, r18
    4062:	02 c0       	rjmp	.+4      	; 0x4068 <DIO_enumGetPinValue+0xe6>
    4064:	55 95       	asr	r21
    4066:	47 95       	ror	r20
    4068:	8a 95       	dec	r24
    406a:	e2 f7       	brpl	.-8      	; 0x4064 <DIO_enumGetPinValue+0xe2>
    406c:	ca 01       	movw	r24, r20
    406e:	ec 81       	ldd	r30, Y+4	; 0x04
    4070:	fd 81       	ldd	r31, Y+5	; 0x05
    4072:	80 83       	st	Z, r24
    4074:	41 c0       	rjmp	.+130    	; 0x40f8 <DIO_enumGetPinValue+0x176>
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    4076:	e3 e3       	ldi	r30, 0x33	; 51
    4078:	f0 e0       	ldi	r31, 0x00	; 0
    407a:	80 81       	ld	r24, Z
    407c:	48 2f       	mov	r20, r24
    407e:	50 e0       	ldi	r21, 0x00	; 0
    4080:	8b 81       	ldd	r24, Y+3	; 0x03
    4082:	28 2f       	mov	r18, r24
    4084:	30 e0       	ldi	r19, 0x00	; 0
    4086:	81 e0       	ldi	r24, 0x01	; 1
    4088:	90 e0       	ldi	r25, 0x00	; 0
    408a:	02 c0       	rjmp	.+4      	; 0x4090 <DIO_enumGetPinValue+0x10e>
    408c:	88 0f       	add	r24, r24
    408e:	99 1f       	adc	r25, r25
    4090:	2a 95       	dec	r18
    4092:	e2 f7       	brpl	.-8      	; 0x408c <DIO_enumGetPinValue+0x10a>
    4094:	9a 01       	movw	r18, r20
    4096:	28 23       	and	r18, r24
    4098:	39 23       	and	r19, r25
    409a:	8b 81       	ldd	r24, Y+3	; 0x03
    409c:	88 2f       	mov	r24, r24
    409e:	90 e0       	ldi	r25, 0x00	; 0
    40a0:	a9 01       	movw	r20, r18
    40a2:	02 c0       	rjmp	.+4      	; 0x40a8 <DIO_enumGetPinValue+0x126>
    40a4:	55 95       	asr	r21
    40a6:	47 95       	ror	r20
    40a8:	8a 95       	dec	r24
    40aa:	e2 f7       	brpl	.-8      	; 0x40a4 <DIO_enumGetPinValue+0x122>
    40ac:	ca 01       	movw	r24, r20
    40ae:	ec 81       	ldd	r30, Y+4	; 0x04
    40b0:	fd 81       	ldd	r31, Y+5	; 0x05
    40b2:	80 83       	st	Z, r24
    40b4:	21 c0       	rjmp	.+66     	; 0x40f8 <DIO_enumGetPinValue+0x176>
		case DIO_PORTD: * Copy_PtrData = GET_BIT(PIND_Register,Copy_u8PIN); break;
    40b6:	e0 e3       	ldi	r30, 0x30	; 48
    40b8:	f0 e0       	ldi	r31, 0x00	; 0
    40ba:	80 81       	ld	r24, Z
    40bc:	48 2f       	mov	r20, r24
    40be:	50 e0       	ldi	r21, 0x00	; 0
    40c0:	8b 81       	ldd	r24, Y+3	; 0x03
    40c2:	28 2f       	mov	r18, r24
    40c4:	30 e0       	ldi	r19, 0x00	; 0
    40c6:	81 e0       	ldi	r24, 0x01	; 1
    40c8:	90 e0       	ldi	r25, 0x00	; 0
    40ca:	02 c0       	rjmp	.+4      	; 0x40d0 <DIO_enumGetPinValue+0x14e>
    40cc:	88 0f       	add	r24, r24
    40ce:	99 1f       	adc	r25, r25
    40d0:	2a 95       	dec	r18
    40d2:	e2 f7       	brpl	.-8      	; 0x40cc <DIO_enumGetPinValue+0x14a>
    40d4:	9a 01       	movw	r18, r20
    40d6:	28 23       	and	r18, r24
    40d8:	39 23       	and	r19, r25
    40da:	8b 81       	ldd	r24, Y+3	; 0x03
    40dc:	88 2f       	mov	r24, r24
    40de:	90 e0       	ldi	r25, 0x00	; 0
    40e0:	a9 01       	movw	r20, r18
    40e2:	02 c0       	rjmp	.+4      	; 0x40e8 <DIO_enumGetPinValue+0x166>
    40e4:	55 95       	asr	r21
    40e6:	47 95       	ror	r20
    40e8:	8a 95       	dec	r24
    40ea:	e2 f7       	brpl	.-8      	; 0x40e4 <DIO_enumGetPinValue+0x162>
    40ec:	ca 01       	movw	r24, r20
    40ee:	ec 81       	ldd	r30, Y+4	; 0x04
    40f0:	fd 81       	ldd	r31, Y+5	; 0x05
    40f2:	80 83       	st	Z, r24
    40f4:	01 c0       	rjmp	.+2      	; 0x40f8 <DIO_enumGetPinValue+0x176>
	}

	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    40f6:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    40f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    40fa:	27 96       	adiw	r28, 0x07	; 7
    40fc:	0f b6       	in	r0, 0x3f	; 63
    40fe:	f8 94       	cli
    4100:	de bf       	out	0x3e, r29	; 62
    4102:	0f be       	out	0x3f, r0	; 63
    4104:	cd bf       	out	0x3d, r28	; 61
    4106:	cf 91       	pop	r28
    4108:	df 91       	pop	r29
    410a:	08 95       	ret

0000410c <DIO_enumTogglePinValue>:
  	  =>Copy_u8PORT --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumTogglePinValue  ( u8 Copy_u8PORT, u8 Copy_u8PIN )
{
    410c:	df 93       	push	r29
    410e:	cf 93       	push	r28
    4110:	00 d0       	rcall	.+0      	; 0x4112 <DIO_enumTogglePinValue+0x6>
    4112:	00 d0       	rcall	.+0      	; 0x4114 <DIO_enumTogglePinValue+0x8>
    4114:	0f 92       	push	r0
    4116:	cd b7       	in	r28, 0x3d	; 61
    4118:	de b7       	in	r29, 0x3e	; 62
    411a:	8a 83       	std	Y+2, r24	; 0x02
    411c:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    411e:	81 e0       	ldi	r24, 0x01	; 1
    4120:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PIN <= DIO_PIN7)
    4122:	8b 81       	ldd	r24, Y+3	; 0x03
    4124:	88 30       	cpi	r24, 0x08	; 8
    4126:	08 f0       	brcs	.+2      	; 0x412a <DIO_enumTogglePinValue+0x1e>
    4128:	6f c0       	rjmp	.+222    	; 0x4208 <DIO_enumTogglePinValue+0xfc>
	{
		switch (Copy_u8PORT)
    412a:	8a 81       	ldd	r24, Y+2	; 0x02
    412c:	28 2f       	mov	r18, r24
    412e:	30 e0       	ldi	r19, 0x00	; 0
    4130:	3d 83       	std	Y+5, r19	; 0x05
    4132:	2c 83       	std	Y+4, r18	; 0x04
    4134:	8c 81       	ldd	r24, Y+4	; 0x04
    4136:	9d 81       	ldd	r25, Y+5	; 0x05
    4138:	81 30       	cpi	r24, 0x01	; 1
    413a:	91 05       	cpc	r25, r1
    413c:	49 f1       	breq	.+82     	; 0x4190 <DIO_enumTogglePinValue+0x84>
    413e:	2c 81       	ldd	r18, Y+4	; 0x04
    4140:	3d 81       	ldd	r19, Y+5	; 0x05
    4142:	22 30       	cpi	r18, 0x02	; 2
    4144:	31 05       	cpc	r19, r1
    4146:	2c f4       	brge	.+10     	; 0x4152 <DIO_enumTogglePinValue+0x46>
    4148:	8c 81       	ldd	r24, Y+4	; 0x04
    414a:	9d 81       	ldd	r25, Y+5	; 0x05
    414c:	00 97       	sbiw	r24, 0x00	; 0
    414e:	61 f0       	breq	.+24     	; 0x4168 <DIO_enumTogglePinValue+0x5c>
    4150:	5c c0       	rjmp	.+184    	; 0x420a <DIO_enumTogglePinValue+0xfe>
    4152:	2c 81       	ldd	r18, Y+4	; 0x04
    4154:	3d 81       	ldd	r19, Y+5	; 0x05
    4156:	22 30       	cpi	r18, 0x02	; 2
    4158:	31 05       	cpc	r19, r1
    415a:	71 f1       	breq	.+92     	; 0x41b8 <DIO_enumTogglePinValue+0xac>
    415c:	8c 81       	ldd	r24, Y+4	; 0x04
    415e:	9d 81       	ldd	r25, Y+5	; 0x05
    4160:	83 30       	cpi	r24, 0x03	; 3
    4162:	91 05       	cpc	r25, r1
    4164:	e9 f1       	breq	.+122    	; 0x41e0 <DIO_enumTogglePinValue+0xd4>
    4166:	51 c0       	rjmp	.+162    	; 0x420a <DIO_enumTogglePinValue+0xfe>
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
    4168:	ab e3       	ldi	r26, 0x3B	; 59
    416a:	b0 e0       	ldi	r27, 0x00	; 0
    416c:	eb e3       	ldi	r30, 0x3B	; 59
    416e:	f0 e0       	ldi	r31, 0x00	; 0
    4170:	80 81       	ld	r24, Z
    4172:	48 2f       	mov	r20, r24
    4174:	8b 81       	ldd	r24, Y+3	; 0x03
    4176:	28 2f       	mov	r18, r24
    4178:	30 e0       	ldi	r19, 0x00	; 0
    417a:	81 e0       	ldi	r24, 0x01	; 1
    417c:	90 e0       	ldi	r25, 0x00	; 0
    417e:	02 2e       	mov	r0, r18
    4180:	02 c0       	rjmp	.+4      	; 0x4186 <DIO_enumTogglePinValue+0x7a>
    4182:	88 0f       	add	r24, r24
    4184:	99 1f       	adc	r25, r25
    4186:	0a 94       	dec	r0
    4188:	e2 f7       	brpl	.-8      	; 0x4182 <DIO_enumTogglePinValue+0x76>
    418a:	84 27       	eor	r24, r20
    418c:	8c 93       	st	X, r24
    418e:	3d c0       	rjmp	.+122    	; 0x420a <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
    4190:	a8 e3       	ldi	r26, 0x38	; 56
    4192:	b0 e0       	ldi	r27, 0x00	; 0
    4194:	e8 e3       	ldi	r30, 0x38	; 56
    4196:	f0 e0       	ldi	r31, 0x00	; 0
    4198:	80 81       	ld	r24, Z
    419a:	48 2f       	mov	r20, r24
    419c:	8b 81       	ldd	r24, Y+3	; 0x03
    419e:	28 2f       	mov	r18, r24
    41a0:	30 e0       	ldi	r19, 0x00	; 0
    41a2:	81 e0       	ldi	r24, 0x01	; 1
    41a4:	90 e0       	ldi	r25, 0x00	; 0
    41a6:	02 2e       	mov	r0, r18
    41a8:	02 c0       	rjmp	.+4      	; 0x41ae <DIO_enumTogglePinValue+0xa2>
    41aa:	88 0f       	add	r24, r24
    41ac:	99 1f       	adc	r25, r25
    41ae:	0a 94       	dec	r0
    41b0:	e2 f7       	brpl	.-8      	; 0x41aa <DIO_enumTogglePinValue+0x9e>
    41b2:	84 27       	eor	r24, r20
    41b4:	8c 93       	st	X, r24
    41b6:	29 c0       	rjmp	.+82     	; 0x420a <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
    41b8:	a5 e3       	ldi	r26, 0x35	; 53
    41ba:	b0 e0       	ldi	r27, 0x00	; 0
    41bc:	e5 e3       	ldi	r30, 0x35	; 53
    41be:	f0 e0       	ldi	r31, 0x00	; 0
    41c0:	80 81       	ld	r24, Z
    41c2:	48 2f       	mov	r20, r24
    41c4:	8b 81       	ldd	r24, Y+3	; 0x03
    41c6:	28 2f       	mov	r18, r24
    41c8:	30 e0       	ldi	r19, 0x00	; 0
    41ca:	81 e0       	ldi	r24, 0x01	; 1
    41cc:	90 e0       	ldi	r25, 0x00	; 0
    41ce:	02 2e       	mov	r0, r18
    41d0:	02 c0       	rjmp	.+4      	; 0x41d6 <DIO_enumTogglePinValue+0xca>
    41d2:	88 0f       	add	r24, r24
    41d4:	99 1f       	adc	r25, r25
    41d6:	0a 94       	dec	r0
    41d8:	e2 f7       	brpl	.-8      	; 0x41d2 <DIO_enumTogglePinValue+0xc6>
    41da:	84 27       	eor	r24, r20
    41dc:	8c 93       	st	X, r24
    41de:	15 c0       	rjmp	.+42     	; 0x420a <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTD : TOG_BIT(PORTD_Register,Copy_u8PIN);
    41e0:	a2 e3       	ldi	r26, 0x32	; 50
    41e2:	b0 e0       	ldi	r27, 0x00	; 0
    41e4:	e2 e3       	ldi	r30, 0x32	; 50
    41e6:	f0 e0       	ldi	r31, 0x00	; 0
    41e8:	80 81       	ld	r24, Z
    41ea:	48 2f       	mov	r20, r24
    41ec:	8b 81       	ldd	r24, Y+3	; 0x03
    41ee:	28 2f       	mov	r18, r24
    41f0:	30 e0       	ldi	r19, 0x00	; 0
    41f2:	81 e0       	ldi	r24, 0x01	; 1
    41f4:	90 e0       	ldi	r25, 0x00	; 0
    41f6:	02 2e       	mov	r0, r18
    41f8:	02 c0       	rjmp	.+4      	; 0x41fe <DIO_enumTogglePinValue+0xf2>
    41fa:	88 0f       	add	r24, r24
    41fc:	99 1f       	adc	r25, r25
    41fe:	0a 94       	dec	r0
    4200:	e2 f7       	brpl	.-8      	; 0x41fa <DIO_enumTogglePinValue+0xee>
    4202:	84 27       	eor	r24, r20
    4204:	8c 93       	st	X, r24
    4206:	01 c0       	rjmp	.+2      	; 0x420a <DIO_enumTogglePinValue+0xfe>

	}
	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    4208:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    420a:	89 81       	ldd	r24, Y+1	; 0x01
}
    420c:	0f 90       	pop	r0
    420e:	0f 90       	pop	r0
    4210:	0f 90       	pop	r0
    4212:	0f 90       	pop	r0
    4214:	0f 90       	pop	r0
    4216:	cf 91       	pop	r28
    4218:	df 91       	pop	r29
    421a:	08 95       	ret

0000421c <DIO_enumConnectPullup>:
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 	  =>Copy_u8ConnectPullup --> [DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumConnectPullup (u8 Copy_u8PORT ,u8 Copy_u8PIN, u8 Copy_u8ConnectPullup)
{
    421c:	df 93       	push	r29
    421e:	cf 93       	push	r28
    4220:	00 d0       	rcall	.+0      	; 0x4222 <DIO_enumConnectPullup+0x6>
    4222:	00 d0       	rcall	.+0      	; 0x4224 <DIO_enumConnectPullup+0x8>
    4224:	00 d0       	rcall	.+0      	; 0x4226 <DIO_enumConnectPullup+0xa>
    4226:	cd b7       	in	r28, 0x3d	; 61
    4228:	de b7       	in	r29, 0x3e	; 62
    422a:	8a 83       	std	Y+2, r24	; 0x02
    422c:	6b 83       	std	Y+3, r22	; 0x03
    422e:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    4230:	81 e0       	ldi	r24, 0x01	; 1
    4232:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    4234:	8a 81       	ldd	r24, Y+2	; 0x02
    4236:	84 30       	cpi	r24, 0x04	; 4
    4238:	08 f0       	brcs	.+2      	; 0x423c <DIO_enumConnectPullup+0x20>
    423a:	3e c1       	rjmp	.+636    	; 0x44b8 <DIO_enumConnectPullup+0x29c>
    423c:	8b 81       	ldd	r24, Y+3	; 0x03
    423e:	88 30       	cpi	r24, 0x08	; 8
    4240:	08 f0       	brcs	.+2      	; 0x4244 <DIO_enumConnectPullup+0x28>
    4242:	3a c1       	rjmp	.+628    	; 0x44b8 <DIO_enumConnectPullup+0x29c>
	{
		switch(Copy_u8PORT)
    4244:	8a 81       	ldd	r24, Y+2	; 0x02
    4246:	28 2f       	mov	r18, r24
    4248:	30 e0       	ldi	r19, 0x00	; 0
    424a:	3e 83       	std	Y+6, r19	; 0x06
    424c:	2d 83       	std	Y+5, r18	; 0x05
    424e:	8d 81       	ldd	r24, Y+5	; 0x05
    4250:	9e 81       	ldd	r25, Y+6	; 0x06
    4252:	81 30       	cpi	r24, 0x01	; 1
    4254:	91 05       	cpc	r25, r1
    4256:	09 f4       	brne	.+2      	; 0x425a <DIO_enumConnectPullup+0x3e>
    4258:	5d c0       	rjmp	.+186    	; 0x4314 <DIO_enumConnectPullup+0xf8>
    425a:	2d 81       	ldd	r18, Y+5	; 0x05
    425c:	3e 81       	ldd	r19, Y+6	; 0x06
    425e:	22 30       	cpi	r18, 0x02	; 2
    4260:	31 05       	cpc	r19, r1
    4262:	2c f4       	brge	.+10     	; 0x426e <DIO_enumConnectPullup+0x52>
    4264:	8d 81       	ldd	r24, Y+5	; 0x05
    4266:	9e 81       	ldd	r25, Y+6	; 0x06
    4268:	00 97       	sbiw	r24, 0x00	; 0
    426a:	71 f0       	breq	.+28     	; 0x4288 <DIO_enumConnectPullup+0x6c>
    426c:	26 c1       	rjmp	.+588    	; 0x44ba <DIO_enumConnectPullup+0x29e>
    426e:	2d 81       	ldd	r18, Y+5	; 0x05
    4270:	3e 81       	ldd	r19, Y+6	; 0x06
    4272:	22 30       	cpi	r18, 0x02	; 2
    4274:	31 05       	cpc	r19, r1
    4276:	09 f4       	brne	.+2      	; 0x427a <DIO_enumConnectPullup+0x5e>
    4278:	93 c0       	rjmp	.+294    	; 0x43a0 <DIO_enumConnectPullup+0x184>
    427a:	8d 81       	ldd	r24, Y+5	; 0x05
    427c:	9e 81       	ldd	r25, Y+6	; 0x06
    427e:	83 30       	cpi	r24, 0x03	; 3
    4280:	91 05       	cpc	r25, r1
    4282:	09 f4       	brne	.+2      	; 0x4286 <DIO_enumConnectPullup+0x6a>
    4284:	d3 c0       	rjmp	.+422    	; 0x442c <DIO_enumConnectPullup+0x210>
    4286:	19 c1       	rjmp	.+562    	; 0x44ba <DIO_enumConnectPullup+0x29e>
		{
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    4288:	8c 81       	ldd	r24, Y+4	; 0x04
    428a:	81 30       	cpi	r24, 0x01	; 1
    428c:	71 f5       	brne	.+92     	; 0x42ea <DIO_enumConnectPullup+0xce>
			{
				CLR_BIT(SFIOR,PUD);
    428e:	a0 e5       	ldi	r26, 0x50	; 80
    4290:	b0 e0       	ldi	r27, 0x00	; 0
    4292:	e0 e5       	ldi	r30, 0x50	; 80
    4294:	f0 e0       	ldi	r31, 0x00	; 0
    4296:	80 81       	ld	r24, Z
    4298:	8b 7f       	andi	r24, 0xFB	; 251
    429a:	8c 93       	st	X, r24
				CLR_BIT(DDRA_Register,Copy_u8PIN);
    429c:	aa e3       	ldi	r26, 0x3A	; 58
    429e:	b0 e0       	ldi	r27, 0x00	; 0
    42a0:	ea e3       	ldi	r30, 0x3A	; 58
    42a2:	f0 e0       	ldi	r31, 0x00	; 0
    42a4:	80 81       	ld	r24, Z
    42a6:	48 2f       	mov	r20, r24
    42a8:	8b 81       	ldd	r24, Y+3	; 0x03
    42aa:	28 2f       	mov	r18, r24
    42ac:	30 e0       	ldi	r19, 0x00	; 0
    42ae:	81 e0       	ldi	r24, 0x01	; 1
    42b0:	90 e0       	ldi	r25, 0x00	; 0
    42b2:	02 c0       	rjmp	.+4      	; 0x42b8 <DIO_enumConnectPullup+0x9c>
    42b4:	88 0f       	add	r24, r24
    42b6:	99 1f       	adc	r25, r25
    42b8:	2a 95       	dec	r18
    42ba:	e2 f7       	brpl	.-8      	; 0x42b4 <DIO_enumConnectPullup+0x98>
    42bc:	80 95       	com	r24
    42be:	84 23       	and	r24, r20
    42c0:	8c 93       	st	X, r24
				SET_BIT(PORTA_Register,Copy_u8PIN);
    42c2:	ab e3       	ldi	r26, 0x3B	; 59
    42c4:	b0 e0       	ldi	r27, 0x00	; 0
    42c6:	eb e3       	ldi	r30, 0x3B	; 59
    42c8:	f0 e0       	ldi	r31, 0x00	; 0
    42ca:	80 81       	ld	r24, Z
    42cc:	48 2f       	mov	r20, r24
    42ce:	8b 81       	ldd	r24, Y+3	; 0x03
    42d0:	28 2f       	mov	r18, r24
    42d2:	30 e0       	ldi	r19, 0x00	; 0
    42d4:	81 e0       	ldi	r24, 0x01	; 1
    42d6:	90 e0       	ldi	r25, 0x00	; 0
    42d8:	02 2e       	mov	r0, r18
    42da:	02 c0       	rjmp	.+4      	; 0x42e0 <DIO_enumConnectPullup+0xc4>
    42dc:	88 0f       	add	r24, r24
    42de:	99 1f       	adc	r25, r25
    42e0:	0a 94       	dec	r0
    42e2:	e2 f7       	brpl	.-8      	; 0x42dc <DIO_enumConnectPullup+0xc0>
    42e4:	84 2b       	or	r24, r20
    42e6:	8c 93       	st	X, r24
    42e8:	e8 c0       	rjmp	.+464    	; 0x44ba <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTA_Register,Copy_u8PIN);
    42ea:	ab e3       	ldi	r26, 0x3B	; 59
    42ec:	b0 e0       	ldi	r27, 0x00	; 0
    42ee:	eb e3       	ldi	r30, 0x3B	; 59
    42f0:	f0 e0       	ldi	r31, 0x00	; 0
    42f2:	80 81       	ld	r24, Z
    42f4:	48 2f       	mov	r20, r24
    42f6:	8b 81       	ldd	r24, Y+3	; 0x03
    42f8:	28 2f       	mov	r18, r24
    42fa:	30 e0       	ldi	r19, 0x00	; 0
    42fc:	81 e0       	ldi	r24, 0x01	; 1
    42fe:	90 e0       	ldi	r25, 0x00	; 0
    4300:	02 2e       	mov	r0, r18
    4302:	02 c0       	rjmp	.+4      	; 0x4308 <DIO_enumConnectPullup+0xec>
    4304:	88 0f       	add	r24, r24
    4306:	99 1f       	adc	r25, r25
    4308:	0a 94       	dec	r0
    430a:	e2 f7       	brpl	.-8      	; 0x4304 <DIO_enumConnectPullup+0xe8>
    430c:	80 95       	com	r24
    430e:	84 23       	and	r24, r20
    4310:	8c 93       	st	X, r24
    4312:	d3 c0       	rjmp	.+422    	; 0x44ba <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    4314:	8c 81       	ldd	r24, Y+4	; 0x04
    4316:	81 30       	cpi	r24, 0x01	; 1
    4318:	71 f5       	brne	.+92     	; 0x4376 <DIO_enumConnectPullup+0x15a>
			{
				CLR_BIT(SFIOR,PUD);
    431a:	a0 e5       	ldi	r26, 0x50	; 80
    431c:	b0 e0       	ldi	r27, 0x00	; 0
    431e:	e0 e5       	ldi	r30, 0x50	; 80
    4320:	f0 e0       	ldi	r31, 0x00	; 0
    4322:	80 81       	ld	r24, Z
    4324:	8b 7f       	andi	r24, 0xFB	; 251
    4326:	8c 93       	st	X, r24
				CLR_BIT(DDRB_Register,Copy_u8PIN);
    4328:	a7 e3       	ldi	r26, 0x37	; 55
    432a:	b0 e0       	ldi	r27, 0x00	; 0
    432c:	e7 e3       	ldi	r30, 0x37	; 55
    432e:	f0 e0       	ldi	r31, 0x00	; 0
    4330:	80 81       	ld	r24, Z
    4332:	48 2f       	mov	r20, r24
    4334:	8b 81       	ldd	r24, Y+3	; 0x03
    4336:	28 2f       	mov	r18, r24
    4338:	30 e0       	ldi	r19, 0x00	; 0
    433a:	81 e0       	ldi	r24, 0x01	; 1
    433c:	90 e0       	ldi	r25, 0x00	; 0
    433e:	02 c0       	rjmp	.+4      	; 0x4344 <DIO_enumConnectPullup+0x128>
    4340:	88 0f       	add	r24, r24
    4342:	99 1f       	adc	r25, r25
    4344:	2a 95       	dec	r18
    4346:	e2 f7       	brpl	.-8      	; 0x4340 <DIO_enumConnectPullup+0x124>
    4348:	80 95       	com	r24
    434a:	84 23       	and	r24, r20
    434c:	8c 93       	st	X, r24
				SET_BIT(PORTB_Register,Copy_u8PIN);
    434e:	a8 e3       	ldi	r26, 0x38	; 56
    4350:	b0 e0       	ldi	r27, 0x00	; 0
    4352:	e8 e3       	ldi	r30, 0x38	; 56
    4354:	f0 e0       	ldi	r31, 0x00	; 0
    4356:	80 81       	ld	r24, Z
    4358:	48 2f       	mov	r20, r24
    435a:	8b 81       	ldd	r24, Y+3	; 0x03
    435c:	28 2f       	mov	r18, r24
    435e:	30 e0       	ldi	r19, 0x00	; 0
    4360:	81 e0       	ldi	r24, 0x01	; 1
    4362:	90 e0       	ldi	r25, 0x00	; 0
    4364:	02 2e       	mov	r0, r18
    4366:	02 c0       	rjmp	.+4      	; 0x436c <DIO_enumConnectPullup+0x150>
    4368:	88 0f       	add	r24, r24
    436a:	99 1f       	adc	r25, r25
    436c:	0a 94       	dec	r0
    436e:	e2 f7       	brpl	.-8      	; 0x4368 <DIO_enumConnectPullup+0x14c>
    4370:	84 2b       	or	r24, r20
    4372:	8c 93       	st	X, r24
    4374:	a2 c0       	rjmp	.+324    	; 0x44ba <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTB_Register,Copy_u8PIN);
    4376:	a8 e3       	ldi	r26, 0x38	; 56
    4378:	b0 e0       	ldi	r27, 0x00	; 0
    437a:	e8 e3       	ldi	r30, 0x38	; 56
    437c:	f0 e0       	ldi	r31, 0x00	; 0
    437e:	80 81       	ld	r24, Z
    4380:	48 2f       	mov	r20, r24
    4382:	8b 81       	ldd	r24, Y+3	; 0x03
    4384:	28 2f       	mov	r18, r24
    4386:	30 e0       	ldi	r19, 0x00	; 0
    4388:	81 e0       	ldi	r24, 0x01	; 1
    438a:	90 e0       	ldi	r25, 0x00	; 0
    438c:	02 2e       	mov	r0, r18
    438e:	02 c0       	rjmp	.+4      	; 0x4394 <DIO_enumConnectPullup+0x178>
    4390:	88 0f       	add	r24, r24
    4392:	99 1f       	adc	r25, r25
    4394:	0a 94       	dec	r0
    4396:	e2 f7       	brpl	.-8      	; 0x4390 <DIO_enumConnectPullup+0x174>
    4398:	80 95       	com	r24
    439a:	84 23       	and	r24, r20
    439c:	8c 93       	st	X, r24
    439e:	8d c0       	rjmp	.+282    	; 0x44ba <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    43a0:	8c 81       	ldd	r24, Y+4	; 0x04
    43a2:	81 30       	cpi	r24, 0x01	; 1
    43a4:	71 f5       	brne	.+92     	; 0x4402 <DIO_enumConnectPullup+0x1e6>
			{
				CLR_BIT(SFIOR,PUD);
    43a6:	a0 e5       	ldi	r26, 0x50	; 80
    43a8:	b0 e0       	ldi	r27, 0x00	; 0
    43aa:	e0 e5       	ldi	r30, 0x50	; 80
    43ac:	f0 e0       	ldi	r31, 0x00	; 0
    43ae:	80 81       	ld	r24, Z
    43b0:	8b 7f       	andi	r24, 0xFB	; 251
    43b2:	8c 93       	st	X, r24
				CLR_BIT(DDRC_Register,Copy_u8PIN);
    43b4:	a4 e3       	ldi	r26, 0x34	; 52
    43b6:	b0 e0       	ldi	r27, 0x00	; 0
    43b8:	e4 e3       	ldi	r30, 0x34	; 52
    43ba:	f0 e0       	ldi	r31, 0x00	; 0
    43bc:	80 81       	ld	r24, Z
    43be:	48 2f       	mov	r20, r24
    43c0:	8b 81       	ldd	r24, Y+3	; 0x03
    43c2:	28 2f       	mov	r18, r24
    43c4:	30 e0       	ldi	r19, 0x00	; 0
    43c6:	81 e0       	ldi	r24, 0x01	; 1
    43c8:	90 e0       	ldi	r25, 0x00	; 0
    43ca:	02 c0       	rjmp	.+4      	; 0x43d0 <DIO_enumConnectPullup+0x1b4>
    43cc:	88 0f       	add	r24, r24
    43ce:	99 1f       	adc	r25, r25
    43d0:	2a 95       	dec	r18
    43d2:	e2 f7       	brpl	.-8      	; 0x43cc <DIO_enumConnectPullup+0x1b0>
    43d4:	80 95       	com	r24
    43d6:	84 23       	and	r24, r20
    43d8:	8c 93       	st	X, r24
				SET_BIT(PORTC_Register,Copy_u8PIN);
    43da:	a5 e3       	ldi	r26, 0x35	; 53
    43dc:	b0 e0       	ldi	r27, 0x00	; 0
    43de:	e5 e3       	ldi	r30, 0x35	; 53
    43e0:	f0 e0       	ldi	r31, 0x00	; 0
    43e2:	80 81       	ld	r24, Z
    43e4:	48 2f       	mov	r20, r24
    43e6:	8b 81       	ldd	r24, Y+3	; 0x03
    43e8:	28 2f       	mov	r18, r24
    43ea:	30 e0       	ldi	r19, 0x00	; 0
    43ec:	81 e0       	ldi	r24, 0x01	; 1
    43ee:	90 e0       	ldi	r25, 0x00	; 0
    43f0:	02 2e       	mov	r0, r18
    43f2:	02 c0       	rjmp	.+4      	; 0x43f8 <DIO_enumConnectPullup+0x1dc>
    43f4:	88 0f       	add	r24, r24
    43f6:	99 1f       	adc	r25, r25
    43f8:	0a 94       	dec	r0
    43fa:	e2 f7       	brpl	.-8      	; 0x43f4 <DIO_enumConnectPullup+0x1d8>
    43fc:	84 2b       	or	r24, r20
    43fe:	8c 93       	st	X, r24
    4400:	5c c0       	rjmp	.+184    	; 0x44ba <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTC_Register,Copy_u8PIN);
    4402:	a5 e3       	ldi	r26, 0x35	; 53
    4404:	b0 e0       	ldi	r27, 0x00	; 0
    4406:	e5 e3       	ldi	r30, 0x35	; 53
    4408:	f0 e0       	ldi	r31, 0x00	; 0
    440a:	80 81       	ld	r24, Z
    440c:	48 2f       	mov	r20, r24
    440e:	8b 81       	ldd	r24, Y+3	; 0x03
    4410:	28 2f       	mov	r18, r24
    4412:	30 e0       	ldi	r19, 0x00	; 0
    4414:	81 e0       	ldi	r24, 0x01	; 1
    4416:	90 e0       	ldi	r25, 0x00	; 0
    4418:	02 2e       	mov	r0, r18
    441a:	02 c0       	rjmp	.+4      	; 0x4420 <DIO_enumConnectPullup+0x204>
    441c:	88 0f       	add	r24, r24
    441e:	99 1f       	adc	r25, r25
    4420:	0a 94       	dec	r0
    4422:	e2 f7       	brpl	.-8      	; 0x441c <DIO_enumConnectPullup+0x200>
    4424:	80 95       	com	r24
    4426:	84 23       	and	r24, r20
    4428:	8c 93       	st	X, r24
    442a:	47 c0       	rjmp	.+142    	; 0x44ba <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    442c:	8c 81       	ldd	r24, Y+4	; 0x04
    442e:	81 30       	cpi	r24, 0x01	; 1
    4430:	71 f5       	brne	.+92     	; 0x448e <DIO_enumConnectPullup+0x272>
			{
				CLR_BIT(SFIOR,PUD);
    4432:	a0 e5       	ldi	r26, 0x50	; 80
    4434:	b0 e0       	ldi	r27, 0x00	; 0
    4436:	e0 e5       	ldi	r30, 0x50	; 80
    4438:	f0 e0       	ldi	r31, 0x00	; 0
    443a:	80 81       	ld	r24, Z
    443c:	8b 7f       	andi	r24, 0xFB	; 251
    443e:	8c 93       	st	X, r24
				CLR_BIT(DDRD_Register,Copy_u8PIN);
    4440:	a1 e3       	ldi	r26, 0x31	; 49
    4442:	b0 e0       	ldi	r27, 0x00	; 0
    4444:	e1 e3       	ldi	r30, 0x31	; 49
    4446:	f0 e0       	ldi	r31, 0x00	; 0
    4448:	80 81       	ld	r24, Z
    444a:	48 2f       	mov	r20, r24
    444c:	8b 81       	ldd	r24, Y+3	; 0x03
    444e:	28 2f       	mov	r18, r24
    4450:	30 e0       	ldi	r19, 0x00	; 0
    4452:	81 e0       	ldi	r24, 0x01	; 1
    4454:	90 e0       	ldi	r25, 0x00	; 0
    4456:	02 c0       	rjmp	.+4      	; 0x445c <DIO_enumConnectPullup+0x240>
    4458:	88 0f       	add	r24, r24
    445a:	99 1f       	adc	r25, r25
    445c:	2a 95       	dec	r18
    445e:	e2 f7       	brpl	.-8      	; 0x4458 <DIO_enumConnectPullup+0x23c>
    4460:	80 95       	com	r24
    4462:	84 23       	and	r24, r20
    4464:	8c 93       	st	X, r24
				SET_BIT(PORTD_Register,Copy_u8PIN);
    4466:	a2 e3       	ldi	r26, 0x32	; 50
    4468:	b0 e0       	ldi	r27, 0x00	; 0
    446a:	e2 e3       	ldi	r30, 0x32	; 50
    446c:	f0 e0       	ldi	r31, 0x00	; 0
    446e:	80 81       	ld	r24, Z
    4470:	48 2f       	mov	r20, r24
    4472:	8b 81       	ldd	r24, Y+3	; 0x03
    4474:	28 2f       	mov	r18, r24
    4476:	30 e0       	ldi	r19, 0x00	; 0
    4478:	81 e0       	ldi	r24, 0x01	; 1
    447a:	90 e0       	ldi	r25, 0x00	; 0
    447c:	02 2e       	mov	r0, r18
    447e:	02 c0       	rjmp	.+4      	; 0x4484 <DIO_enumConnectPullup+0x268>
    4480:	88 0f       	add	r24, r24
    4482:	99 1f       	adc	r25, r25
    4484:	0a 94       	dec	r0
    4486:	e2 f7       	brpl	.-8      	; 0x4480 <DIO_enumConnectPullup+0x264>
    4488:	84 2b       	or	r24, r20
    448a:	8c 93       	st	X, r24
    448c:	16 c0       	rjmp	.+44     	; 0x44ba <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTD_Register,Copy_u8PIN);
    448e:	a2 e3       	ldi	r26, 0x32	; 50
    4490:	b0 e0       	ldi	r27, 0x00	; 0
    4492:	e2 e3       	ldi	r30, 0x32	; 50
    4494:	f0 e0       	ldi	r31, 0x00	; 0
    4496:	80 81       	ld	r24, Z
    4498:	48 2f       	mov	r20, r24
    449a:	8b 81       	ldd	r24, Y+3	; 0x03
    449c:	28 2f       	mov	r18, r24
    449e:	30 e0       	ldi	r19, 0x00	; 0
    44a0:	81 e0       	ldi	r24, 0x01	; 1
    44a2:	90 e0       	ldi	r25, 0x00	; 0
    44a4:	02 2e       	mov	r0, r18
    44a6:	02 c0       	rjmp	.+4      	; 0x44ac <DIO_enumConnectPullup+0x290>
    44a8:	88 0f       	add	r24, r24
    44aa:	99 1f       	adc	r25, r25
    44ac:	0a 94       	dec	r0
    44ae:	e2 f7       	brpl	.-8      	; 0x44a8 <DIO_enumConnectPullup+0x28c>
    44b0:	80 95       	com	r24
    44b2:	84 23       	and	r24, r20
    44b4:	8c 93       	st	X, r24
    44b6:	01 c0       	rjmp	.+2      	; 0x44ba <DIO_enumConnectPullup+0x29e>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    44b8:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    44ba:	89 81       	ldd	r24, Y+1	; 0x01


}
    44bc:	26 96       	adiw	r28, 0x06	; 6
    44be:	0f b6       	in	r0, 0x3f	; 63
    44c0:	f8 94       	cli
    44c2:	de bf       	out	0x3e, r29	; 62
    44c4:	0f be       	out	0x3f, r0	; 63
    44c6:	cd bf       	out	0x3d, r28	; 61
    44c8:	cf 91       	pop	r28
    44ca:	df 91       	pop	r29
    44cc:	08 95       	ret

000044ce <DIO_enumSetPortDirection>:
 	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 	  =>Copy_u8Direction  --> Port direction [ DIO_PORT_OUTPUT , DIO_PORT_INPUT ]
 * return :  its status
 */
DIO_ErrorStatus DIO_enumSetPortDirection   (u8 Copy_u8PORT , u8 Copy_u8Direction ) 
{
    44ce:	df 93       	push	r29
    44d0:	cf 93       	push	r28
    44d2:	00 d0       	rcall	.+0      	; 0x44d4 <DIO_enumSetPortDirection+0x6>
    44d4:	00 d0       	rcall	.+0      	; 0x44d6 <DIO_enumSetPortDirection+0x8>
    44d6:	0f 92       	push	r0
    44d8:	cd b7       	in	r28, 0x3d	; 61
    44da:	de b7       	in	r29, 0x3e	; 62
    44dc:	8a 83       	std	Y+2, r24	; 0x02
    44de:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    44e0:	81 e0       	ldi	r24, 0x01	; 1
    44e2:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) )
    44e4:	8a 81       	ldd	r24, Y+2	; 0x02
    44e6:	84 30       	cpi	r24, 0x04	; 4
    44e8:	a8 f5       	brcc	.+106    	; 0x4554 <DIO_enumSetPortDirection+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    44ea:	8a 81       	ldd	r24, Y+2	; 0x02
    44ec:	28 2f       	mov	r18, r24
    44ee:	30 e0       	ldi	r19, 0x00	; 0
    44f0:	3d 83       	std	Y+5, r19	; 0x05
    44f2:	2c 83       	std	Y+4, r18	; 0x04
    44f4:	8c 81       	ldd	r24, Y+4	; 0x04
    44f6:	9d 81       	ldd	r25, Y+5	; 0x05
    44f8:	81 30       	cpi	r24, 0x01	; 1
    44fa:	91 05       	cpc	r25, r1
    44fc:	d1 f0       	breq	.+52     	; 0x4532 <DIO_enumSetPortDirection+0x64>
    44fe:	2c 81       	ldd	r18, Y+4	; 0x04
    4500:	3d 81       	ldd	r19, Y+5	; 0x05
    4502:	22 30       	cpi	r18, 0x02	; 2
    4504:	31 05       	cpc	r19, r1
    4506:	2c f4       	brge	.+10     	; 0x4512 <DIO_enumSetPortDirection+0x44>
    4508:	8c 81       	ldd	r24, Y+4	; 0x04
    450a:	9d 81       	ldd	r25, Y+5	; 0x05
    450c:	00 97       	sbiw	r24, 0x00	; 0
    450e:	61 f0       	breq	.+24     	; 0x4528 <DIO_enumSetPortDirection+0x5a>
    4510:	1f c0       	rjmp	.+62     	; 0x4550 <DIO_enumSetPortDirection+0x82>
    4512:	2c 81       	ldd	r18, Y+4	; 0x04
    4514:	3d 81       	ldd	r19, Y+5	; 0x05
    4516:	22 30       	cpi	r18, 0x02	; 2
    4518:	31 05       	cpc	r19, r1
    451a:	81 f0       	breq	.+32     	; 0x453c <DIO_enumSetPortDirection+0x6e>
    451c:	8c 81       	ldd	r24, Y+4	; 0x04
    451e:	9d 81       	ldd	r25, Y+5	; 0x05
    4520:	83 30       	cpi	r24, 0x03	; 3
    4522:	91 05       	cpc	r25, r1
    4524:	81 f0       	breq	.+32     	; 0x4546 <DIO_enumSetPortDirection+0x78>
    4526:	14 c0       	rjmp	.+40     	; 0x4550 <DIO_enumSetPortDirection+0x82>
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
    4528:	ea e3       	ldi	r30, 0x3A	; 58
    452a:	f0 e0       	ldi	r31, 0x00	; 0
    452c:	8b 81       	ldd	r24, Y+3	; 0x03
    452e:	80 83       	st	Z, r24
    4530:	12 c0       	rjmp	.+36     	; 0x4556 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
    4532:	e7 e3       	ldi	r30, 0x37	; 55
    4534:	f0 e0       	ldi	r31, 0x00	; 0
    4536:	8b 81       	ldd	r24, Y+3	; 0x03
    4538:	80 83       	st	Z, r24
    453a:	0d c0       	rjmp	.+26     	; 0x4556 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
    453c:	e4 e3       	ldi	r30, 0x34	; 52
    453e:	f0 e0       	ldi	r31, 0x00	; 0
    4540:	8b 81       	ldd	r24, Y+3	; 0x03
    4542:	80 83       	st	Z, r24
    4544:	08 c0       	rjmp	.+16     	; 0x4556 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTD: DDRD_Register = Copy_u8Direction; break;
    4546:	e1 e3       	ldi	r30, 0x31	; 49
    4548:	f0 e0       	ldi	r31, 0x00	; 0
    454a:	8b 81       	ldd	r24, Y+3	; 0x03
    454c:	80 83       	st	Z, r24
    454e:	03 c0       	rjmp	.+6      	; 0x4556 <DIO_enumSetPortDirection+0x88>
		default: LOC_enumState =  DIO_NOK;    break;
    4550:	19 82       	std	Y+1, r1	; 0x01
    4552:	01 c0       	rjmp	.+2      	; 0x4556 <DIO_enumSetPortDirection+0x88>
		}	
	}
	else
	{
		LOC_enumState = DIO_NOK;
    4554:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    4556:	89 81       	ldd	r24, Y+1	; 0x01
}
    4558:	0f 90       	pop	r0
    455a:	0f 90       	pop	r0
    455c:	0f 90       	pop	r0
    455e:	0f 90       	pop	r0
    4560:	0f 90       	pop	r0
    4562:	cf 91       	pop	r28
    4564:	df 91       	pop	r29
    4566:	08 95       	ret

00004568 <DIO_enumSetPortValue>:
  	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 	  =>Copy_u8Value  --> The Value  [DIO_PORT_HIGH , DIO_PORT_LOW , Another Value]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPortValue       (u8 Copy_u8PORT , u8 Copy_u8Value )
{
    4568:	df 93       	push	r29
    456a:	cf 93       	push	r28
    456c:	00 d0       	rcall	.+0      	; 0x456e <DIO_enumSetPortValue+0x6>
    456e:	00 d0       	rcall	.+0      	; 0x4570 <DIO_enumSetPortValue+0x8>
    4570:	0f 92       	push	r0
    4572:	cd b7       	in	r28, 0x3d	; 61
    4574:	de b7       	in	r29, 0x3e	; 62
    4576:	8a 83       	std	Y+2, r24	; 0x02
    4578:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    457a:	81 e0       	ldi	r24, 0x01	; 1
    457c:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) && ( (Copy_u8Value<=255) || (Copy_u8Value==DIO_PORT_LOW) || (Copy_u8Value==DIO_PORT_HIGH) ) )
    457e:	8a 81       	ldd	r24, Y+2	; 0x02
    4580:	84 30       	cpi	r24, 0x04	; 4
    4582:	a8 f5       	brcc	.+106    	; 0x45ee <DIO_enumSetPortValue+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    4584:	8a 81       	ldd	r24, Y+2	; 0x02
    4586:	28 2f       	mov	r18, r24
    4588:	30 e0       	ldi	r19, 0x00	; 0
    458a:	3d 83       	std	Y+5, r19	; 0x05
    458c:	2c 83       	std	Y+4, r18	; 0x04
    458e:	8c 81       	ldd	r24, Y+4	; 0x04
    4590:	9d 81       	ldd	r25, Y+5	; 0x05
    4592:	81 30       	cpi	r24, 0x01	; 1
    4594:	91 05       	cpc	r25, r1
    4596:	d1 f0       	breq	.+52     	; 0x45cc <DIO_enumSetPortValue+0x64>
    4598:	2c 81       	ldd	r18, Y+4	; 0x04
    459a:	3d 81       	ldd	r19, Y+5	; 0x05
    459c:	22 30       	cpi	r18, 0x02	; 2
    459e:	31 05       	cpc	r19, r1
    45a0:	2c f4       	brge	.+10     	; 0x45ac <DIO_enumSetPortValue+0x44>
    45a2:	8c 81       	ldd	r24, Y+4	; 0x04
    45a4:	9d 81       	ldd	r25, Y+5	; 0x05
    45a6:	00 97       	sbiw	r24, 0x00	; 0
    45a8:	61 f0       	breq	.+24     	; 0x45c2 <DIO_enumSetPortValue+0x5a>
    45aa:	1f c0       	rjmp	.+62     	; 0x45ea <DIO_enumSetPortValue+0x82>
    45ac:	2c 81       	ldd	r18, Y+4	; 0x04
    45ae:	3d 81       	ldd	r19, Y+5	; 0x05
    45b0:	22 30       	cpi	r18, 0x02	; 2
    45b2:	31 05       	cpc	r19, r1
    45b4:	81 f0       	breq	.+32     	; 0x45d6 <DIO_enumSetPortValue+0x6e>
    45b6:	8c 81       	ldd	r24, Y+4	; 0x04
    45b8:	9d 81       	ldd	r25, Y+5	; 0x05
    45ba:	83 30       	cpi	r24, 0x03	; 3
    45bc:	91 05       	cpc	r25, r1
    45be:	81 f0       	breq	.+32     	; 0x45e0 <DIO_enumSetPortValue+0x78>
    45c0:	14 c0       	rjmp	.+40     	; 0x45ea <DIO_enumSetPortValue+0x82>
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
    45c2:	eb e3       	ldi	r30, 0x3B	; 59
    45c4:	f0 e0       	ldi	r31, 0x00	; 0
    45c6:	8b 81       	ldd	r24, Y+3	; 0x03
    45c8:	80 83       	st	Z, r24
    45ca:	12 c0       	rjmp	.+36     	; 0x45f0 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
    45cc:	e8 e3       	ldi	r30, 0x38	; 56
    45ce:	f0 e0       	ldi	r31, 0x00	; 0
    45d0:	8b 81       	ldd	r24, Y+3	; 0x03
    45d2:	80 83       	st	Z, r24
    45d4:	0d c0       	rjmp	.+26     	; 0x45f0 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
    45d6:	e5 e3       	ldi	r30, 0x35	; 53
    45d8:	f0 e0       	ldi	r31, 0x00	; 0
    45da:	8b 81       	ldd	r24, Y+3	; 0x03
    45dc:	80 83       	st	Z, r24
    45de:	08 c0       	rjmp	.+16     	; 0x45f0 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTD: PORTD_Register = Copy_u8Value; break;
    45e0:	e2 e3       	ldi	r30, 0x32	; 50
    45e2:	f0 e0       	ldi	r31, 0x00	; 0
    45e4:	8b 81       	ldd	r24, Y+3	; 0x03
    45e6:	80 83       	st	Z, r24
    45e8:	03 c0       	rjmp	.+6      	; 0x45f0 <DIO_enumSetPortValue+0x88>
		default: LOC_enumState = DIO_NOK;       break;
    45ea:	19 82       	std	Y+1, r1	; 0x01
    45ec:	01 c0       	rjmp	.+2      	; 0x45f0 <DIO_enumSetPortValue+0x88>
		}	
	}
	else
	{
		LOC_enumState = DIO_NOK;
    45ee:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    45f0:	89 81       	ldd	r24, Y+1	; 0x01
}
    45f2:	0f 90       	pop	r0
    45f4:	0f 90       	pop	r0
    45f6:	0f 90       	pop	r0
    45f8:	0f 90       	pop	r0
    45fa:	0f 90       	pop	r0
    45fc:	cf 91       	pop	r28
    45fe:	df 91       	pop	r29
    4600:	08 95       	ret

00004602 <DIO_enumTogglePortValue>:
 * Parameters :
 	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumTogglePortValue      (u8 Copy_u8PORT                       )
{
    4602:	df 93       	push	r29
    4604:	cf 93       	push	r28
    4606:	00 d0       	rcall	.+0      	; 0x4608 <DIO_enumTogglePortValue+0x6>
    4608:	00 d0       	rcall	.+0      	; 0x460a <DIO_enumTogglePortValue+0x8>
    460a:	cd b7       	in	r28, 0x3d	; 61
    460c:	de b7       	in	r29, 0x3e	; 62
    460e:	8a 83       	std	Y+2, r24	; 0x02
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    4610:	81 e0       	ldi	r24, 0x01	; 1
    4612:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PORT <= DIO_PORTD)
    4614:	8a 81       	ldd	r24, Y+2	; 0x02
    4616:	84 30       	cpi	r24, 0x04	; 4
    4618:	08 f0       	brcs	.+2      	; 0x461c <DIO_enumTogglePortValue+0x1a>
    461a:	3f c0       	rjmp	.+126    	; 0x469a <DIO_enumTogglePortValue+0x98>
	{
		switch (Copy_u8PORT)
    461c:	8a 81       	ldd	r24, Y+2	; 0x02
    461e:	28 2f       	mov	r18, r24
    4620:	30 e0       	ldi	r19, 0x00	; 0
    4622:	3c 83       	std	Y+4, r19	; 0x04
    4624:	2b 83       	std	Y+3, r18	; 0x03
    4626:	8b 81       	ldd	r24, Y+3	; 0x03
    4628:	9c 81       	ldd	r25, Y+4	; 0x04
    462a:	81 30       	cpi	r24, 0x01	; 1
    462c:	91 05       	cpc	r25, r1
    462e:	e9 f0       	breq	.+58     	; 0x466a <DIO_enumTogglePortValue+0x68>
    4630:	2b 81       	ldd	r18, Y+3	; 0x03
    4632:	3c 81       	ldd	r19, Y+4	; 0x04
    4634:	22 30       	cpi	r18, 0x02	; 2
    4636:	31 05       	cpc	r19, r1
    4638:	2c f4       	brge	.+10     	; 0x4644 <DIO_enumTogglePortValue+0x42>
    463a:	8b 81       	ldd	r24, Y+3	; 0x03
    463c:	9c 81       	ldd	r25, Y+4	; 0x04
    463e:	00 97       	sbiw	r24, 0x00	; 0
    4640:	61 f0       	breq	.+24     	; 0x465a <DIO_enumTogglePortValue+0x58>
    4642:	2c c0       	rjmp	.+88     	; 0x469c <DIO_enumTogglePortValue+0x9a>
    4644:	2b 81       	ldd	r18, Y+3	; 0x03
    4646:	3c 81       	ldd	r19, Y+4	; 0x04
    4648:	22 30       	cpi	r18, 0x02	; 2
    464a:	31 05       	cpc	r19, r1
    464c:	b1 f0       	breq	.+44     	; 0x467a <DIO_enumTogglePortValue+0x78>
    464e:	8b 81       	ldd	r24, Y+3	; 0x03
    4650:	9c 81       	ldd	r25, Y+4	; 0x04
    4652:	83 30       	cpi	r24, 0x03	; 3
    4654:	91 05       	cpc	r25, r1
    4656:	c9 f0       	breq	.+50     	; 0x468a <DIO_enumTogglePortValue+0x88>
    4658:	21 c0       	rjmp	.+66     	; 0x469c <DIO_enumTogglePortValue+0x9a>
		{
		case DIO_PORTA : PORTA_Register = ~PORTA_Register ;
    465a:	ab e3       	ldi	r26, 0x3B	; 59
    465c:	b0 e0       	ldi	r27, 0x00	; 0
    465e:	eb e3       	ldi	r30, 0x3B	; 59
    4660:	f0 e0       	ldi	r31, 0x00	; 0
    4662:	80 81       	ld	r24, Z
    4664:	80 95       	com	r24
    4666:	8c 93       	st	X, r24
    4668:	19 c0       	rjmp	.+50     	; 0x469c <DIO_enumTogglePortValue+0x9a>
		break ;
		case DIO_PORTB : PORTB_Register = ~PORTB_Register ;
    466a:	a8 e3       	ldi	r26, 0x38	; 56
    466c:	b0 e0       	ldi	r27, 0x00	; 0
    466e:	e8 e3       	ldi	r30, 0x38	; 56
    4670:	f0 e0       	ldi	r31, 0x00	; 0
    4672:	80 81       	ld	r24, Z
    4674:	80 95       	com	r24
    4676:	8c 93       	st	X, r24
    4678:	11 c0       	rjmp	.+34     	; 0x469c <DIO_enumTogglePortValue+0x9a>
		break ;
		case DIO_PORTC : PORTC_Register = ~PORTC_Register ;
    467a:	a5 e3       	ldi	r26, 0x35	; 53
    467c:	b0 e0       	ldi	r27, 0x00	; 0
    467e:	e5 e3       	ldi	r30, 0x35	; 53
    4680:	f0 e0       	ldi	r31, 0x00	; 0
    4682:	80 81       	ld	r24, Z
    4684:	80 95       	com	r24
    4686:	8c 93       	st	X, r24
    4688:	09 c0       	rjmp	.+18     	; 0x469c <DIO_enumTogglePortValue+0x9a>
		break ;
		case DIO_PORTD : PORTD_Register = ~PORTD_Register ;
    468a:	a2 e3       	ldi	r26, 0x32	; 50
    468c:	b0 e0       	ldi	r27, 0x00	; 0
    468e:	e2 e3       	ldi	r30, 0x32	; 50
    4690:	f0 e0       	ldi	r31, 0x00	; 0
    4692:	80 81       	ld	r24, Z
    4694:	80 95       	com	r24
    4696:	8c 93       	st	X, r24
    4698:	01 c0       	rjmp	.+2      	; 0x469c <DIO_enumTogglePortValue+0x9a>
		break ;
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    469a:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    469c:	89 81       	ldd	r24, Y+1	; 0x01
}
    469e:	0f 90       	pop	r0
    46a0:	0f 90       	pop	r0
    46a2:	0f 90       	pop	r0
    46a4:	0f 90       	pop	r0
    46a6:	cf 91       	pop	r28
    46a8:	df 91       	pop	r29
    46aa:	08 95       	ret

000046ac <DIO_enumGetPortValue>:
 	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 	  => *Copy_PtrData  --> pointer to recieve the port value
 * return : its status and recieve Port Value in pointer
 */
DIO_ErrorStatus   DIO_enumGetPortValue         ( u8 Copy_u8PORT  , u8 * Copy_PtrData )
{
    46ac:	df 93       	push	r29
    46ae:	cf 93       	push	r28
    46b0:	00 d0       	rcall	.+0      	; 0x46b2 <DIO_enumGetPortValue+0x6>
    46b2:	00 d0       	rcall	.+0      	; 0x46b4 <DIO_enumGetPortValue+0x8>
    46b4:	00 d0       	rcall	.+0      	; 0x46b6 <DIO_enumGetPortValue+0xa>
    46b6:	cd b7       	in	r28, 0x3d	; 61
    46b8:	de b7       	in	r29, 0x3e	; 62
    46ba:	8a 83       	std	Y+2, r24	; 0x02
    46bc:	7c 83       	std	Y+4, r23	; 0x04
    46be:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    46c0:	81 e0       	ldi	r24, 0x01	; 1
    46c2:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD))
    46c4:	8a 81       	ldd	r24, Y+2	; 0x02
    46c6:	84 30       	cpi	r24, 0x04	; 4
    46c8:	e8 f5       	brcc	.+122    	; 0x4744 <DIO_enumGetPortValue+0x98>
	{
		switch (Copy_u8PORT)
    46ca:	8a 81       	ldd	r24, Y+2	; 0x02
    46cc:	28 2f       	mov	r18, r24
    46ce:	30 e0       	ldi	r19, 0x00	; 0
    46d0:	3e 83       	std	Y+6, r19	; 0x06
    46d2:	2d 83       	std	Y+5, r18	; 0x05
    46d4:	8d 81       	ldd	r24, Y+5	; 0x05
    46d6:	9e 81       	ldd	r25, Y+6	; 0x06
    46d8:	81 30       	cpi	r24, 0x01	; 1
    46da:	91 05       	cpc	r25, r1
    46dc:	e1 f0       	breq	.+56     	; 0x4716 <DIO_enumGetPortValue+0x6a>
    46de:	2d 81       	ldd	r18, Y+5	; 0x05
    46e0:	3e 81       	ldd	r19, Y+6	; 0x06
    46e2:	22 30       	cpi	r18, 0x02	; 2
    46e4:	31 05       	cpc	r19, r1
    46e6:	2c f4       	brge	.+10     	; 0x46f2 <DIO_enumGetPortValue+0x46>
    46e8:	8d 81       	ldd	r24, Y+5	; 0x05
    46ea:	9e 81       	ldd	r25, Y+6	; 0x06
    46ec:	00 97       	sbiw	r24, 0x00	; 0
    46ee:	61 f0       	breq	.+24     	; 0x4708 <DIO_enumGetPortValue+0x5c>
    46f0:	27 c0       	rjmp	.+78     	; 0x4740 <DIO_enumGetPortValue+0x94>
    46f2:	2d 81       	ldd	r18, Y+5	; 0x05
    46f4:	3e 81       	ldd	r19, Y+6	; 0x06
    46f6:	22 30       	cpi	r18, 0x02	; 2
    46f8:	31 05       	cpc	r19, r1
    46fa:	a1 f0       	breq	.+40     	; 0x4724 <DIO_enumGetPortValue+0x78>
    46fc:	8d 81       	ldd	r24, Y+5	; 0x05
    46fe:	9e 81       	ldd	r25, Y+6	; 0x06
    4700:	83 30       	cpi	r24, 0x03	; 3
    4702:	91 05       	cpc	r25, r1
    4704:	b1 f0       	breq	.+44     	; 0x4732 <DIO_enumGetPortValue+0x86>
    4706:	1c c0       	rjmp	.+56     	; 0x4740 <DIO_enumGetPortValue+0x94>
		{
		case DIO_PORTA :
			*Copy_PtrData = PINA_Register  ;
    4708:	e9 e3       	ldi	r30, 0x39	; 57
    470a:	f0 e0       	ldi	r31, 0x00	; 0
    470c:	80 81       	ld	r24, Z
    470e:	eb 81       	ldd	r30, Y+3	; 0x03
    4710:	fc 81       	ldd	r31, Y+4	; 0x04
    4712:	80 83       	st	Z, r24
    4714:	18 c0       	rjmp	.+48     	; 0x4746 <DIO_enumGetPortValue+0x9a>
			break ;
		case DIO_PORTB :
			*Copy_PtrData = PINB_Register  ;
    4716:	e6 e3       	ldi	r30, 0x36	; 54
    4718:	f0 e0       	ldi	r31, 0x00	; 0
    471a:	80 81       	ld	r24, Z
    471c:	eb 81       	ldd	r30, Y+3	; 0x03
    471e:	fc 81       	ldd	r31, Y+4	; 0x04
    4720:	80 83       	st	Z, r24
    4722:	11 c0       	rjmp	.+34     	; 0x4746 <DIO_enumGetPortValue+0x9a>
			break ;
		case DIO_PORTC :
			*Copy_PtrData = PINC_Register  ;
    4724:	e3 e3       	ldi	r30, 0x33	; 51
    4726:	f0 e0       	ldi	r31, 0x00	; 0
    4728:	80 81       	ld	r24, Z
    472a:	eb 81       	ldd	r30, Y+3	; 0x03
    472c:	fc 81       	ldd	r31, Y+4	; 0x04
    472e:	80 83       	st	Z, r24
    4730:	0a c0       	rjmp	.+20     	; 0x4746 <DIO_enumGetPortValue+0x9a>
			break ;
		case DIO_PORTD :
			*Copy_PtrData = PIND_Register  ;
    4732:	e0 e3       	ldi	r30, 0x30	; 48
    4734:	f0 e0       	ldi	r31, 0x00	; 0
    4736:	80 81       	ld	r24, Z
    4738:	eb 81       	ldd	r30, Y+3	; 0x03
    473a:	fc 81       	ldd	r31, Y+4	; 0x04
    473c:	80 83       	st	Z, r24
    473e:	03 c0       	rjmp	.+6      	; 0x4746 <DIO_enumGetPortValue+0x9a>
			break ;
		default : LOC_enumState = DIO_NOK ;
    4740:	19 82       	std	Y+1, r1	; 0x01
    4742:	01 c0       	rjmp	.+2      	; 0x4746 <DIO_enumGetPortValue+0x9a>
		break;
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    4744:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    4746:	89 81       	ldd	r24, Y+1	; 0x01
}
    4748:	26 96       	adiw	r28, 0x06	; 6
    474a:	0f b6       	in	r0, 0x3f	; 63
    474c:	f8 94       	cli
    474e:	de bf       	out	0x3e, r29	; 62
    4750:	0f be       	out	0x3f, r0	; 63
    4752:	cd bf       	out	0x3d, r28	; 61
    4754:	cf 91       	pop	r28
    4756:	df 91       	pop	r29
    4758:	08 95       	ret

0000475a <DIO_voidWriteHighNibbles>:
 *Hint1 : High Nibbles = Most Pins [4:7]
 *Hint2 : This Function take the first 4 bits from the value (#) => xxxx#### AND put it in high nobbles
 *
 */
DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
    475a:	df 93       	push	r29
    475c:	cf 93       	push	r28
    475e:	00 d0       	rcall	.+0      	; 0x4760 <DIO_voidWriteHighNibbles+0x6>
    4760:	00 d0       	rcall	.+0      	; 0x4762 <DIO_voidWriteHighNibbles+0x8>
    4762:	0f 92       	push	r0
    4764:	cd b7       	in	r28, 0x3d	; 61
    4766:	de b7       	in	r29, 0x3e	; 62
    4768:	8a 83       	std	Y+2, r24	; 0x02
    476a:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    476c:	81 e0       	ldi	r24, 0x01	; 1
    476e:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD))
    4770:	8a 81       	ldd	r24, Y+2	; 0x02
    4772:	84 30       	cpi	r24, 0x04	; 4
    4774:	08 f0       	brcs	.+2      	; 0x4778 <DIO_voidWriteHighNibbles+0x1e>
    4776:	63 c0       	rjmp	.+198    	; 0x483e <DIO_voidWriteHighNibbles+0xe4>
	{
		Copy_u8value = (Copy_u8value<<4) ;
    4778:	8b 81       	ldd	r24, Y+3	; 0x03
    477a:	82 95       	swap	r24
    477c:	80 7f       	andi	r24, 0xF0	; 240
    477e:	8b 83       	std	Y+3, r24	; 0x03
		switch(Copy_u8PORT)
    4780:	8a 81       	ldd	r24, Y+2	; 0x02
    4782:	28 2f       	mov	r18, r24
    4784:	30 e0       	ldi	r19, 0x00	; 0
    4786:	3d 83       	std	Y+5, r19	; 0x05
    4788:	2c 83       	std	Y+4, r18	; 0x04
    478a:	8c 81       	ldd	r24, Y+4	; 0x04
    478c:	9d 81       	ldd	r25, Y+5	; 0x05
    478e:	81 30       	cpi	r24, 0x01	; 1
    4790:	91 05       	cpc	r25, r1
    4792:	29 f1       	breq	.+74     	; 0x47de <DIO_voidWriteHighNibbles+0x84>
    4794:	2c 81       	ldd	r18, Y+4	; 0x04
    4796:	3d 81       	ldd	r19, Y+5	; 0x05
    4798:	22 30       	cpi	r18, 0x02	; 2
    479a:	31 05       	cpc	r19, r1
    479c:	2c f4       	brge	.+10     	; 0x47a8 <DIO_voidWriteHighNibbles+0x4e>
    479e:	8c 81       	ldd	r24, Y+4	; 0x04
    47a0:	9d 81       	ldd	r25, Y+5	; 0x05
    47a2:	00 97       	sbiw	r24, 0x00	; 0
    47a4:	61 f0       	breq	.+24     	; 0x47be <DIO_voidWriteHighNibbles+0x64>
    47a6:	4c c0       	rjmp	.+152    	; 0x4840 <DIO_voidWriteHighNibbles+0xe6>
    47a8:	2c 81       	ldd	r18, Y+4	; 0x04
    47aa:	3d 81       	ldd	r19, Y+5	; 0x05
    47ac:	22 30       	cpi	r18, 0x02	; 2
    47ae:	31 05       	cpc	r19, r1
    47b0:	31 f1       	breq	.+76     	; 0x47fe <DIO_voidWriteHighNibbles+0xa4>
    47b2:	8c 81       	ldd	r24, Y+4	; 0x04
    47b4:	9d 81       	ldd	r25, Y+5	; 0x05
    47b6:	83 30       	cpi	r24, 0x03	; 3
    47b8:	91 05       	cpc	r25, r1
    47ba:	89 f1       	breq	.+98     	; 0x481e <DIO_voidWriteHighNibbles+0xc4>
    47bc:	41 c0       	rjmp	.+130    	; 0x4840 <DIO_voidWriteHighNibbles+0xe6>
		{
		case DIO_PORTA :
			PORTA_Register&=0x0f;                   // make sure the high bits = 0000
    47be:	ab e3       	ldi	r26, 0x3B	; 59
    47c0:	b0 e0       	ldi	r27, 0x00	; 0
    47c2:	eb e3       	ldi	r30, 0x3B	; 59
    47c4:	f0 e0       	ldi	r31, 0x00	; 0
    47c6:	80 81       	ld	r24, Z
    47c8:	8f 70       	andi	r24, 0x0F	; 15
    47ca:	8c 93       	st	X, r24
			PORTA_Register|=Copy_u8value;			//Set only the high nibble of the port A by the given value
    47cc:	ab e3       	ldi	r26, 0x3B	; 59
    47ce:	b0 e0       	ldi	r27, 0x00	; 0
    47d0:	eb e3       	ldi	r30, 0x3B	; 59
    47d2:	f0 e0       	ldi	r31, 0x00	; 0
    47d4:	90 81       	ld	r25, Z
    47d6:	8b 81       	ldd	r24, Y+3	; 0x03
    47d8:	89 2b       	or	r24, r25
    47da:	8c 93       	st	X, r24
    47dc:	31 c0       	rjmp	.+98     	; 0x4840 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTB:
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
    47de:	a8 e3       	ldi	r26, 0x38	; 56
    47e0:	b0 e0       	ldi	r27, 0x00	; 0
    47e2:	e8 e3       	ldi	r30, 0x38	; 56
    47e4:	f0 e0       	ldi	r31, 0x00	; 0
    47e6:	80 81       	ld	r24, Z
    47e8:	8f 70       	andi	r24, 0x0F	; 15
    47ea:	8c 93       	st	X, r24
			PORTB_Register|=Copy_u8value;
    47ec:	a8 e3       	ldi	r26, 0x38	; 56
    47ee:	b0 e0       	ldi	r27, 0x00	; 0
    47f0:	e8 e3       	ldi	r30, 0x38	; 56
    47f2:	f0 e0       	ldi	r31, 0x00	; 0
    47f4:	90 81       	ld	r25, Z
    47f6:	8b 81       	ldd	r24, Y+3	; 0x03
    47f8:	89 2b       	or	r24, r25
    47fa:	8c 93       	st	X, r24
    47fc:	21 c0       	rjmp	.+66     	; 0x4840 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
    47fe:	a5 e3       	ldi	r26, 0x35	; 53
    4800:	b0 e0       	ldi	r27, 0x00	; 0
    4802:	e5 e3       	ldi	r30, 0x35	; 53
    4804:	f0 e0       	ldi	r31, 0x00	; 0
    4806:	80 81       	ld	r24, Z
    4808:	8f 70       	andi	r24, 0x0F	; 15
    480a:	8c 93       	st	X, r24
			PORTC_Register|=Copy_u8value;
    480c:	a5 e3       	ldi	r26, 0x35	; 53
    480e:	b0 e0       	ldi	r27, 0x00	; 0
    4810:	e5 e3       	ldi	r30, 0x35	; 53
    4812:	f0 e0       	ldi	r31, 0x00	; 0
    4814:	90 81       	ld	r25, Z
    4816:	8b 81       	ldd	r24, Y+3	; 0x03
    4818:	89 2b       	or	r24, r25
    481a:	8c 93       	st	X, r24
    481c:	11 c0       	rjmp	.+34     	; 0x4840 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTD:
			PORTD_Register&=0x0f;                 //Set only the high nibble of the port D by the given value
    481e:	a2 e3       	ldi	r26, 0x32	; 50
    4820:	b0 e0       	ldi	r27, 0x00	; 0
    4822:	e2 e3       	ldi	r30, 0x32	; 50
    4824:	f0 e0       	ldi	r31, 0x00	; 0
    4826:	80 81       	ld	r24, Z
    4828:	8f 70       	andi	r24, 0x0F	; 15
    482a:	8c 93       	st	X, r24
			PORTD_Register|=Copy_u8value;
    482c:	a2 e3       	ldi	r26, 0x32	; 50
    482e:	b0 e0       	ldi	r27, 0x00	; 0
    4830:	e2 e3       	ldi	r30, 0x32	; 50
    4832:	f0 e0       	ldi	r31, 0x00	; 0
    4834:	90 81       	ld	r25, Z
    4836:	8b 81       	ldd	r24, Y+3	; 0x03
    4838:	89 2b       	or	r24, r25
    483a:	8c 93       	st	X, r24
    483c:	01 c0       	rjmp	.+2      	; 0x4840 <DIO_voidWriteHighNibbles+0xe6>

		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    483e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    4840:	89 81       	ldd	r24, Y+1	; 0x01

}
    4842:	0f 90       	pop	r0
    4844:	0f 90       	pop	r0
    4846:	0f 90       	pop	r0
    4848:	0f 90       	pop	r0
    484a:	0f 90       	pop	r0
    484c:	cf 91       	pop	r28
    484e:	df 91       	pop	r29
    4850:	08 95       	ret

00004852 <DIO_voidWriteLowNibbles>:
 *Hint1 : Low Nibbles = Least Pins [0:3]
 *Hint2 : This Function also take the first 4 bits from the value (#) => xxxx#### AND put it in low nobbles
 *
 */
DIO_ErrorStatus DIO_voidWriteLowNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
    4852:	df 93       	push	r29
    4854:	cf 93       	push	r28
    4856:	00 d0       	rcall	.+0      	; 0x4858 <DIO_voidWriteLowNibbles+0x6>
    4858:	00 d0       	rcall	.+0      	; 0x485a <DIO_voidWriteLowNibbles+0x8>
    485a:	0f 92       	push	r0
    485c:	cd b7       	in	r28, 0x3d	; 61
    485e:	de b7       	in	r29, 0x3e	; 62
    4860:	8a 83       	std	Y+2, r24	; 0x02
    4862:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    4864:	81 e0       	ldi	r24, 0x01	; 1
    4866:	89 83       	std	Y+1, r24	; 0x01


	if ( (Copy_u8PORT <= DIO_PORTD))
    4868:	8a 81       	ldd	r24, Y+2	; 0x02
    486a:	84 30       	cpi	r24, 0x04	; 4
    486c:	08 f0       	brcs	.+2      	; 0x4870 <DIO_voidWriteLowNibbles+0x1e>
    486e:	5f c0       	rjmp	.+190    	; 0x492e <DIO_voidWriteLowNibbles+0xdc>
	{
		switch(Copy_u8PORT)
    4870:	8a 81       	ldd	r24, Y+2	; 0x02
    4872:	28 2f       	mov	r18, r24
    4874:	30 e0       	ldi	r19, 0x00	; 0
    4876:	3d 83       	std	Y+5, r19	; 0x05
    4878:	2c 83       	std	Y+4, r18	; 0x04
    487a:	8c 81       	ldd	r24, Y+4	; 0x04
    487c:	9d 81       	ldd	r25, Y+5	; 0x05
    487e:	81 30       	cpi	r24, 0x01	; 1
    4880:	91 05       	cpc	r25, r1
    4882:	29 f1       	breq	.+74     	; 0x48ce <DIO_voidWriteLowNibbles+0x7c>
    4884:	2c 81       	ldd	r18, Y+4	; 0x04
    4886:	3d 81       	ldd	r19, Y+5	; 0x05
    4888:	22 30       	cpi	r18, 0x02	; 2
    488a:	31 05       	cpc	r19, r1
    488c:	2c f4       	brge	.+10     	; 0x4898 <DIO_voidWriteLowNibbles+0x46>
    488e:	8c 81       	ldd	r24, Y+4	; 0x04
    4890:	9d 81       	ldd	r25, Y+5	; 0x05
    4892:	00 97       	sbiw	r24, 0x00	; 0
    4894:	61 f0       	breq	.+24     	; 0x48ae <DIO_voidWriteLowNibbles+0x5c>
    4896:	4c c0       	rjmp	.+152    	; 0x4930 <DIO_voidWriteLowNibbles+0xde>
    4898:	2c 81       	ldd	r18, Y+4	; 0x04
    489a:	3d 81       	ldd	r19, Y+5	; 0x05
    489c:	22 30       	cpi	r18, 0x02	; 2
    489e:	31 05       	cpc	r19, r1
    48a0:	31 f1       	breq	.+76     	; 0x48ee <DIO_voidWriteLowNibbles+0x9c>
    48a2:	8c 81       	ldd	r24, Y+4	; 0x04
    48a4:	9d 81       	ldd	r25, Y+5	; 0x05
    48a6:	83 30       	cpi	r24, 0x03	; 3
    48a8:	91 05       	cpc	r25, r1
    48aa:	89 f1       	breq	.+98     	; 0x490e <DIO_voidWriteLowNibbles+0xbc>
    48ac:	41 c0       	rjmp	.+130    	; 0x4930 <DIO_voidWriteLowNibbles+0xde>
		{
		Copy_u8value&=0x0f;
		case DIO_PORTA :
			PORTA_Register &= 0xf0;                 //Set only the high nibble of the port A by the given value
    48ae:	ab e3       	ldi	r26, 0x3B	; 59
    48b0:	b0 e0       	ldi	r27, 0x00	; 0
    48b2:	eb e3       	ldi	r30, 0x3B	; 59
    48b4:	f0 e0       	ldi	r31, 0x00	; 0
    48b6:	80 81       	ld	r24, Z
    48b8:	80 7f       	andi	r24, 0xF0	; 240
    48ba:	8c 93       	st	X, r24
			PORTA_Register |= Copy_u8value;
    48bc:	ab e3       	ldi	r26, 0x3B	; 59
    48be:	b0 e0       	ldi	r27, 0x00	; 0
    48c0:	eb e3       	ldi	r30, 0x3B	; 59
    48c2:	f0 e0       	ldi	r31, 0x00	; 0
    48c4:	90 81       	ld	r25, Z
    48c6:	8b 81       	ldd	r24, Y+3	; 0x03
    48c8:	89 2b       	or	r24, r25
    48ca:	8c 93       	st	X, r24
    48cc:	31 c0       	rjmp	.+98     	; 0x4930 <DIO_voidWriteLowNibbles+0xde>
			break ;
		case DIO_PORTB:
			PORTB_Register &= 0xf0;                 //Set only the high nibble of the port B by the given value
    48ce:	a8 e3       	ldi	r26, 0x38	; 56
    48d0:	b0 e0       	ldi	r27, 0x00	; 0
    48d2:	e8 e3       	ldi	r30, 0x38	; 56
    48d4:	f0 e0       	ldi	r31, 0x00	; 0
    48d6:	80 81       	ld	r24, Z
    48d8:	80 7f       	andi	r24, 0xF0	; 240
    48da:	8c 93       	st	X, r24
			PORTB_Register |= Copy_u8value;
    48dc:	a8 e3       	ldi	r26, 0x38	; 56
    48de:	b0 e0       	ldi	r27, 0x00	; 0
    48e0:	e8 e3       	ldi	r30, 0x38	; 56
    48e2:	f0 e0       	ldi	r31, 0x00	; 0
    48e4:	90 81       	ld	r25, Z
    48e6:	8b 81       	ldd	r24, Y+3	; 0x03
    48e8:	89 2b       	or	r24, r25
    48ea:	8c 93       	st	X, r24
    48ec:	21 c0       	rjmp	.+66     	; 0x4930 <DIO_voidWriteLowNibbles+0xde>
			break ;
		case DIO_PORTC :
			PORTC_Register &= 0xf0;                 //Set only the high nibble of the port C by the given value
    48ee:	a5 e3       	ldi	r26, 0x35	; 53
    48f0:	b0 e0       	ldi	r27, 0x00	; 0
    48f2:	e5 e3       	ldi	r30, 0x35	; 53
    48f4:	f0 e0       	ldi	r31, 0x00	; 0
    48f6:	80 81       	ld	r24, Z
    48f8:	80 7f       	andi	r24, 0xF0	; 240
    48fa:	8c 93       	st	X, r24
			PORTC_Register |= Copy_u8value;
    48fc:	a5 e3       	ldi	r26, 0x35	; 53
    48fe:	b0 e0       	ldi	r27, 0x00	; 0
    4900:	e5 e3       	ldi	r30, 0x35	; 53
    4902:	f0 e0       	ldi	r31, 0x00	; 0
    4904:	90 81       	ld	r25, Z
    4906:	8b 81       	ldd	r24, Y+3	; 0x03
    4908:	89 2b       	or	r24, r25
    490a:	8c 93       	st	X, r24
    490c:	11 c0       	rjmp	.+34     	; 0x4930 <DIO_voidWriteLowNibbles+0xde>
			break ;
		case DIO_PORTD:
			PORTD_Register &= 0xf0;                 //Set only the high nibble of the port D by the given value
    490e:	a2 e3       	ldi	r26, 0x32	; 50
    4910:	b0 e0       	ldi	r27, 0x00	; 0
    4912:	e2 e3       	ldi	r30, 0x32	; 50
    4914:	f0 e0       	ldi	r31, 0x00	; 0
    4916:	80 81       	ld	r24, Z
    4918:	80 7f       	andi	r24, 0xF0	; 240
    491a:	8c 93       	st	X, r24
			PORTD_Register |= Copy_u8value;
    491c:	a2 e3       	ldi	r26, 0x32	; 50
    491e:	b0 e0       	ldi	r27, 0x00	; 0
    4920:	e2 e3       	ldi	r30, 0x32	; 50
    4922:	f0 e0       	ldi	r31, 0x00	; 0
    4924:	90 81       	ld	r25, Z
    4926:	8b 81       	ldd	r24, Y+3	; 0x03
    4928:	89 2b       	or	r24, r25
    492a:	8c 93       	st	X, r24
    492c:	01 c0       	rjmp	.+2      	; 0x4930 <DIO_voidWriteLowNibbles+0xde>


	}
	else
	{
		LOC_enumState = DIO_NOK;
    492e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    4930:	89 81       	ldd	r24, Y+1	; 0x01

}
    4932:	0f 90       	pop	r0
    4934:	0f 90       	pop	r0
    4936:	0f 90       	pop	r0
    4938:	0f 90       	pop	r0
    493a:	0f 90       	pop	r0
    493c:	cf 91       	pop	r28
    493e:	df 91       	pop	r29
    4940:	08 95       	ret

00004942 <USART_voidInit>:
 * Breif : This Function initialize USART depend on config.h
 * Parameters :  Nothing
 * return : Nothing
 */
void USART_voidInit (void)
{
    4942:	df 93       	push	r29
    4944:	cf 93       	push	r28
    4946:	00 d0       	rcall	.+0      	; 0x4948 <USART_voidInit+0x6>
    4948:	0f 92       	push	r0
    494a:	cd b7       	in	r28, 0x3d	; 61
    494c:	de b7       	in	r29, 0x3e	; 62
	/* We will adjust this value according to the configrations then store it in UCSRC in one operation */
	u8 Local_u8UCSRC = 0 ;
    494e:	1b 82       	std	Y+3, r1	; 0x03
	
	/*Calculate The Baud Rate From The Equation */
	u16 Local_u16UBRR = (u16)((SYSTEM_FREQUENCY / (16 * USART_BAUD_RATE)) - 1) ;
    4950:	83 e3       	ldi	r24, 0x33	; 51
    4952:	90 e0       	ldi	r25, 0x00	; 0
    4954:	9a 83       	std	Y+2, r25	; 0x02
    4956:	89 83       	std	Y+1, r24	; 0x01
	
	/*
		$ Set Baud Rate
		Hint : UBRRH then UBRRL to avoid problems
	*/
	UBRRH = (u8)(Local_u16UBRR >> 8) ; /* MSBs at Local_u16UBRR */
    4958:	e0 e4       	ldi	r30, 0x40	; 64
    495a:	f0 e0       	ldi	r31, 0x00	; 0
    495c:	89 81       	ldd	r24, Y+1	; 0x01
    495e:	9a 81       	ldd	r25, Y+2	; 0x02
    4960:	89 2f       	mov	r24, r25
    4962:	99 27       	eor	r25, r25
    4964:	80 83       	st	Z, r24
	UBRRL = (u8)Local_u16UBRR ;	
    4966:	e9 e2       	ldi	r30, 0x29	; 41
    4968:	f0 e0       	ldi	r31, 0x00	; 0
    496a:	89 81       	ldd	r24, Y+1	; 0x01
    496c:	80 83       	st	Z, r24
	
	
	/***** Check 3 Modes   *****/
	#if (USART_MODE == ASYNCHRONOUS) && (USART_SYSTEM_SPEED == USART_X1)

		CLR_BIT(UCSRA , UCSRA_U2X) ;
    496e:	ab e2       	ldi	r26, 0x2B	; 43
    4970:	b0 e0       	ldi	r27, 0x00	; 0
    4972:	eb e2       	ldi	r30, 0x2B	; 43
    4974:	f0 e0       	ldi	r31, 0x00	; 0
    4976:	80 81       	ld	r24, Z
    4978:	8d 7f       	andi	r24, 0xFD	; 253
    497a:	8c 93       	st	X, r24
	
	

	/*Multi-Processor Communication mode*/
	#if USART_MPCM == DISABLE
		CLR_BIT(UCSRA , UCSRA_MPCM) ;
    497c:	ab e2       	ldi	r26, 0x2B	; 43
    497e:	b0 e0       	ldi	r27, 0x00	; 0
    4980:	eb e2       	ldi	r30, 0x2B	; 43
    4982:	f0 e0       	ldi	r31, 0x00	; 0
    4984:	80 81       	ld	r24, Z
    4986:	8e 7f       	andi	r24, 0xFE	; 254
    4988:	8c 93       	st	X, r24

	/*UCSRC Register Config*/

	/*USART Mode*/
	#if USART_MODE == ASYNCHRONOUS
		CLR_BIT(Local_u8UCSRC , UCSRC_UMSEL) ;
    498a:	8b 81       	ldd	r24, Y+3	; 0x03
    498c:	8f 7b       	andi	r24, 0xBF	; 191
    498e:	8b 83       	std	Y+3, r24	; 0x03
		#error "Wrong USART_MODE config"
	#endif

	/*Parity Mode*/
	#if USART_PARITY_MODE == DISABLE
		CLR_BIT(Local_u8UCSRC , UCSRC_UPM0) ;
    4990:	8b 81       	ldd	r24, Y+3	; 0x03
    4992:	8f 7e       	andi	r24, 0xEF	; 239
    4994:	8b 83       	std	Y+3, r24	; 0x03
		CLR_BIT(Local_u8UCSRC , UCSRC_UPM1) ;
    4996:	8b 81       	ldd	r24, Y+3	; 0x03
    4998:	8f 7d       	andi	r24, 0xDF	; 223
    499a:	8b 83       	std	Y+3, r24	; 0x03
		#error "Wrong USART_PARITY_MODE config"
	#endif

	/*Stop Bit*/
	#if USART_STOP_BIT == STOP_BIT_1
		CLR_BIT(Local_u8UCSRC , UCSRC_USBS) ;
    499c:	8b 81       	ldd	r24, Y+3	; 0x03
    499e:	87 7f       	andi	r24, 0xF7	; 247
    49a0:	8b 83       	std	Y+3, r24	; 0x03
	#elif USART_DATA_SIZE == DATA_SIZE_7_BIT
		CLR_BIT(Local_u8UCSRC , UCSRC_UCSZ0) ;
		SET_BIT(Local_u8UCSRC , UCSRC_UCSZ1) ;
		CLR_BIT(UCSRB , UCSRB_UCSZ2) ;
	#elif USART_DATA_SIZE == DATA_SIZE_8_BIT
		SET_BIT(Local_u8UCSRC , UCSRC_UCSZ0) ;
    49a2:	8b 81       	ldd	r24, Y+3	; 0x03
    49a4:	82 60       	ori	r24, 0x02	; 2
    49a6:	8b 83       	std	Y+3, r24	; 0x03
		SET_BIT(Local_u8UCSRC , UCSRC_UCSZ1) ;
    49a8:	8b 81       	ldd	r24, Y+3	; 0x03
    49aa:	84 60       	ori	r24, 0x04	; 4
    49ac:	8b 83       	std	Y+3, r24	; 0x03
		CLR_BIT(UCSRB , UCSRB_UCSZ2) ;
    49ae:	aa e2       	ldi	r26, 0x2A	; 42
    49b0:	b0 e0       	ldi	r27, 0x00	; 0
    49b2:	ea e2       	ldi	r30, 0x2A	; 42
    49b4:	f0 e0       	ldi	r31, 0x00	; 0
    49b6:	80 81       	ld	r24, Z
    49b8:	8b 7f       	andi	r24, 0xFB	; 251
    49ba:	8c 93       	st	X, r24
			#error "Wrong USART_STOP_BIT config"
		#endif
	#endif

	/*Set UCSRC Mode*/
	SET_BIT(Local_u8UCSRC , UCSRC_URSEL) ;
    49bc:	8b 81       	ldd	r24, Y+3	; 0x03
    49be:	80 68       	ori	r24, 0x80	; 128
    49c0:	8b 83       	std	Y+3, r24	; 0x03

	/*Store the value in UCSRC Register (one operation) */
	UCSRC = Local_u8UCSRC ;
    49c2:	e0 e4       	ldi	r30, 0x40	; 64
    49c4:	f0 e0       	ldi	r31, 0x00	; 0
    49c6:	8b 81       	ldd	r24, Y+3	; 0x03
    49c8:	80 83       	st	Z, r24
	
	/* Finally Enable the components */
	
	/*RX Complete Interrupt Enable*/
	#if USART_RX_COMPLETE_INTERRUPT == DISABLE
		CLR_BIT(UCSRB , UCSRB_RXCIE) ;
    49ca:	aa e2       	ldi	r26, 0x2A	; 42
    49cc:	b0 e0       	ldi	r27, 0x00	; 0
    49ce:	ea e2       	ldi	r30, 0x2A	; 42
    49d0:	f0 e0       	ldi	r31, 0x00	; 0
    49d2:	80 81       	ld	r24, Z
    49d4:	8f 77       	andi	r24, 0x7F	; 127
    49d6:	8c 93       	st	X, r24
		#error "Wrong USART_RX_COMPLETE_INTERRUPT config"
	#endif

	/*TX Complete Interrupt Enable*/
	#if USART_TX_COMPLETE_INTERRUPT == DISABLE
		CLR_BIT(UCSRB , UCSRB_TXCIE) ;
    49d8:	aa e2       	ldi	r26, 0x2A	; 42
    49da:	b0 e0       	ldi	r27, 0x00	; 0
    49dc:	ea e2       	ldi	r30, 0x2A	; 42
    49de:	f0 e0       	ldi	r31, 0x00	; 0
    49e0:	80 81       	ld	r24, Z
    49e2:	8f 7b       	andi	r24, 0xBF	; 191
    49e4:	8c 93       	st	X, r24
		#error "Wrong USART_TX_COMPLETE_INTERRUPT config"
	#endif

	/*UDR Empty Interrupt Enable*/
	#if USART_UDR_EMPTY_INTERRUPT == DISABLE
		CLR_BIT(UCSRB , UCSRB_UDRIE) ;
    49e6:	aa e2       	ldi	r26, 0x2A	; 42
    49e8:	b0 e0       	ldi	r27, 0x00	; 0
    49ea:	ea e2       	ldi	r30, 0x2A	; 42
    49ec:	f0 e0       	ldi	r31, 0x00	; 0
    49ee:	80 81       	ld	r24, Z
    49f0:	8f 7d       	andi	r24, 0xDF	; 223
    49f2:	8c 93       	st	X, r24

	/*Receive Enable*/
	#if USART_RECEIVER_ENABLE == DISABLE
		CLR_BIT(UCSRB , UCSRB_RXEN) ;
	#elif USART_RECEIVER_ENABLE == ENABLE
		SET_BIT(UCSRB , UCSRB_RXEN) ;
    49f4:	aa e2       	ldi	r26, 0x2A	; 42
    49f6:	b0 e0       	ldi	r27, 0x00	; 0
    49f8:	ea e2       	ldi	r30, 0x2A	; 42
    49fa:	f0 e0       	ldi	r31, 0x00	; 0
    49fc:	80 81       	ld	r24, Z
    49fe:	80 61       	ori	r24, 0x10	; 16
    4a00:	8c 93       	st	X, r24

	/*Transmitter Enable*/
	#if USART_TRANSMITTER_ENABLE == DISABLE
		CLR_BIT(UCSRB , UCSRB_TXEN) ;
	#elif USART_TRANSMITTER_ENABLE == ENABLE
		SET_BIT(UCSRB , UCSRB_TXEN) ;
    4a02:	aa e2       	ldi	r26, 0x2A	; 42
    4a04:	b0 e0       	ldi	r27, 0x00	; 0
    4a06:	ea e2       	ldi	r30, 0x2A	; 42
    4a08:	f0 e0       	ldi	r31, 0x00	; 0
    4a0a:	80 81       	ld	r24, Z
    4a0c:	88 60       	ori	r24, 0x08	; 8
    4a0e:	8c 93       	st	X, r24
	#else
		#error "Wrong USART_TRANSMITTER_ENABLE config"
	#endif
}
    4a10:	0f 90       	pop	r0
    4a12:	0f 90       	pop	r0
    4a14:	0f 90       	pop	r0
    4a16:	cf 91       	pop	r28
    4a18:	df 91       	pop	r29
    4a1a:	08 95       	ret

00004a1c <USART_u8SendData>:

//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8SendData (u8 Copy_u8Data)
{
    4a1c:	df 93       	push	r29
    4a1e:	cf 93       	push	r28
    4a20:	00 d0       	rcall	.+0      	; 0x4a22 <USART_u8SendData+0x6>
    4a22:	00 d0       	rcall	.+0      	; 0x4a24 <USART_u8SendData+0x8>
    4a24:	00 d0       	rcall	.+0      	; 0x4a26 <USART_u8SendData+0xa>
    4a26:	cd b7       	in	r28, 0x3d	; 61
    4a28:	de b7       	in	r29, 0x3e	; 62
    4a2a:	8e 83       	std	Y+6, r24	; 0x06
	u8 Local_u8ErrorState = OK ;
    4a2c:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32TimeoutCounter = 0 ;
    4a2e:	19 82       	std	Y+1, r1	; 0x01
    4a30:	1a 82       	std	Y+2, r1	; 0x02
    4a32:	1b 82       	std	Y+3, r1	; 0x03
    4a34:	1c 82       	std	Y+4, r1	; 0x04
	if (USART_u8State == IDLE)
    4a36:	80 91 ca 01 	lds	r24, 0x01CA
    4a3a:	88 23       	and	r24, r24
    4a3c:	09 f0       	breq	.+2      	; 0x4a40 <USART_u8SendData+0x24>
    4a3e:	44 c0       	rjmp	.+136    	; 0x4ac8 <USART_u8SendData+0xac>
	{
		USART_u8State = BUSY ;
    4a40:	81 e0       	ldi	r24, 0x01	; 1
    4a42:	80 93 ca 01 	sts	0x01CA, r24
    4a46:	0b c0       	rjmp	.+22     	; 0x4a5e <USART_u8SendData+0x42>
			Hint : TIMEOUT to avoid infinity loop
		*/
		/*Wait until a Receiving complete or Timing out*/
		while (((GET_BIT(UCSRA , UCSRA_UDRE)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
		{
			Local_u32TimeoutCounter++ ;
    4a48:	89 81       	ldd	r24, Y+1	; 0x01
    4a4a:	9a 81       	ldd	r25, Y+2	; 0x02
    4a4c:	ab 81       	ldd	r26, Y+3	; 0x03
    4a4e:	bc 81       	ldd	r27, Y+4	; 0x04
    4a50:	01 96       	adiw	r24, 0x01	; 1
    4a52:	a1 1d       	adc	r26, r1
    4a54:	b1 1d       	adc	r27, r1
    4a56:	89 83       	std	Y+1, r24	; 0x01
    4a58:	9a 83       	std	Y+2, r25	; 0x02
    4a5a:	ab 83       	std	Y+3, r26	; 0x03
    4a5c:	bc 83       	std	Y+4, r27	; 0x04

		/*
			Hint : TIMEOUT to avoid infinity loop
		*/
		/*Wait until a Receiving complete or Timing out*/
		while (((GET_BIT(UCSRA , UCSRA_UDRE)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
    4a5e:	eb e2       	ldi	r30, 0x2B	; 43
    4a60:	f0 e0       	ldi	r31, 0x00	; 0
    4a62:	80 81       	ld	r24, Z
    4a64:	88 2f       	mov	r24, r24
    4a66:	90 e0       	ldi	r25, 0x00	; 0
    4a68:	80 72       	andi	r24, 0x20	; 32
    4a6a:	90 70       	andi	r25, 0x00	; 0
    4a6c:	95 95       	asr	r25
    4a6e:	87 95       	ror	r24
    4a70:	95 95       	asr	r25
    4a72:	87 95       	ror	r24
    4a74:	95 95       	asr	r25
    4a76:	87 95       	ror	r24
    4a78:	95 95       	asr	r25
    4a7a:	87 95       	ror	r24
    4a7c:	95 95       	asr	r25
    4a7e:	87 95       	ror	r24
    4a80:	00 97       	sbiw	r24, 0x00	; 0
    4a82:	61 f4       	brne	.+24     	; 0x4a9c <USART_u8SendData+0x80>
    4a84:	89 81       	ldd	r24, Y+1	; 0x01
    4a86:	9a 81       	ldd	r25, Y+2	; 0x02
    4a88:	ab 81       	ldd	r26, Y+3	; 0x03
    4a8a:	bc 81       	ldd	r27, Y+4	; 0x04
    4a8c:	80 31       	cpi	r24, 0x10	; 16
    4a8e:	27 e2       	ldi	r18, 0x27	; 39
    4a90:	92 07       	cpc	r25, r18
    4a92:	20 e0       	ldi	r18, 0x00	; 0
    4a94:	a2 07       	cpc	r26, r18
    4a96:	20 e0       	ldi	r18, 0x00	; 0
    4a98:	b2 07       	cpc	r27, r18
    4a9a:	b1 f6       	brne	.-84     	; 0x4a48 <USART_u8SendData+0x2c>
		{
			Local_u32TimeoutCounter++ ;
		}

		if (Local_u32TimeoutCounter == USART_u32TIMEOUT)
    4a9c:	89 81       	ldd	r24, Y+1	; 0x01
    4a9e:	9a 81       	ldd	r25, Y+2	; 0x02
    4aa0:	ab 81       	ldd	r26, Y+3	; 0x03
    4aa2:	bc 81       	ldd	r27, Y+4	; 0x04
    4aa4:	80 31       	cpi	r24, 0x10	; 16
    4aa6:	27 e2       	ldi	r18, 0x27	; 39
    4aa8:	92 07       	cpc	r25, r18
    4aaa:	20 e0       	ldi	r18, 0x00	; 0
    4aac:	a2 07       	cpc	r26, r18
    4aae:	20 e0       	ldi	r18, 0x00	; 0
    4ab0:	b2 07       	cpc	r27, r18
    4ab2:	19 f4       	brne	.+6      	; 0x4aba <USART_u8SendData+0x9e>
		{
			Local_u8ErrorState = TIMEOUT_STATE ;
    4ab4:	84 e0       	ldi	r24, 0x04	; 4
    4ab6:	8d 83       	std	Y+5, r24	; 0x05
    4ab8:	04 c0       	rjmp	.+8      	; 0x4ac2 <USART_u8SendData+0xa6>
		}
		else
		{
			UDR = Copy_u8Data ;
    4aba:	ec e2       	ldi	r30, 0x2C	; 44
    4abc:	f0 e0       	ldi	r31, 0x00	; 0
    4abe:	8e 81       	ldd	r24, Y+6	; 0x06
    4ac0:	80 83       	st	Z, r24
		}

		USART_u8State = IDLE ;
    4ac2:	10 92 ca 01 	sts	0x01CA, r1
    4ac6:	02 c0       	rjmp	.+4      	; 0x4acc <USART_u8SendData+0xb0>
	}
	else
	{
		Local_u8ErrorState = BUSY_STATE ;
    4ac8:	83 e0       	ldi	r24, 0x03	; 3
    4aca:	8d 83       	std	Y+5, r24	; 0x05
	}
	return Local_u8ErrorState ;
    4acc:	8d 81       	ldd	r24, Y+5	; 0x05
}
    4ace:	26 96       	adiw	r28, 0x06	; 6
    4ad0:	0f b6       	in	r0, 0x3f	; 63
    4ad2:	f8 94       	cli
    4ad4:	de bf       	out	0x3e, r29	; 62
    4ad6:	0f be       	out	0x3f, r0	; 63
    4ad8:	cd bf       	out	0x3d, r28	; 61
    4ada:	cf 91       	pop	r28
    4adc:	df 91       	pop	r29
    4ade:	08 95       	ret

00004ae0 <USART_u8RecevieData>:

//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8RecevieData (u8 * Copy_u8ReceviedData)
{
    4ae0:	df 93       	push	r29
    4ae2:	cf 93       	push	r28
    4ae4:	cd b7       	in	r28, 0x3d	; 61
    4ae6:	de b7       	in	r29, 0x3e	; 62
    4ae8:	27 97       	sbiw	r28, 0x07	; 7
    4aea:	0f b6       	in	r0, 0x3f	; 63
    4aec:	f8 94       	cli
    4aee:	de bf       	out	0x3e, r29	; 62
    4af0:	0f be       	out	0x3f, r0	; 63
    4af2:	cd bf       	out	0x3d, r28	; 61
    4af4:	9f 83       	std	Y+7, r25	; 0x07
    4af6:	8e 83       	std	Y+6, r24	; 0x06
	u8 Local_u8ErrorState ;
	u32 Local_u32TimeoutCounter = 0 ;
    4af8:	19 82       	std	Y+1, r1	; 0x01
    4afa:	1a 82       	std	Y+2, r1	; 0x02
    4afc:	1b 82       	std	Y+3, r1	; 0x03
    4afe:	1c 82       	std	Y+4, r1	; 0x04
	if (Copy_u8ReceviedData != NULL)
    4b00:	8e 81       	ldd	r24, Y+6	; 0x06
    4b02:	9f 81       	ldd	r25, Y+7	; 0x07
    4b04:	00 97       	sbiw	r24, 0x00	; 0
    4b06:	09 f4       	brne	.+2      	; 0x4b0a <USART_u8RecevieData+0x2a>
    4b08:	46 c0       	rjmp	.+140    	; 0x4b96 <USART_u8RecevieData+0xb6>
	{
		if (USART_u8State == IDLE)
    4b0a:	80 91 ca 01 	lds	r24, 0x01CA
    4b0e:	88 23       	and	r24, r24
    4b10:	09 f0       	breq	.+2      	; 0x4b14 <USART_u8RecevieData+0x34>
    4b12:	3e c0       	rjmp	.+124    	; 0x4b90 <USART_u8RecevieData+0xb0>
		{
			USART_u8State = BUSY ;
    4b14:	81 e0       	ldi	r24, 0x01	; 1
    4b16:	80 93 ca 01 	sts	0x01CA, r24
    4b1a:	0b c0       	rjmp	.+22     	; 0x4b32 <USART_u8RecevieData+0x52>

			/*Wait until a receive complete*/
			while (((GET_BIT(UCSRA , UCSRA_RXC)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
			{
				Local_u32TimeoutCounter++ ;
    4b1c:	89 81       	ldd	r24, Y+1	; 0x01
    4b1e:	9a 81       	ldd	r25, Y+2	; 0x02
    4b20:	ab 81       	ldd	r26, Y+3	; 0x03
    4b22:	bc 81       	ldd	r27, Y+4	; 0x04
    4b24:	01 96       	adiw	r24, 0x01	; 1
    4b26:	a1 1d       	adc	r26, r1
    4b28:	b1 1d       	adc	r27, r1
    4b2a:	89 83       	std	Y+1, r24	; 0x01
    4b2c:	9a 83       	std	Y+2, r25	; 0x02
    4b2e:	ab 83       	std	Y+3, r26	; 0x03
    4b30:	bc 83       	std	Y+4, r27	; 0x04
		if (USART_u8State == IDLE)
		{
			USART_u8State = BUSY ;

			/*Wait until a receive complete*/
			while (((GET_BIT(UCSRA , UCSRA_RXC)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
    4b32:	eb e2       	ldi	r30, 0x2B	; 43
    4b34:	f0 e0       	ldi	r31, 0x00	; 0
    4b36:	80 81       	ld	r24, Z
    4b38:	88 1f       	adc	r24, r24
    4b3a:	88 27       	eor	r24, r24
    4b3c:	88 1f       	adc	r24, r24
    4b3e:	88 2f       	mov	r24, r24
    4b40:	90 e0       	ldi	r25, 0x00	; 0
    4b42:	90 70       	andi	r25, 0x00	; 0
    4b44:	00 97       	sbiw	r24, 0x00	; 0
    4b46:	61 f4       	brne	.+24     	; 0x4b60 <USART_u8RecevieData+0x80>
    4b48:	89 81       	ldd	r24, Y+1	; 0x01
    4b4a:	9a 81       	ldd	r25, Y+2	; 0x02
    4b4c:	ab 81       	ldd	r26, Y+3	; 0x03
    4b4e:	bc 81       	ldd	r27, Y+4	; 0x04
    4b50:	80 31       	cpi	r24, 0x10	; 16
    4b52:	27 e2       	ldi	r18, 0x27	; 39
    4b54:	92 07       	cpc	r25, r18
    4b56:	20 e0       	ldi	r18, 0x00	; 0
    4b58:	a2 07       	cpc	r26, r18
    4b5a:	20 e0       	ldi	r18, 0x00	; 0
    4b5c:	b2 07       	cpc	r27, r18
    4b5e:	f1 f6       	brne	.-68     	; 0x4b1c <USART_u8RecevieData+0x3c>
			{
				Local_u32TimeoutCounter++ ;
			}

			if (Local_u32TimeoutCounter == USART_u32TIMEOUT)
    4b60:	89 81       	ldd	r24, Y+1	; 0x01
    4b62:	9a 81       	ldd	r25, Y+2	; 0x02
    4b64:	ab 81       	ldd	r26, Y+3	; 0x03
    4b66:	bc 81       	ldd	r27, Y+4	; 0x04
    4b68:	80 31       	cpi	r24, 0x10	; 16
    4b6a:	27 e2       	ldi	r18, 0x27	; 39
    4b6c:	92 07       	cpc	r25, r18
    4b6e:	20 e0       	ldi	r18, 0x00	; 0
    4b70:	a2 07       	cpc	r26, r18
    4b72:	20 e0       	ldi	r18, 0x00	; 0
    4b74:	b2 07       	cpc	r27, r18
    4b76:	19 f4       	brne	.+6      	; 0x4b7e <USART_u8RecevieData+0x9e>
			{
				Local_u8ErrorState = TIMEOUT_STATE ;
    4b78:	84 e0       	ldi	r24, 0x04	; 4
    4b7a:	8d 83       	std	Y+5, r24	; 0x05
    4b7c:	06 c0       	rjmp	.+12     	; 0x4b8a <USART_u8RecevieData+0xaa>
			}
			else
			{
				* Copy_u8ReceviedData = UDR ;
    4b7e:	ec e2       	ldi	r30, 0x2C	; 44
    4b80:	f0 e0       	ldi	r31, 0x00	; 0
    4b82:	80 81       	ld	r24, Z
    4b84:	ee 81       	ldd	r30, Y+6	; 0x06
    4b86:	ff 81       	ldd	r31, Y+7	; 0x07
    4b88:	80 83       	st	Z, r24
			}

			USART_u8State = IDLE ;
    4b8a:	10 92 ca 01 	sts	0x01CA, r1
    4b8e:	05 c0       	rjmp	.+10     	; 0x4b9a <USART_u8RecevieData+0xba>
		}
		else
		{
			Local_u8ErrorState = BUSY_STATE ;
    4b90:	83 e0       	ldi	r24, 0x03	; 3
    4b92:	8d 83       	std	Y+5, r24	; 0x05
    4b94:	02 c0       	rjmp	.+4      	; 0x4b9a <USART_u8RecevieData+0xba>
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER ;
    4b96:	82 e0       	ldi	r24, 0x02	; 2
    4b98:	8d 83       	std	Y+5, r24	; 0x05
	}

	return Local_u8ErrorState ;
    4b9a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    4b9c:	27 96       	adiw	r28, 0x07	; 7
    4b9e:	0f b6       	in	r0, 0x3f	; 63
    4ba0:	f8 94       	cli
    4ba2:	de bf       	out	0x3e, r29	; 62
    4ba4:	0f be       	out	0x3f, r0	; 63
    4ba6:	cd bf       	out	0x3d, r28	; 61
    4ba8:	cf 91       	pop	r28
    4baa:	df 91       	pop	r29
    4bac:	08 95       	ret

00004bae <USART_u8SendStringSynch>:


//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8SendStringSynch (const u8 * Copy_pchString)
{
    4bae:	df 93       	push	r29
    4bb0:	cf 93       	push	r28
    4bb2:	cd b7       	in	r28, 0x3d	; 61
    4bb4:	de b7       	in	r29, 0x3e	; 62
    4bb6:	28 97       	sbiw	r28, 0x08	; 8
    4bb8:	0f b6       	in	r0, 0x3f	; 63
    4bba:	f8 94       	cli
    4bbc:	de bf       	out	0x3e, r29	; 62
    4bbe:	0f be       	out	0x3f, r0	; 63
    4bc0:	cd bf       	out	0x3d, r28	; 61
    4bc2:	9f 83       	std	Y+7, r25	; 0x07
    4bc4:	8e 83       	std	Y+6, r24	; 0x06
	u8 Local_u8ErrorState = OK ;
    4bc6:	1d 82       	std	Y+5, r1	; 0x05

	u32 Local_u32Index = 0 ;
    4bc8:	19 82       	std	Y+1, r1	; 0x01
    4bca:	1a 82       	std	Y+2, r1	; 0x02
    4bcc:	1b 82       	std	Y+3, r1	; 0x03
    4bce:	1c 82       	std	Y+4, r1	; 0x04

	if (Copy_pchString != NULL)
    4bd0:	8e 81       	ldd	r24, Y+6	; 0x06
    4bd2:	9f 81       	ldd	r25, Y+7	; 0x07
    4bd4:	00 97       	sbiw	r24, 0x00	; 0
    4bd6:	41 f1       	breq	.+80     	; 0x4c28 <USART_u8SendStringSynch+0x7a>
    4bd8:	1c c0       	rjmp	.+56     	; 0x4c12 <USART_u8SendStringSynch+0x64>
	{
		while (Copy_pchString[Local_u32Index] != '\0')
		{
			Local_u8ErrorState = USART_u8SendData(Copy_pchString[Local_u32Index]) ;
    4bda:	29 81       	ldd	r18, Y+1	; 0x01
    4bdc:	3a 81       	ldd	r19, Y+2	; 0x02
    4bde:	8e 81       	ldd	r24, Y+6	; 0x06
    4be0:	9f 81       	ldd	r25, Y+7	; 0x07
    4be2:	fc 01       	movw	r30, r24
    4be4:	e2 0f       	add	r30, r18
    4be6:	f3 1f       	adc	r31, r19
    4be8:	80 81       	ld	r24, Z
    4bea:	0e 94 0e 25 	call	0x4a1c	; 0x4a1c <USART_u8SendData>
    4bee:	8d 83       	std	Y+5, r24	; 0x05
			Local_u32Index++ ;
    4bf0:	89 81       	ldd	r24, Y+1	; 0x01
    4bf2:	9a 81       	ldd	r25, Y+2	; 0x02
    4bf4:	ab 81       	ldd	r26, Y+3	; 0x03
    4bf6:	bc 81       	ldd	r27, Y+4	; 0x04
    4bf8:	01 96       	adiw	r24, 0x01	; 1
    4bfa:	a1 1d       	adc	r26, r1
    4bfc:	b1 1d       	adc	r27, r1
    4bfe:	89 83       	std	Y+1, r24	; 0x01
    4c00:	9a 83       	std	Y+2, r25	; 0x02
    4c02:	ab 83       	std	Y+3, r26	; 0x03
    4c04:	bc 83       	std	Y+4, r27	; 0x04
			if (Local_u8ErrorState != OK)
    4c06:	8d 81       	ldd	r24, Y+5	; 0x05
    4c08:	88 23       	and	r24, r24
    4c0a:	19 f0       	breq	.+6      	; 0x4c12 <USART_u8SendStringSynch+0x64>
			{
				return Local_u8ErrorState ;
    4c0c:	8d 81       	ldd	r24, Y+5	; 0x05
    4c0e:	88 87       	std	Y+8, r24	; 0x08
    4c10:	0f c0       	rjmp	.+30     	; 0x4c30 <USART_u8SendStringSynch+0x82>

	u32 Local_u32Index = 0 ;

	if (Copy_pchString != NULL)
	{
		while (Copy_pchString[Local_u32Index] != '\0')
    4c12:	29 81       	ldd	r18, Y+1	; 0x01
    4c14:	3a 81       	ldd	r19, Y+2	; 0x02
    4c16:	8e 81       	ldd	r24, Y+6	; 0x06
    4c18:	9f 81       	ldd	r25, Y+7	; 0x07
    4c1a:	fc 01       	movw	r30, r24
    4c1c:	e2 0f       	add	r30, r18
    4c1e:	f3 1f       	adc	r31, r19
    4c20:	80 81       	ld	r24, Z
    4c22:	88 23       	and	r24, r24
    4c24:	d1 f6       	brne	.-76     	; 0x4bda <USART_u8SendStringSynch+0x2c>
    4c26:	02 c0       	rjmp	.+4      	; 0x4c2c <USART_u8SendStringSynch+0x7e>
			}
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER ;
    4c28:	82 e0       	ldi	r24, 0x02	; 2
    4c2a:	8d 83       	std	Y+5, r24	; 0x05
	}

	return Local_u8ErrorState ;
    4c2c:	8d 81       	ldd	r24, Y+5	; 0x05
    4c2e:	88 87       	std	Y+8, r24	; 0x08
    4c30:	88 85       	ldd	r24, Y+8	; 0x08
}
    4c32:	28 96       	adiw	r28, 0x08	; 8
    4c34:	0f b6       	in	r0, 0x3f	; 63
    4c36:	f8 94       	cli
    4c38:	de bf       	out	0x3e, r29	; 62
    4c3a:	0f be       	out	0x3f, r0	; 63
    4c3c:	cd bf       	out	0x3d, r28	; 61
    4c3e:	cf 91       	pop	r28
    4c40:	df 91       	pop	r29
    4c42:	08 95       	ret

00004c44 <USART_u8SendStringAsynch>:


//-------------------------------------------------------------------------------------------------------------------------------

u8   USART_u8SendStringAsynch (const char * Copy_pchString , void (* NotificationFunc)(void))
{
    4c44:	df 93       	push	r29
    4c46:	cf 93       	push	r28
    4c48:	00 d0       	rcall	.+0      	; 0x4c4a <USART_u8SendStringAsynch+0x6>
    4c4a:	00 d0       	rcall	.+0      	; 0x4c4c <USART_u8SendStringAsynch+0x8>
    4c4c:	0f 92       	push	r0
    4c4e:	cd b7       	in	r28, 0x3d	; 61
    4c50:	de b7       	in	r29, 0x3e	; 62
    4c52:	9b 83       	std	Y+3, r25	; 0x03
    4c54:	8a 83       	std	Y+2, r24	; 0x02
    4c56:	7d 83       	std	Y+5, r23	; 0x05
    4c58:	6c 83       	std	Y+4, r22	; 0x04
	u8 Local_u8ErrorState = OK ;
    4c5a:	19 82       	std	Y+1, r1	; 0x01

	if (USART_u8State == IDLE)
    4c5c:	80 91 ca 01 	lds	r24, 0x01CA
    4c60:	88 23       	and	r24, r24
    4c62:	99 f5       	brne	.+102    	; 0x4cca <USART_u8SendStringAsynch+0x86>
	{
		if ((Copy_pchString != NULL) && (NotificationFunc != NULL))
    4c64:	8a 81       	ldd	r24, Y+2	; 0x02
    4c66:	9b 81       	ldd	r25, Y+3	; 0x03
    4c68:	00 97       	sbiw	r24, 0x00	; 0
    4c6a:	61 f1       	breq	.+88     	; 0x4cc4 <USART_u8SendStringAsynch+0x80>
    4c6c:	8c 81       	ldd	r24, Y+4	; 0x04
    4c6e:	9d 81       	ldd	r25, Y+5	; 0x05
    4c70:	00 97       	sbiw	r24, 0x00	; 0
    4c72:	41 f1       	breq	.+80     	; 0x4cc4 <USART_u8SendStringAsynch+0x80>
		{
			/*USART is now Busy*/
			USART_u8State = BUSY ;
    4c74:	81 e0       	ldi	r24, 0x01	; 1
    4c76:	80 93 ca 01 	sts	0x01CA, r24

			/*Assign the USART data globally*/
			USART_pu8SendData = Copy_pchString ;
    4c7a:	8a 81       	ldd	r24, Y+2	; 0x02
    4c7c:	9b 81       	ldd	r25, Y+3	; 0x03
    4c7e:	90 93 c5 01 	sts	0x01C5, r25
    4c82:	80 93 c4 01 	sts	0x01C4, r24
			USART_pvNotificationFunc = NotificationFunc ;
    4c86:	8c 81       	ldd	r24, Y+4	; 0x04
    4c88:	9d 81       	ldd	r25, Y+5	; 0x05
    4c8a:	90 93 c9 01 	sts	0x01C9, r25
    4c8e:	80 93 c8 01 	sts	0x01C8, r24

			/*Set Index to first element*/
			USART_u8Index = 0 ;
    4c92:	10 92 cc 01 	sts	0x01CC, r1

			/*Send first Data */
			UDR = USART_pu8SendData[USART_u8Index] ;
    4c96:	ac e2       	ldi	r26, 0x2C	; 44
    4c98:	b0 e0       	ldi	r27, 0x00	; 0
    4c9a:	20 91 c4 01 	lds	r18, 0x01C4
    4c9e:	30 91 c5 01 	lds	r19, 0x01C5
    4ca2:	80 91 cc 01 	lds	r24, 0x01CC
    4ca6:	88 2f       	mov	r24, r24
    4ca8:	90 e0       	ldi	r25, 0x00	; 0
    4caa:	f9 01       	movw	r30, r18
    4cac:	e8 0f       	add	r30, r24
    4cae:	f9 1f       	adc	r31, r25
    4cb0:	80 81       	ld	r24, Z
    4cb2:	8c 93       	st	X, r24

			/*USART Transmit Interrupt Enable*/
			SET_BIT(UCSRB , UCSRB_TXCIE) ;
    4cb4:	aa e2       	ldi	r26, 0x2A	; 42
    4cb6:	b0 e0       	ldi	r27, 0x00	; 0
    4cb8:	ea e2       	ldi	r30, 0x2A	; 42
    4cba:	f0 e0       	ldi	r31, 0x00	; 0
    4cbc:	80 81       	ld	r24, Z
    4cbe:	80 64       	ori	r24, 0x40	; 64
    4cc0:	8c 93       	st	X, r24
    4cc2:	05 c0       	rjmp	.+10     	; 0x4cce <USART_u8SendStringAsynch+0x8a>
		}
		else
		{
			Local_u8ErrorState = NULL_POINTER ;
    4cc4:	82 e0       	ldi	r24, 0x02	; 2
    4cc6:	89 83       	std	Y+1, r24	; 0x01
    4cc8:	02 c0       	rjmp	.+4      	; 0x4cce <USART_u8SendStringAsynch+0x8a>
		}
	}
	else
	{
		Local_u8ErrorState = BUSY_STATE ;
    4cca:	83 e0       	ldi	r24, 0x03	; 3
    4ccc:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    4cce:	89 81       	ldd	r24, Y+1	; 0x01
}
    4cd0:	0f 90       	pop	r0
    4cd2:	0f 90       	pop	r0
    4cd4:	0f 90       	pop	r0
    4cd6:	0f 90       	pop	r0
    4cd8:	0f 90       	pop	r0
    4cda:	cf 91       	pop	r28
    4cdc:	df 91       	pop	r29
    4cde:	08 95       	ret

00004ce0 <USART_u8ReceiveBufferSynch>:


//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8ReceiveBufferSynch (u8 * Copy_pchString , u32 Copy_u32BufferSize)
{
    4ce0:	df 93       	push	r29
    4ce2:	cf 93       	push	r28
    4ce4:	cd b7       	in	r28, 0x3d	; 61
    4ce6:	de b7       	in	r29, 0x3e	; 62
    4ce8:	2c 97       	sbiw	r28, 0x0c	; 12
    4cea:	0f b6       	in	r0, 0x3f	; 63
    4cec:	f8 94       	cli
    4cee:	de bf       	out	0x3e, r29	; 62
    4cf0:	0f be       	out	0x3f, r0	; 63
    4cf2:	cd bf       	out	0x3d, r28	; 61
    4cf4:	9f 83       	std	Y+7, r25	; 0x07
    4cf6:	8e 83       	std	Y+6, r24	; 0x06
    4cf8:	48 87       	std	Y+8, r20	; 0x08
    4cfa:	59 87       	std	Y+9, r21	; 0x09
    4cfc:	6a 87       	std	Y+10, r22	; 0x0a
    4cfe:	7b 87       	std	Y+11, r23	; 0x0b
	u8 Local_u8ErrorState = OK ;
    4d00:	1d 82       	std	Y+5, r1	; 0x05

	u32 Local_u32Index = 0 ;
    4d02:	19 82       	std	Y+1, r1	; 0x01
    4d04:	1a 82       	std	Y+2, r1	; 0x02
    4d06:	1b 82       	std	Y+3, r1	; 0x03
    4d08:	1c 82       	std	Y+4, r1	; 0x04

	if (Copy_pchString != NULL)
    4d0a:	8e 81       	ldd	r24, Y+6	; 0x06
    4d0c:	9f 81       	ldd	r25, Y+7	; 0x07
    4d0e:	00 97       	sbiw	r24, 0x00	; 0
    4d10:	49 f1       	breq	.+82     	; 0x4d64 <USART_u8ReceiveBufferSynch+0x84>
    4d12:	1a c0       	rjmp	.+52     	; 0x4d48 <USART_u8ReceiveBufferSynch+0x68>
	{
		while (Local_u32Index < Copy_u32BufferSize)
		{
			Local_u8ErrorState = USART_u8RecevieData(&Copy_pchString[Local_u32Index]) ;
    4d14:	29 81       	ldd	r18, Y+1	; 0x01
    4d16:	3a 81       	ldd	r19, Y+2	; 0x02
    4d18:	8e 81       	ldd	r24, Y+6	; 0x06
    4d1a:	9f 81       	ldd	r25, Y+7	; 0x07
    4d1c:	82 0f       	add	r24, r18
    4d1e:	93 1f       	adc	r25, r19
    4d20:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <USART_u8RecevieData>
    4d24:	8d 83       	std	Y+5, r24	; 0x05
			Local_u32Index++ ;
    4d26:	89 81       	ldd	r24, Y+1	; 0x01
    4d28:	9a 81       	ldd	r25, Y+2	; 0x02
    4d2a:	ab 81       	ldd	r26, Y+3	; 0x03
    4d2c:	bc 81       	ldd	r27, Y+4	; 0x04
    4d2e:	01 96       	adiw	r24, 0x01	; 1
    4d30:	a1 1d       	adc	r26, r1
    4d32:	b1 1d       	adc	r27, r1
    4d34:	89 83       	std	Y+1, r24	; 0x01
    4d36:	9a 83       	std	Y+2, r25	; 0x02
    4d38:	ab 83       	std	Y+3, r26	; 0x03
    4d3a:	bc 83       	std	Y+4, r27	; 0x04

			if (Local_u8ErrorState != OK)
    4d3c:	8d 81       	ldd	r24, Y+5	; 0x05
    4d3e:	88 23       	and	r24, r24
    4d40:	19 f0       	breq	.+6      	; 0x4d48 <USART_u8ReceiveBufferSynch+0x68>
			{
				return Local_u8ErrorState ;
    4d42:	8d 81       	ldd	r24, Y+5	; 0x05
    4d44:	8c 87       	std	Y+12, r24	; 0x0c
    4d46:	12 c0       	rjmp	.+36     	; 0x4d6c <USART_u8ReceiveBufferSynch+0x8c>

	u32 Local_u32Index = 0 ;

	if (Copy_pchString != NULL)
	{
		while (Local_u32Index < Copy_u32BufferSize)
    4d48:	29 81       	ldd	r18, Y+1	; 0x01
    4d4a:	3a 81       	ldd	r19, Y+2	; 0x02
    4d4c:	4b 81       	ldd	r20, Y+3	; 0x03
    4d4e:	5c 81       	ldd	r21, Y+4	; 0x04
    4d50:	88 85       	ldd	r24, Y+8	; 0x08
    4d52:	99 85       	ldd	r25, Y+9	; 0x09
    4d54:	aa 85       	ldd	r26, Y+10	; 0x0a
    4d56:	bb 85       	ldd	r27, Y+11	; 0x0b
    4d58:	28 17       	cp	r18, r24
    4d5a:	39 07       	cpc	r19, r25
    4d5c:	4a 07       	cpc	r20, r26
    4d5e:	5b 07       	cpc	r21, r27
    4d60:	c8 f2       	brcs	.-78     	; 0x4d14 <USART_u8ReceiveBufferSynch+0x34>
    4d62:	02 c0       	rjmp	.+4      	; 0x4d68 <USART_u8ReceiveBufferSynch+0x88>
			}
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER ;
    4d64:	82 e0       	ldi	r24, 0x02	; 2
    4d66:	8d 83       	std	Y+5, r24	; 0x05
	}

	return Local_u8ErrorState ;
    4d68:	8d 81       	ldd	r24, Y+5	; 0x05
    4d6a:	8c 87       	std	Y+12, r24	; 0x0c
    4d6c:	8c 85       	ldd	r24, Y+12	; 0x0c
}
    4d6e:	2c 96       	adiw	r28, 0x0c	; 12
    4d70:	0f b6       	in	r0, 0x3f	; 63
    4d72:	f8 94       	cli
    4d74:	de bf       	out	0x3e, r29	; 62
    4d76:	0f be       	out	0x3f, r0	; 63
    4d78:	cd bf       	out	0x3d, r28	; 61
    4d7a:	cf 91       	pop	r28
    4d7c:	df 91       	pop	r29
    4d7e:	08 95       	ret

00004d80 <USART_u8ReceiveBufferAsynch>:


//-------------------------------------------------------------------------------------------------------------------------------

u8 USART_u8ReceiveBufferAsynch (u8 * Copy_pchString , u32 Copy_u32BufferSize , void (* NotificationFunc)(void))
{
    4d80:	df 93       	push	r29
    4d82:	cf 93       	push	r28
    4d84:	cd b7       	in	r28, 0x3d	; 61
    4d86:	de b7       	in	r29, 0x3e	; 62
    4d88:	29 97       	sbiw	r28, 0x09	; 9
    4d8a:	0f b6       	in	r0, 0x3f	; 63
    4d8c:	f8 94       	cli
    4d8e:	de bf       	out	0x3e, r29	; 62
    4d90:	0f be       	out	0x3f, r0	; 63
    4d92:	cd bf       	out	0x3d, r28	; 61
    4d94:	9b 83       	std	Y+3, r25	; 0x03
    4d96:	8a 83       	std	Y+2, r24	; 0x02
    4d98:	4c 83       	std	Y+4, r20	; 0x04
    4d9a:	5d 83       	std	Y+5, r21	; 0x05
    4d9c:	6e 83       	std	Y+6, r22	; 0x06
    4d9e:	7f 83       	std	Y+7, r23	; 0x07
    4da0:	39 87       	std	Y+9, r19	; 0x09
    4da2:	28 87       	std	Y+8, r18	; 0x08
	u8 Local_u8ErrorState = OK ;
    4da4:	19 82       	std	Y+1, r1	; 0x01

	if (USART_u8State == IDLE)
    4da6:	80 91 ca 01 	lds	r24, 0x01CA
    4daa:	88 23       	and	r24, r24
    4dac:	21 f5       	brne	.+72     	; 0x4df6 <USART_u8ReceiveBufferAsynch+0x76>
	{
		if ((Copy_pchString != NULL) && (NotificationFunc != NULL))
    4dae:	8a 81       	ldd	r24, Y+2	; 0x02
    4db0:	9b 81       	ldd	r25, Y+3	; 0x03
    4db2:	00 97       	sbiw	r24, 0x00	; 0
    4db4:	e9 f0       	breq	.+58     	; 0x4df0 <USART_u8ReceiveBufferAsynch+0x70>
    4db6:	88 85       	ldd	r24, Y+8	; 0x08
    4db8:	99 85       	ldd	r25, Y+9	; 0x09
    4dba:	00 97       	sbiw	r24, 0x00	; 0
    4dbc:	c9 f0       	breq	.+50     	; 0x4df0 <USART_u8ReceiveBufferAsynch+0x70>
		{
			/*USART is now Busy*/
			USART_u8State = BUSY ;
    4dbe:	81 e0       	ldi	r24, 0x01	; 1
    4dc0:	80 93 ca 01 	sts	0x01CA, r24

			/*Assign the USART data globally*/
			USART_pu8ReceiveData = Copy_pchString ;
    4dc4:	8a 81       	ldd	r24, Y+2	; 0x02
    4dc6:	9b 81       	ldd	r25, Y+3	; 0x03
    4dc8:	90 93 c7 01 	sts	0x01C7, r25
    4dcc:	80 93 c6 01 	sts	0x01C6, r24
			USART_pvNotificationFunc = NotificationFunc ;
    4dd0:	88 85       	ldd	r24, Y+8	; 0x08
    4dd2:	99 85       	ldd	r25, Y+9	; 0x09
    4dd4:	90 93 c9 01 	sts	0x01C9, r25
    4dd8:	80 93 c8 01 	sts	0x01C8, r24

			/*Set Index to first element*/
			USART_u8Index = 0 ;
    4ddc:	10 92 cc 01 	sts	0x01CC, r1

			/*USART Transmit Interrupt Enable*/
			SET_BIT(UCSRB , UCSRB_RXCIE) ;
    4de0:	aa e2       	ldi	r26, 0x2A	; 42
    4de2:	b0 e0       	ldi	r27, 0x00	; 0
    4de4:	ea e2       	ldi	r30, 0x2A	; 42
    4de6:	f0 e0       	ldi	r31, 0x00	; 0
    4de8:	80 81       	ld	r24, Z
    4dea:	80 68       	ori	r24, 0x80	; 128
    4dec:	8c 93       	st	X, r24
    4dee:	05 c0       	rjmp	.+10     	; 0x4dfa <USART_u8ReceiveBufferAsynch+0x7a>
		}
		else
		{
			Local_u8ErrorState = NULL_POINTER ;
    4df0:	82 e0       	ldi	r24, 0x02	; 2
    4df2:	89 83       	std	Y+1, r24	; 0x01
    4df4:	02 c0       	rjmp	.+4      	; 0x4dfa <USART_u8ReceiveBufferAsynch+0x7a>
		}
	}
	else
	{
		Local_u8ErrorState = BUSY_STATE ;
    4df6:	83 e0       	ldi	r24, 0x03	; 3
    4df8:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState ;
    4dfa:	89 81       	ldd	r24, Y+1	; 0x01
}
    4dfc:	29 96       	adiw	r28, 0x09	; 9
    4dfe:	0f b6       	in	r0, 0x3f	; 63
    4e00:	f8 94       	cli
    4e02:	de bf       	out	0x3e, r29	; 62
    4e04:	0f be       	out	0x3f, r0	; 63
    4e06:	cd bf       	out	0x3d, r28	; 61
    4e08:	cf 91       	pop	r28
    4e0a:	df 91       	pop	r29
    4e0c:	08 95       	ret

00004e0e <__vector_13>:

//-------------------------------------------------------------------------------------------------------------------------------

void __vector_13 (void)		__attribute__ ((signal)) ;
void __vector_13 (void)
{
    4e0e:	1f 92       	push	r1
    4e10:	0f 92       	push	r0
    4e12:	0f b6       	in	r0, 0x3f	; 63
    4e14:	0f 92       	push	r0
    4e16:	11 24       	eor	r1, r1
    4e18:	2f 93       	push	r18
    4e1a:	3f 93       	push	r19
    4e1c:	4f 93       	push	r20
    4e1e:	5f 93       	push	r21
    4e20:	6f 93       	push	r22
    4e22:	7f 93       	push	r23
    4e24:	8f 93       	push	r24
    4e26:	9f 93       	push	r25
    4e28:	af 93       	push	r26
    4e2a:	bf 93       	push	r27
    4e2c:	ef 93       	push	r30
    4e2e:	ff 93       	push	r31
    4e30:	df 93       	push	r29
    4e32:	cf 93       	push	r28
    4e34:	cd b7       	in	r28, 0x3d	; 61
    4e36:	de b7       	in	r29, 0x3e	; 62
	/*Increment Data index of the buffer*/
	USART_u8Index++ ;
    4e38:	80 91 cc 01 	lds	r24, 0x01CC
    4e3c:	8f 5f       	subi	r24, 0xFF	; 255
    4e3e:	80 93 cc 01 	sts	0x01CC, r24

	if (USART_u8Index == USART_u8BufferSize)
    4e42:	90 91 cc 01 	lds	r25, 0x01CC
    4e46:	80 91 cb 01 	lds	r24, 0x01CB
    4e4a:	98 17       	cp	r25, r24
    4e4c:	79 f4       	brne	.+30     	; 0x4e6c <__vector_13+0x5e>
	{
		/*Send Data Complete*/

		/*USART is now IDLE*/
		USART_u8State = IDLE ;
    4e4e:	10 92 ca 01 	sts	0x01CA, r1

		/*Call Notification Function*/
		USART_pvNotificationFunc() ;
    4e52:	e0 91 c8 01 	lds	r30, 0x01C8
    4e56:	f0 91 c9 01 	lds	r31, 0x01C9
    4e5a:	09 95       	icall

		/*USART Transmit Interrupt Enable*/
		CLR_BIT(UCSRB , UCSRB_RXCIE) ;
    4e5c:	aa e2       	ldi	r26, 0x2A	; 42
    4e5e:	b0 e0       	ldi	r27, 0x00	; 0
    4e60:	ea e2       	ldi	r30, 0x2A	; 42
    4e62:	f0 e0       	ldi	r31, 0x00	; 0
    4e64:	80 81       	ld	r24, Z
    4e66:	8f 77       	andi	r24, 0x7F	; 127
    4e68:	8c 93       	st	X, r24
    4e6a:	0f c0       	rjmp	.+30     	; 0x4e8a <__vector_13+0x7c>
	else
	{
		/*Send Data not Complete*/

		/*Send next Data*/
		UDR = USART_pu8SendData[USART_u8Index] ;
    4e6c:	ac e2       	ldi	r26, 0x2C	; 44
    4e6e:	b0 e0       	ldi	r27, 0x00	; 0
    4e70:	20 91 c4 01 	lds	r18, 0x01C4
    4e74:	30 91 c5 01 	lds	r19, 0x01C5
    4e78:	80 91 cc 01 	lds	r24, 0x01CC
    4e7c:	88 2f       	mov	r24, r24
    4e7e:	90 e0       	ldi	r25, 0x00	; 0
    4e80:	f9 01       	movw	r30, r18
    4e82:	e8 0f       	add	r30, r24
    4e84:	f9 1f       	adc	r31, r25
    4e86:	80 81       	ld	r24, Z
    4e88:	8c 93       	st	X, r24
	}
}
    4e8a:	cf 91       	pop	r28
    4e8c:	df 91       	pop	r29
    4e8e:	ff 91       	pop	r31
    4e90:	ef 91       	pop	r30
    4e92:	bf 91       	pop	r27
    4e94:	af 91       	pop	r26
    4e96:	9f 91       	pop	r25
    4e98:	8f 91       	pop	r24
    4e9a:	7f 91       	pop	r23
    4e9c:	6f 91       	pop	r22
    4e9e:	5f 91       	pop	r21
    4ea0:	4f 91       	pop	r20
    4ea2:	3f 91       	pop	r19
    4ea4:	2f 91       	pop	r18
    4ea6:	0f 90       	pop	r0
    4ea8:	0f be       	out	0x3f, r0	; 63
    4eaa:	0f 90       	pop	r0
    4eac:	1f 90       	pop	r1
    4eae:	18 95       	reti

00004eb0 <__vector_15>:

void __vector_15 (void)		__attribute__ ((signal)) ;
void __vector_15 (void)
{
    4eb0:	1f 92       	push	r1
    4eb2:	0f 92       	push	r0
    4eb4:	0f b6       	in	r0, 0x3f	; 63
    4eb6:	0f 92       	push	r0
    4eb8:	11 24       	eor	r1, r1
    4eba:	2f 93       	push	r18
    4ebc:	3f 93       	push	r19
    4ebe:	4f 93       	push	r20
    4ec0:	5f 93       	push	r21
    4ec2:	6f 93       	push	r22
    4ec4:	7f 93       	push	r23
    4ec6:	8f 93       	push	r24
    4ec8:	9f 93       	push	r25
    4eca:	af 93       	push	r26
    4ecc:	bf 93       	push	r27
    4ece:	ef 93       	push	r30
    4ed0:	ff 93       	push	r31
    4ed2:	df 93       	push	r29
    4ed4:	cf 93       	push	r28
    4ed6:	cd b7       	in	r28, 0x3d	; 61
    4ed8:	de b7       	in	r29, 0x3e	; 62
	/*Receive next Data*/
	USART_pu8ReceiveData[USART_u8Index] = UDR ;
    4eda:	20 91 c6 01 	lds	r18, 0x01C6
    4ede:	30 91 c7 01 	lds	r19, 0x01C7
    4ee2:	80 91 cc 01 	lds	r24, 0x01CC
    4ee6:	88 2f       	mov	r24, r24
    4ee8:	90 e0       	ldi	r25, 0x00	; 0
    4eea:	d9 01       	movw	r26, r18
    4eec:	a8 0f       	add	r26, r24
    4eee:	b9 1f       	adc	r27, r25
    4ef0:	ec e2       	ldi	r30, 0x2C	; 44
    4ef2:	f0 e0       	ldi	r31, 0x00	; 0
    4ef4:	80 81       	ld	r24, Z
    4ef6:	8c 93       	st	X, r24

	/*Increment Data index of the buffer*/
	USART_u8Index++ ;
    4ef8:	80 91 cc 01 	lds	r24, 0x01CC
    4efc:	8f 5f       	subi	r24, 0xFF	; 255
    4efe:	80 93 cc 01 	sts	0x01CC, r24

	if (USART_pu8ReceiveData[USART_u8Index] == USART_u8BufferSize)
    4f02:	20 91 c6 01 	lds	r18, 0x01C6
    4f06:	30 91 c7 01 	lds	r19, 0x01C7
    4f0a:	80 91 cc 01 	lds	r24, 0x01CC
    4f0e:	88 2f       	mov	r24, r24
    4f10:	90 e0       	ldi	r25, 0x00	; 0
    4f12:	f9 01       	movw	r30, r18
    4f14:	e8 0f       	add	r30, r24
    4f16:	f9 1f       	adc	r31, r25
    4f18:	90 81       	ld	r25, Z
    4f1a:	80 91 cb 01 	lds	r24, 0x01CB
    4f1e:	98 17       	cp	r25, r24
    4f20:	71 f4       	brne	.+28     	; 0x4f3e <__vector_15+0x8e>
	{
		/*Receive Data Complete*/

		/*USART is now IDLE*/
		USART_u8State = IDLE ;
    4f22:	10 92 ca 01 	sts	0x01CA, r1

		/*Call Notification Function*/
		USART_pvNotificationFunc() ;
    4f26:	e0 91 c8 01 	lds	r30, 0x01C8
    4f2a:	f0 91 c9 01 	lds	r31, 0x01C9
    4f2e:	09 95       	icall

		/*USART Receive Interrupt Enable*/
		CLR_BIT(UCSRB , UCSRB_TXCIE) ;
    4f30:	aa e2       	ldi	r26, 0x2A	; 42
    4f32:	b0 e0       	ldi	r27, 0x00	; 0
    4f34:	ea e2       	ldi	r30, 0x2A	; 42
    4f36:	f0 e0       	ldi	r31, 0x00	; 0
    4f38:	80 81       	ld	r24, Z
    4f3a:	8f 7b       	andi	r24, 0xBF	; 191
    4f3c:	8c 93       	st	X, r24
	}
	else
	{
		/*Do Noting*/
	}
}
    4f3e:	cf 91       	pop	r28
    4f40:	df 91       	pop	r29
    4f42:	ff 91       	pop	r31
    4f44:	ef 91       	pop	r30
    4f46:	bf 91       	pop	r27
    4f48:	af 91       	pop	r26
    4f4a:	9f 91       	pop	r25
    4f4c:	8f 91       	pop	r24
    4f4e:	7f 91       	pop	r23
    4f50:	6f 91       	pop	r22
    4f52:	5f 91       	pop	r21
    4f54:	4f 91       	pop	r20
    4f56:	3f 91       	pop	r19
    4f58:	2f 91       	pop	r18
    4f5a:	0f 90       	pop	r0
    4f5c:	0f be       	out	0x3f, r0	; 63
    4f5e:	0f 90       	pop	r0
    4f60:	1f 90       	pop	r1
    4f62:	18 95       	reti

00004f64 <main>:
#include <util/delay.h>

u8 g_Data = 0;

int main(void)
{
    4f64:	df 93       	push	r29
    4f66:	cf 93       	push	r28
    4f68:	cd b7       	in	r28, 0x3d	; 61
    4f6a:	de b7       	in	r29, 0x3e	; 62
    4f6c:	2e 97       	sbiw	r28, 0x0e	; 14
    4f6e:	0f b6       	in	r0, 0x3f	; 63
    4f70:	f8 94       	cli
    4f72:	de bf       	out	0x3e, r29	; 62
    4f74:	0f be       	out	0x3f, r0	; 63
    4f76:	cd bf       	out	0x3d, r28	; 61

	/* Initialization of LCD & KPD  */
	CLCD_voidInit();
    4f78:	0e 94 07 13 	call	0x260e	; 0x260e <CLCD_voidInit>
	USART_voidInit();
    4f7c:	0e 94 a1 24 	call	0x4942	; 0x4942 <USART_voidInit>

	USART_u8SendStringSynch((u8 *)"Mahmoud Karem");
    4f80:	80 e6       	ldi	r24, 0x60	; 96
    4f82:	90 e0       	ldi	r25, 0x00	; 0
    4f84:	0e 94 d7 25 	call	0x4bae	; 0x4bae <USART_u8SendStringSynch>
	CLCD_voidSendString((u8 *)"LCD --> Ready");
    4f88:	8e e6       	ldi	r24, 0x6E	; 110
    4f8a:	90 e0       	ldi	r25, 0x00	; 0
    4f8c:	0e 94 de 16 	call	0x2dbc	; 0x2dbc <CLCD_voidSendString>
    4f90:	80 e0       	ldi	r24, 0x00	; 0
    4f92:	90 e0       	ldi	r25, 0x00	; 0
    4f94:	aa e7       	ldi	r26, 0x7A	; 122
    4f96:	b4 e4       	ldi	r27, 0x44	; 68
    4f98:	8b 87       	std	Y+11, r24	; 0x0b
    4f9a:	9c 87       	std	Y+12, r25	; 0x0c
    4f9c:	ad 87       	std	Y+13, r26	; 0x0d
    4f9e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4fa0:	6b 85       	ldd	r22, Y+11	; 0x0b
    4fa2:	7c 85       	ldd	r23, Y+12	; 0x0c
    4fa4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4fa6:	9e 85       	ldd	r25, Y+14	; 0x0e
    4fa8:	20 e0       	ldi	r18, 0x00	; 0
    4faa:	30 e0       	ldi	r19, 0x00	; 0
    4fac:	4a ef       	ldi	r20, 0xFA	; 250
    4fae:	54 e4       	ldi	r21, 0x44	; 68
    4fb0:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    4fb4:	dc 01       	movw	r26, r24
    4fb6:	cb 01       	movw	r24, r22
    4fb8:	8f 83       	std	Y+7, r24	; 0x07
    4fba:	98 87       	std	Y+8, r25	; 0x08
    4fbc:	a9 87       	std	Y+9, r26	; 0x09
    4fbe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4fc0:	6f 81       	ldd	r22, Y+7	; 0x07
    4fc2:	78 85       	ldd	r23, Y+8	; 0x08
    4fc4:	89 85       	ldd	r24, Y+9	; 0x09
    4fc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    4fc8:	20 e0       	ldi	r18, 0x00	; 0
    4fca:	30 e0       	ldi	r19, 0x00	; 0
    4fcc:	40 e8       	ldi	r20, 0x80	; 128
    4fce:	5f e3       	ldi	r21, 0x3F	; 63
    4fd0:	0e 94 dd 10 	call	0x21ba	; 0x21ba <__ltsf2>
    4fd4:	88 23       	and	r24, r24
    4fd6:	2c f4       	brge	.+10     	; 0x4fe2 <main+0x7e>
		__ticks = 1;
    4fd8:	81 e0       	ldi	r24, 0x01	; 1
    4fda:	90 e0       	ldi	r25, 0x00	; 0
    4fdc:	9e 83       	std	Y+6, r25	; 0x06
    4fde:	8d 83       	std	Y+5, r24	; 0x05
    4fe0:	3f c0       	rjmp	.+126    	; 0x5060 <main+0xfc>
	else if (__tmp > 65535)
    4fe2:	6f 81       	ldd	r22, Y+7	; 0x07
    4fe4:	78 85       	ldd	r23, Y+8	; 0x08
    4fe6:	89 85       	ldd	r24, Y+9	; 0x09
    4fe8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4fea:	20 e0       	ldi	r18, 0x00	; 0
    4fec:	3f ef       	ldi	r19, 0xFF	; 255
    4fee:	4f e7       	ldi	r20, 0x7F	; 127
    4ff0:	57 e4       	ldi	r21, 0x47	; 71
    4ff2:	0e 94 7d 10 	call	0x20fa	; 0x20fa <__gtsf2>
    4ff6:	18 16       	cp	r1, r24
    4ff8:	4c f5       	brge	.+82     	; 0x504c <main+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4ffa:	6b 85       	ldd	r22, Y+11	; 0x0b
    4ffc:	7c 85       	ldd	r23, Y+12	; 0x0c
    4ffe:	8d 85       	ldd	r24, Y+13	; 0x0d
    5000:	9e 85       	ldd	r25, Y+14	; 0x0e
    5002:	20 e0       	ldi	r18, 0x00	; 0
    5004:	30 e0       	ldi	r19, 0x00	; 0
    5006:	40 e2       	ldi	r20, 0x20	; 32
    5008:	51 e4       	ldi	r21, 0x41	; 65
    500a:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <__mulsf3>
    500e:	dc 01       	movw	r26, r24
    5010:	cb 01       	movw	r24, r22
    5012:	bc 01       	movw	r22, r24
    5014:	cd 01       	movw	r24, r26
    5016:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    501a:	dc 01       	movw	r26, r24
    501c:	cb 01       	movw	r24, r22
    501e:	9e 83       	std	Y+6, r25	; 0x06
    5020:	8d 83       	std	Y+5, r24	; 0x05
    5022:	0f c0       	rjmp	.+30     	; 0x5042 <main+0xde>
    5024:	88 ec       	ldi	r24, 0xC8	; 200
    5026:	90 e0       	ldi	r25, 0x00	; 0
    5028:	9c 83       	std	Y+4, r25	; 0x04
    502a:	8b 83       	std	Y+3, r24	; 0x03
    502c:	8b 81       	ldd	r24, Y+3	; 0x03
    502e:	9c 81       	ldd	r25, Y+4	; 0x04
    5030:	01 97       	sbiw	r24, 0x01	; 1
    5032:	f1 f7       	brne	.-4      	; 0x5030 <main+0xcc>
    5034:	9c 83       	std	Y+4, r25	; 0x04
    5036:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5038:	8d 81       	ldd	r24, Y+5	; 0x05
    503a:	9e 81       	ldd	r25, Y+6	; 0x06
    503c:	01 97       	sbiw	r24, 0x01	; 1
    503e:	9e 83       	std	Y+6, r25	; 0x06
    5040:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5042:	8d 81       	ldd	r24, Y+5	; 0x05
    5044:	9e 81       	ldd	r25, Y+6	; 0x06
    5046:	00 97       	sbiw	r24, 0x00	; 0
    5048:	69 f7       	brne	.-38     	; 0x5024 <main+0xc0>
    504a:	14 c0       	rjmp	.+40     	; 0x5074 <main+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    504c:	6f 81       	ldd	r22, Y+7	; 0x07
    504e:	78 85       	ldd	r23, Y+8	; 0x08
    5050:	89 85       	ldd	r24, Y+9	; 0x09
    5052:	9a 85       	ldd	r25, Y+10	; 0x0a
    5054:	0e 94 c8 00 	call	0x190	; 0x190 <__fixunssfsi>
    5058:	dc 01       	movw	r26, r24
    505a:	cb 01       	movw	r24, r22
    505c:	9e 83       	std	Y+6, r25	; 0x06
    505e:	8d 83       	std	Y+5, r24	; 0x05
    5060:	8d 81       	ldd	r24, Y+5	; 0x05
    5062:	9e 81       	ldd	r25, Y+6	; 0x06
    5064:	9a 83       	std	Y+2, r25	; 0x02
    5066:	89 83       	std	Y+1, r24	; 0x01
    5068:	89 81       	ldd	r24, Y+1	; 0x01
    506a:	9a 81       	ldd	r25, Y+2	; 0x02
    506c:	01 97       	sbiw	r24, 0x01	; 1
    506e:	f1 f7       	brne	.-4      	; 0x506c <main+0x108>
    5070:	9a 83       	std	Y+2, r25	; 0x02
    5072:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1000);
	CLCD_voidClearScreen();
    5074:	0e 94 1a 1c 	call	0x3834	; 0x3834 <CLCD_voidClearScreen>


	while (1)
	{
		USART_u8RecevieData(&g_Data);
    5078:	8d ec       	ldi	r24, 0xCD	; 205
    507a:	91 e0       	ldi	r25, 0x01	; 1
    507c:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <USART_u8RecevieData>
		if (g_Data != 0)
    5080:	80 91 cd 01 	lds	r24, 0x01CD
    5084:	88 23       	and	r24, r24
    5086:	c1 f3       	breq	.-16     	; 0x5078 <main+0x114>
		{
			CLCD_voidSendData(g_Data);
    5088:	80 91 cd 01 	lds	r24, 0x01CD
    508c:	0e 94 9e 15 	call	0x2b3c	; 0x2b3c <CLCD_voidSendData>
			g_Data=0;
    5090:	10 92 cd 01 	sts	0x01CD, r1
    5094:	f1 cf       	rjmp	.-30     	; 0x5078 <main+0x114>

00005096 <__mulsi3>:
    5096:	62 9f       	mul	r22, r18
    5098:	d0 01       	movw	r26, r0
    509a:	73 9f       	mul	r23, r19
    509c:	f0 01       	movw	r30, r0
    509e:	82 9f       	mul	r24, r18
    50a0:	e0 0d       	add	r30, r0
    50a2:	f1 1d       	adc	r31, r1
    50a4:	64 9f       	mul	r22, r20
    50a6:	e0 0d       	add	r30, r0
    50a8:	f1 1d       	adc	r31, r1
    50aa:	92 9f       	mul	r25, r18
    50ac:	f0 0d       	add	r31, r0
    50ae:	83 9f       	mul	r24, r19
    50b0:	f0 0d       	add	r31, r0
    50b2:	74 9f       	mul	r23, r20
    50b4:	f0 0d       	add	r31, r0
    50b6:	65 9f       	mul	r22, r21
    50b8:	f0 0d       	add	r31, r0
    50ba:	99 27       	eor	r25, r25
    50bc:	72 9f       	mul	r23, r18
    50be:	b0 0d       	add	r27, r0
    50c0:	e1 1d       	adc	r30, r1
    50c2:	f9 1f       	adc	r31, r25
    50c4:	63 9f       	mul	r22, r19
    50c6:	b0 0d       	add	r27, r0
    50c8:	e1 1d       	adc	r30, r1
    50ca:	f9 1f       	adc	r31, r25
    50cc:	bd 01       	movw	r22, r26
    50ce:	cf 01       	movw	r24, r30
    50d0:	11 24       	eor	r1, r1
    50d2:	08 95       	ret

000050d4 <__udivmodsi4>:
    50d4:	a1 e2       	ldi	r26, 0x21	; 33
    50d6:	1a 2e       	mov	r1, r26
    50d8:	aa 1b       	sub	r26, r26
    50da:	bb 1b       	sub	r27, r27
    50dc:	fd 01       	movw	r30, r26
    50de:	0d c0       	rjmp	.+26     	; 0x50fa <__udivmodsi4_ep>

000050e0 <__udivmodsi4_loop>:
    50e0:	aa 1f       	adc	r26, r26
    50e2:	bb 1f       	adc	r27, r27
    50e4:	ee 1f       	adc	r30, r30
    50e6:	ff 1f       	adc	r31, r31
    50e8:	a2 17       	cp	r26, r18
    50ea:	b3 07       	cpc	r27, r19
    50ec:	e4 07       	cpc	r30, r20
    50ee:	f5 07       	cpc	r31, r21
    50f0:	20 f0       	brcs	.+8      	; 0x50fa <__udivmodsi4_ep>
    50f2:	a2 1b       	sub	r26, r18
    50f4:	b3 0b       	sbc	r27, r19
    50f6:	e4 0b       	sbc	r30, r20
    50f8:	f5 0b       	sbc	r31, r21

000050fa <__udivmodsi4_ep>:
    50fa:	66 1f       	adc	r22, r22
    50fc:	77 1f       	adc	r23, r23
    50fe:	88 1f       	adc	r24, r24
    5100:	99 1f       	adc	r25, r25
    5102:	1a 94       	dec	r1
    5104:	69 f7       	brne	.-38     	; 0x50e0 <__udivmodsi4_loop>
    5106:	60 95       	com	r22
    5108:	70 95       	com	r23
    510a:	80 95       	com	r24
    510c:	90 95       	com	r25
    510e:	9b 01       	movw	r18, r22
    5110:	ac 01       	movw	r20, r24
    5112:	bd 01       	movw	r22, r26
    5114:	cf 01       	movw	r24, r30
    5116:	08 95       	ret

00005118 <__prologue_saves__>:
    5118:	2f 92       	push	r2
    511a:	3f 92       	push	r3
    511c:	4f 92       	push	r4
    511e:	5f 92       	push	r5
    5120:	6f 92       	push	r6
    5122:	7f 92       	push	r7
    5124:	8f 92       	push	r8
    5126:	9f 92       	push	r9
    5128:	af 92       	push	r10
    512a:	bf 92       	push	r11
    512c:	cf 92       	push	r12
    512e:	df 92       	push	r13
    5130:	ef 92       	push	r14
    5132:	ff 92       	push	r15
    5134:	0f 93       	push	r16
    5136:	1f 93       	push	r17
    5138:	cf 93       	push	r28
    513a:	df 93       	push	r29
    513c:	cd b7       	in	r28, 0x3d	; 61
    513e:	de b7       	in	r29, 0x3e	; 62
    5140:	ca 1b       	sub	r28, r26
    5142:	db 0b       	sbc	r29, r27
    5144:	0f b6       	in	r0, 0x3f	; 63
    5146:	f8 94       	cli
    5148:	de bf       	out	0x3e, r29	; 62
    514a:	0f be       	out	0x3f, r0	; 63
    514c:	cd bf       	out	0x3d, r28	; 61
    514e:	09 94       	ijmp

00005150 <__epilogue_restores__>:
    5150:	2a 88       	ldd	r2, Y+18	; 0x12
    5152:	39 88       	ldd	r3, Y+17	; 0x11
    5154:	48 88       	ldd	r4, Y+16	; 0x10
    5156:	5f 84       	ldd	r5, Y+15	; 0x0f
    5158:	6e 84       	ldd	r6, Y+14	; 0x0e
    515a:	7d 84       	ldd	r7, Y+13	; 0x0d
    515c:	8c 84       	ldd	r8, Y+12	; 0x0c
    515e:	9b 84       	ldd	r9, Y+11	; 0x0b
    5160:	aa 84       	ldd	r10, Y+10	; 0x0a
    5162:	b9 84       	ldd	r11, Y+9	; 0x09
    5164:	c8 84       	ldd	r12, Y+8	; 0x08
    5166:	df 80       	ldd	r13, Y+7	; 0x07
    5168:	ee 80       	ldd	r14, Y+6	; 0x06
    516a:	fd 80       	ldd	r15, Y+5	; 0x05
    516c:	0c 81       	ldd	r16, Y+4	; 0x04
    516e:	1b 81       	ldd	r17, Y+3	; 0x03
    5170:	aa 81       	ldd	r26, Y+2	; 0x02
    5172:	b9 81       	ldd	r27, Y+1	; 0x01
    5174:	ce 0f       	add	r28, r30
    5176:	d1 1d       	adc	r29, r1
    5178:	0f b6       	in	r0, 0x3f	; 63
    517a:	f8 94       	cli
    517c:	de bf       	out	0x3e, r29	; 62
    517e:	0f be       	out	0x3f, r0	; 63
    5180:	cd bf       	out	0x3d, r28	; 61
    5182:	ed 01       	movw	r28, r26
    5184:	08 95       	ret

00005186 <_exit>:
    5186:	f8 94       	cli

00005188 <__stop_program>:
    5188:	ff cf       	rjmp	.-2      	; 0x5188 <__stop_program>
