* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 29 2020 11:31:48

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : DUT.uart_inst0.rx_clk_divider_1_13
T_15_2_wire_logic_cluster/lc_5/out
T_16_1_lc_trk_g3_5
T_16_1_wire_logic_cluster/lc_6/in_0

T_15_2_wire_logic_cluster/lc_5/out
T_16_2_lc_trk_g1_5
T_16_2_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_1
T_16_1_wire_logic_cluster/lc_5/out
T_15_1_lc_trk_g3_5
T_15_1_input_2_0
T_15_1_wire_logic_cluster/lc_0/in_2

T_16_1_wire_logic_cluster/lc_5/out
T_16_1_lc_trk_g1_5
T_16_1_input_2_6
T_16_1_wire_logic_cluster/lc_6/in_2

T_16_1_wire_logic_cluster/lc_5/out
T_16_1_lc_trk_g1_5
T_16_1_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_12
T_15_2_wire_logic_cluster/lc_4/cout
T_15_2_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_5_i_a2_12_4_5
T_16_1_wire_logic_cluster/lc_6/out
T_16_0_span4_vert_12
T_13_2_sp4_h_l_1
T_13_2_lc_trk_g1_4
T_13_2_wire_logic_cluster/lc_3/in_0

T_16_1_wire_logic_cluster/lc_6/out
T_16_0_span4_vert_28
T_16_3_lc_trk_g1_4
T_16_3_input_2_5
T_16_3_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_275
T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g1_3
T_13_2_wire_logic_cluster/lc_1/in_3

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g1_3
T_13_2_wire_logic_cluster/lc_5/in_3

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g1_3
T_13_2_input_2_2
T_13_2_wire_logic_cluster/lc_2/in_2

T_13_2_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g1_3
T_13_2_input_2_0
T_13_2_wire_logic_cluster/lc_0/in_2

T_13_2_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g3_3
T_14_3_wire_logic_cluster/lc_5/in_1

T_13_2_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g3_3
T_14_3_wire_logic_cluster/lc_7/in_3

T_13_2_wire_logic_cluster/lc_3/out
T_14_1_lc_trk_g2_3
T_14_1_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_RNIP8N2B_0Z0Z_0
T_13_2_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g2_1
T_14_3_input_2_1
T_14_3_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_3
T_14_3_wire_logic_cluster/lc_3/cout
T_14_3_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.N_4_i_1
T_15_4_wire_logic_cluster/lc_7/out
T_14_5_lc_trk_g0_7
T_14_5_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_4
T_14_3_wire_logic_cluster/lc_4/out
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_3/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g2_4
T_15_4_wire_logic_cluster/lc_3/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g2_4
T_15_4_input_2_6
T_15_4_wire_logic_cluster/lc_6/in_2

T_14_3_wire_logic_cluster/lc_4/out
T_15_3_lc_trk_g0_4
T_15_3_wire_logic_cluster/lc_7/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_14_4_lc_trk_g1_4
T_14_4_wire_logic_cluster/lc_5/in_0

T_14_3_wire_logic_cluster/lc_4/out
T_14_4_lc_trk_g1_4
T_14_4_wire_logic_cluster/lc_6/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g2_4
T_15_4_wire_logic_cluster/lc_5/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_14_3_lc_trk_g1_4
T_14_3_wire_logic_cluster/lc_6/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g2_4
T_13_3_wire_logic_cluster/lc_3/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g2_4
T_13_3_wire_logic_cluster/lc_1/in_3

T_14_3_wire_logic_cluster/lc_4/out
T_15_3_sp4_h_l_8
T_17_3_lc_trk_g3_5
T_17_3_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.G_11_i_a4_0_4
T_15_3_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g0_4
T_15_4_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.recv_state_RNO_2Z0Z_4_cascade_
T_15_3_wire_logic_cluster/lc_3/ltout
T_15_3_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_2
T_14_3_wire_logic_cluster/lc_2/cout
T_14_3_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_countdown_3_3
T_14_3_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g0_3
T_15_3_input_2_3
T_15_3_wire_logic_cluster/lc_3/in_2

T_14_3_wire_logic_cluster/lc_3/out
T_13_4_lc_trk_g0_3
T_13_4_wire_logic_cluster/lc_6/in_3

T_14_3_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g3_3
T_15_4_wire_logic_cluster/lc_3/in_1

T_14_3_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g3_3
T_15_4_wire_logic_cluster/lc_6/in_0

T_14_3_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g3_3
T_15_4_wire_logic_cluster/lc_4/in_0

T_14_3_wire_logic_cluster/lc_3/out
T_15_3_lc_trk_g0_3
T_15_3_input_2_7
T_15_3_wire_logic_cluster/lc_7/in_2

T_14_3_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g0_3
T_14_3_wire_logic_cluster/lc_6/in_1

T_14_3_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g3_3
T_15_4_wire_logic_cluster/lc_7/in_1

T_14_3_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_46
T_15_4_sp4_h_l_11
T_17_4_lc_trk_g3_6
T_17_4_wire_logic_cluster/lc_2/in_3

T_14_3_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g3_3
T_13_3_wire_logic_cluster/lc_3/in_1

T_14_3_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g3_3
T_13_3_wire_logic_cluster/lc_1/in_1

T_14_3_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_46
T_14_1_lc_trk_g2_6
T_14_1_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_bits_remaining_2_sqmuxa
T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/cen

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/cen

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/cen

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/cen

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/cen

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/cen

T_15_4_wire_logic_cluster/lc_0/out
T_15_1_sp4_v_t_40
T_16_5_sp4_h_l_11
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_3/cen

T_15_4_wire_logic_cluster/lc_0/out
T_16_1_sp4_v_t_41
T_17_5_sp4_h_l_10
T_16_5_lc_trk_g0_2
T_16_5_wire_logic_cluster/lc_0/cen

End 

Net : DUT.uart_inst0.recv_state_ns_0_i_0_0_o2_0_3
T_15_4_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g0_3
T_15_4_wire_logic_cluster/lc_0/in_3

T_15_4_wire_logic_cluster/lc_3/out
T_15_4_lc_trk_g0_3
T_15_4_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_15_3_0_
T_15_3_wire_logic_cluster/carry_in_mux/cout
T_15_3_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_16
T_15_3_wire_logic_cluster/lc_0/out
T_14_2_lc_trk_g3_0
T_14_2_wire_logic_cluster/lc_0/in_3

T_15_3_wire_logic_cluster/lc_0/out
T_16_3_lc_trk_g0_0
T_16_3_wire_logic_cluster/lc_5/in_1

T_15_3_wire_logic_cluster/lc_0/out
T_14_2_lc_trk_g3_0
T_14_2_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_5_i_a2_1_3
T_14_2_wire_logic_cluster/lc_0/out
T_13_2_lc_trk_g2_0
T_13_2_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_16
T_15_3_wire_logic_cluster/lc_0/cout
T_15_3_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_17
T_15_3_wire_logic_cluster/lc_1/out
T_14_2_lc_trk_g3_1
T_14_2_wire_logic_cluster/lc_5/in_3

T_15_3_wire_logic_cluster/lc_1/out
T_16_2_lc_trk_g3_1
T_16_2_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_5_i_a2_11_5
T_14_2_wire_logic_cluster/lc_5/out
T_13_2_lc_trk_g3_5
T_13_2_wire_logic_cluster/lc_3/in_3

T_14_2_wire_logic_cluster/lc_5/out
T_14_2_lc_trk_g2_5
T_14_2_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_4
T_14_3_wire_logic_cluster/lc_4/cout
T_14_3_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_5
T_14_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g0_5
T_15_3_wire_logic_cluster/lc_4/in_3

T_14_3_wire_logic_cluster/lc_5/out
T_14_4_lc_trk_g1_5
T_14_4_wire_logic_cluster/lc_6/in_0

T_14_3_wire_logic_cluster/lc_5/out
T_15_4_lc_trk_g3_5
T_15_4_wire_logic_cluster/lc_0/in_0

T_14_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_10
T_18_3_sp4_v_t_38
T_17_4_lc_trk_g2_6
T_17_4_wire_logic_cluster/lc_1/in_1

T_14_3_wire_logic_cluster/lc_5/out
T_14_4_lc_trk_g1_5
T_14_4_wire_logic_cluster/lc_5/in_3

T_14_3_wire_logic_cluster/lc_5/out
T_15_4_lc_trk_g3_5
T_15_4_wire_logic_cluster/lc_5/in_1

T_14_3_wire_logic_cluster/lc_5/out
T_13_3_lc_trk_g2_5
T_13_3_wire_logic_cluster/lc_3/in_0

T_14_3_wire_logic_cluster/lc_5/out
T_13_3_lc_trk_g2_5
T_13_3_wire_logic_cluster/lc_1/in_0

T_14_3_wire_logic_cluster/lc_5/out
T_13_3_sp4_h_l_2
T_16_0_span4_vert_26
T_16_2_lc_trk_g1_7
T_16_2_wire_logic_cluster/lc_1/in_3

T_14_3_wire_logic_cluster/lc_5/out
T_13_3_sp4_h_l_2
T_16_0_span4_vert_26
T_16_2_lc_trk_g0_7
T_16_2_wire_logic_cluster/lc_4/in_3

T_14_3_wire_logic_cluster/lc_5/out
T_15_4_lc_trk_g3_5
T_15_4_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ1Z_1
T_16_1_wire_logic_cluster/lc_7/out
T_15_1_lc_trk_g2_7
T_15_1_input_2_1
T_15_1_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_RNIP8N2B_1Z0Z_0
T_13_2_wire_logic_cluster/lc_5/out
T_14_3_lc_trk_g3_5
T_14_3_input_2_2
T_14_3_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.g0_8_1
T_13_4_wire_logic_cluster/lc_6/out
T_14_4_lc_trk_g0_6
T_14_4_input_2_6
T_14_4_wire_logic_cluster/lc_6/in_2

T_13_4_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g2_6
T_14_5_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_2
T_14_3_wire_logic_cluster/lc_2/out
T_13_4_lc_trk_g0_2
T_13_4_input_2_6
T_13_4_wire_logic_cluster/lc_6/in_2

T_14_3_wire_logic_cluster/lc_2/out
T_15_4_lc_trk_g3_2
T_15_4_input_2_3
T_15_4_wire_logic_cluster/lc_3/in_2

T_14_3_wire_logic_cluster/lc_2/out
T_15_4_lc_trk_g3_2
T_15_4_wire_logic_cluster/lc_4/in_1

T_14_3_wire_logic_cluster/lc_2/out
T_14_3_lc_trk_g0_2
T_14_3_wire_logic_cluster/lc_6/in_0

T_14_3_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g0_2
T_15_3_wire_logic_cluster/lc_5/in_3

T_14_3_wire_logic_cluster/lc_2/out
T_15_4_lc_trk_g3_2
T_15_4_input_2_7
T_15_4_wire_logic_cluster/lc_7/in_2

T_14_3_wire_logic_cluster/lc_2/out
T_14_0_span4_vert_44
T_15_4_sp4_h_l_9
T_17_4_lc_trk_g3_4
T_17_4_wire_logic_cluster/lc_2/in_1

T_14_3_wire_logic_cluster/lc_2/out
T_13_3_lc_trk_g3_2
T_13_3_input_2_3
T_13_3_wire_logic_cluster/lc_3/in_2

T_14_3_wire_logic_cluster/lc_2/out
T_13_3_lc_trk_g3_2
T_13_3_input_2_1
T_13_3_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_1
T_14_3_wire_logic_cluster/lc_1/cout
T_14_3_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_countdown_3_cry_3_0_c_RNIP8IZ0Z482
T_14_4_wire_logic_cluster/lc_6/out
T_12_4_sp4_h_l_9
T_15_0_span4_vert_38
T_14_4_lc_trk_g1_3
T_14_4_wire_logic_cluster/lc_1/cen

T_14_4_wire_logic_cluster/lc_6/out
T_12_4_sp4_h_l_9
T_15_0_span4_vert_38
T_14_4_lc_trk_g1_3
T_14_4_wire_logic_cluster/lc_1/cen

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_11
T_15_2_wire_logic_cluster/lc_3/cout
T_15_2_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_12
T_15_2_wire_logic_cluster/lc_4/out
T_16_1_lc_trk_g3_4
T_16_1_wire_logic_cluster/lc_0/in_1

T_15_2_wire_logic_cluster/lc_4/out
T_16_1_lc_trk_g3_4
T_16_1_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_5_i_a2_12_1_5
T_16_1_wire_logic_cluster/lc_0/out
T_16_0_span4_vert_16
T_13_2_sp4_h_l_10
T_13_2_lc_trk_g0_7
T_13_2_input_2_3
T_13_2_wire_logic_cluster/lc_3/in_2

T_16_1_wire_logic_cluster/lc_0/out
T_16_0_span4_vert_32
T_16_3_lc_trk_g1_0
T_16_3_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_2
T_16_2_wire_logic_cluster/lc_3/out
T_15_1_lc_trk_g3_3
T_15_1_input_2_2
T_15_1_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_RNIP8N2BZ0Z_0
T_13_2_wire_logic_cluster/lc_2/out
T_14_3_lc_trk_g3_2
T_14_3_input_2_3
T_14_3_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.N_4_i_0_1_cascade_
T_17_4_wire_logic_cluster/lc_2/ltout
T_17_4_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.G_10_i_a4_0_4_cascade_
T_17_4_wire_logic_cluster/lc_1/ltout
T_17_4_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.recv_state_RNO_2Z0Z_1
T_15_4_wire_logic_cluster/lc_6/out
T_15_4_sp4_h_l_1
T_17_4_lc_trk_g2_4
T_17_4_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_3
T_14_1_wire_logic_cluster/lc_0/out
T_15_1_lc_trk_g1_0
T_15_1_input_2_3
T_15_1_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_13
T_15_2_wire_logic_cluster/lc_5/cout
T_15_2_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_14
T_15_2_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g3_6
T_14_2_wire_logic_cluster/lc_0/in_1

T_15_2_wire_logic_cluster/lc_6/out
T_16_3_lc_trk_g2_6
T_16_3_wire_logic_cluster/lc_5/in_3

T_15_2_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g3_6
T_14_2_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_RNIP8N2B_2Z0Z_0
T_13_2_wire_logic_cluster/lc_0/out
T_14_3_lc_trk_g3_0
T_14_3_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_14
T_15_2_wire_logic_cluster/lc_6/cout
T_15_2_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_cry_10
T_15_2_wire_logic_cluster/lc_2/cout
T_15_2_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_15
T_15_2_wire_logic_cluster/lc_7/out
T_14_2_lc_trk_g3_7
T_14_2_wire_logic_cluster/lc_5/in_1

T_15_2_wire_logic_cluster/lc_7/out
T_14_1_lc_trk_g3_7
T_14_1_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_11
T_15_2_wire_logic_cluster/lc_3/out
T_16_1_lc_trk_g2_3
T_16_1_wire_logic_cluster/lc_0/in_3

T_15_2_wire_logic_cluster/lc_3/out
T_16_1_lc_trk_g2_3
T_16_1_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_4
T_14_1_wire_logic_cluster/lc_4/out
T_15_1_lc_trk_g1_4
T_15_1_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_countdown_3_1
T_14_3_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g1_1
T_15_3_wire_logic_cluster/lc_3/in_1

T_14_3_wire_logic_cluster/lc_1/out
T_13_4_lc_trk_g0_1
T_13_4_wire_logic_cluster/lc_6/in_1

T_14_3_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g1_1
T_15_3_input_2_6
T_15_3_wire_logic_cluster/lc_6/in_2

T_14_3_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g2_1
T_15_4_wire_logic_cluster/lc_6/in_3

T_14_3_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g2_1
T_15_4_wire_logic_cluster/lc_4/in_3

T_14_3_wire_logic_cluster/lc_1/out
T_15_3_lc_trk_g1_1
T_15_3_wire_logic_cluster/lc_2/in_0

T_14_3_wire_logic_cluster/lc_1/out
T_13_3_lc_trk_g3_1
T_13_3_wire_logic_cluster/lc_7/in_3

T_14_3_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g2_1
T_15_4_wire_logic_cluster/lc_1/in_0

T_14_3_wire_logic_cluster/lc_1/out
T_14_3_sp4_h_l_7
T_17_0_span4_vert_31
T_16_2_lc_trk_g3_2
T_16_2_wire_logic_cluster/lc_2/in_3

T_14_3_wire_logic_cluster/lc_1/out
T_13_3_lc_trk_g3_1
T_13_3_wire_logic_cluster/lc_5/in_3

T_14_3_wire_logic_cluster/lc_1/out
T_14_3_sp4_h_l_7
T_10_3_sp4_h_l_3
T_13_0_span4_vert_27
T_13_3_lc_trk_g0_3
T_13_3_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_9
T_15_2_wire_logic_cluster/lc_1/out
T_16_1_lc_trk_g3_1
T_16_1_input_2_0
T_16_1_wire_logic_cluster/lc_0/in_2

T_15_2_wire_logic_cluster/lc_1/out
T_16_1_lc_trk_g3_1
T_16_1_input_2_2
T_16_1_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_8
T_15_2_wire_logic_cluster/lc_0/cout
T_15_2_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_bits_remaining_2_sqmuxa_0_a2_0_a2_0_a3_1
T_15_3_wire_logic_cluster/lc_6/out
T_15_4_lc_trk_g1_6
T_15_4_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_5
T_14_2_wire_logic_cluster/lc_3/out
T_15_1_lc_trk_g2_3
T_15_1_input_2_5
T_15_1_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_8
T_15_2_wire_logic_cluster/lc_0/out
T_16_1_lc_trk_g2_0
T_16_1_wire_logic_cluster/lc_0/in_0

T_15_2_wire_logic_cluster/lc_0/out
T_16_1_lc_trk_g2_0
T_16_1_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_15_2_0_
T_15_2_wire_logic_cluster/carry_in_mux/cout
T_15_2_wire_logic_cluster/lc_0/in_3

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_6
T_14_1_wire_logic_cluster/lc_6/out
T_15_1_lc_trk_g1_6
T_15_1_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.N_275_cascade_
T_13_2_wire_logic_cluster/lc_3/ltout
T_13_2_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_0_0_c_RNOZ0
T_13_2_wire_logic_cluster/lc_4/out
T_14_3_lc_trk_g2_4
T_14_3_input_2_0
T_14_3_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_7
T_14_1_wire_logic_cluster/lc_5/out
T_15_1_lc_trk_g1_5
T_15_1_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_9
T_15_2_wire_logic_cluster/lc_1/cout
T_15_2_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_10
T_15_2_wire_logic_cluster/lc_2/out
T_14_2_lc_trk_g3_2
T_14_2_wire_logic_cluster/lc_5/in_0

T_15_2_wire_logic_cluster/lc_2/out
T_16_2_lc_trk_g1_2
T_16_2_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_countdown_3_cry_0
T_14_3_wire_logic_cluster/lc_0/cout
T_14_3_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_7
T_15_1_wire_logic_cluster/lc_7/out
T_16_1_lc_trk_g0_7
T_16_1_wire_logic_cluster/lc_6/in_3

T_15_1_wire_logic_cluster/lc_7/out
T_15_0_span4_vert_30
T_14_1_lc_trk_g0_6
T_14_1_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_6
T_15_1_wire_logic_cluster/lc_6/cout
T_15_1_wire_logic_cluster/lc_7/in_3

Net : DUT.uart_inst0.G_9_1_cascade_
T_15_4_wire_logic_cluster/lc_4/ltout
T_15_4_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_193
T_15_4_wire_logic_cluster/lc_5/out
T_16_4_lc_trk_g1_5
T_16_4_wire_logic_cluster/lc_5/in_3

T_15_4_wire_logic_cluster/lc_5/out
T_16_3_lc_trk_g2_5
T_16_3_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_8
T_16_1_wire_logic_cluster/lc_1/out
T_15_2_lc_trk_g0_1
T_15_2_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.g0_0_3
T_15_3_wire_logic_cluster/lc_7/out
T_16_2_lc_trk_g3_7
T_16_2_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.rx_bits_remaining_RNO_0Z0Z_1
T_14_4_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g1_5
T_14_5_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_9
T_16_1_wire_logic_cluster/lc_2/out
T_15_2_lc_trk_g0_2
T_15_2_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_10
T_16_2_wire_logic_cluster/lc_6/out
T_15_2_lc_trk_g3_6
T_15_2_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.g3_4
T_14_3_wire_logic_cluster/lc_6/out
T_13_3_lc_trk_g3_6
T_13_3_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_11
T_16_1_wire_logic_cluster/lc_3/out
T_15_2_lc_trk_g1_3
T_15_2_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_4
T_15_1_wire_logic_cluster/lc_4/out
T_14_2_lc_trk_g1_4
T_14_2_wire_logic_cluster/lc_4/in_3

T_15_1_wire_logic_cluster/lc_4/out
T_14_1_lc_trk_g3_4
T_14_1_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_5_i_a2_11_0_5_cascade_
T_14_2_wire_logic_cluster/lc_4/ltout
T_14_2_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_3
T_15_1_wire_logic_cluster/lc_3/cout
T_15_1_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_6
T_15_1_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g0_6
T_14_2_input_2_0
T_14_2_wire_logic_cluster/lc_0/in_2

T_15_1_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g0_6
T_14_2_input_2_2
T_14_2_wire_logic_cluster/lc_2/in_2

T_15_1_wire_logic_cluster/lc_6/out
T_14_1_lc_trk_g3_6
T_14_1_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_5
T_15_1_wire_logic_cluster/lc_5/cout
T_15_1_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.g1
T_15_3_wire_logic_cluster/lc_5/out
T_16_2_lc_trk_g2_5
T_16_2_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_12
T_16_1_wire_logic_cluster/lc_4/out
T_15_2_lc_trk_g1_4
T_15_2_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_4
T_15_1_wire_logic_cluster/lc_4/cout
T_15_1_wire_logic_cluster/lc_5/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_5
T_15_1_wire_logic_cluster/lc_5/out
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_0/in_0

T_15_1_wire_logic_cluster/lc_5/out
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_6/in_0

T_15_1_wire_logic_cluster/lc_5/out
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_0
T_15_1_wire_logic_cluster/lc_0/cout
T_15_1_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_1
T_15_1_wire_logic_cluster/lc_1/out
T_16_1_lc_trk_g0_1
T_16_1_wire_logic_cluster/lc_6/in_1

T_15_1_wire_logic_cluster/lc_1/out
T_16_1_lc_trk_g0_1
T_16_1_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_13
T_16_2_wire_logic_cluster/lc_7/out
T_15_2_lc_trk_g3_7
T_15_2_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_2
T_15_1_wire_logic_cluster/lc_2/out
T_14_2_lc_trk_g1_2
T_14_2_wire_logic_cluster/lc_4/in_1

T_15_1_wire_logic_cluster/lc_2/out
T_16_0_span4_vert_37
T_16_2_lc_trk_g2_0
T_16_2_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_1
T_15_1_wire_logic_cluster/lc_1/cout
T_15_1_wire_logic_cluster/lc_2/in_3

Net : DUT.uart_inst0.g0_0_0
T_15_3_wire_logic_cluster/lc_2/out
T_16_2_lc_trk_g2_2
T_16_2_input_2_4
T_16_2_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_14
T_14_2_wire_logic_cluster/lc_1/out
T_15_2_lc_trk_g1_1
T_15_2_input_2_6
T_15_2_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.g0_0_5_cascade_
T_13_3_wire_logic_cluster/lc_1/ltout
T_13_3_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.g0_6_cascade_
T_13_3_wire_logic_cluster/lc_3/ltout
T_13_3_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_15
T_14_1_wire_logic_cluster/lc_1/out
T_15_2_lc_trk_g3_1
T_15_2_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.rx_countdown_8_i_0_o2_1_2_2_cascade_
T_15_4_wire_logic_cluster/lc_1/ltout
T_15_4_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_5_cascade_
T_14_3_wire_logic_cluster/lc_5/ltout
T_14_3_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.g0_0_4
T_13_3_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g2_7
T_13_3_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_16
T_14_2_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g2_7
T_15_3_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_1_cry_2
T_15_1_wire_logic_cluster/lc_2/cout
T_15_1_wire_logic_cluster/lc_3/in_3

Net : DUT.uart_inst0.rx_clk_divider_1_3
T_15_1_wire_logic_cluster/lc_3/out
T_13_1_sp4_h_l_3
T_13_1_lc_trk_g0_6
T_13_1_wire_logic_cluster/lc_3/in_3

T_15_1_wire_logic_cluster/lc_3/out
T_14_1_lc_trk_g3_3
T_14_1_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.uart_inst0.rx_clk_divider_1_i_3
T_13_1_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_4/in_3

T_13_1_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_1/in_0

T_13_1_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_5/in_0

T_13_1_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_2/in_3

T_13_1_wire_logic_cluster/lc_3/out
T_13_2_lc_trk_g0_3
T_13_2_wire_logic_cluster/lc_0/in_3

T_13_1_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_39
T_14_3_lc_trk_g0_7
T_14_3_input_2_5
T_14_3_wire_logic_cluster/lc_5/in_2

T_13_1_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_39
T_14_3_lc_trk_g0_7
T_14_3_input_2_7
T_14_3_wire_logic_cluster/lc_7/in_2

T_13_1_wire_logic_cluster/lc_3/out
T_14_2_lc_trk_g2_3
T_14_2_wire_logic_cluster/lc_6/in_3

T_13_1_wire_logic_cluster/lc_3/out
T_14_2_lc_trk_g3_3
T_14_2_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.rx_clk_dividerZ0Z_17
T_16_2_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g1_5
T_15_3_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.g3_0_cascade_
T_13_3_wire_logic_cluster/lc_5/ltout
T_13_3_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.rx_countdown_3_0
T_14_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g0_7
T_15_3_wire_logic_cluster/lc_7/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_14_4_lc_trk_g0_7
T_14_4_wire_logic_cluster/lc_6/in_1

T_14_3_wire_logic_cluster/lc_7/out
T_15_4_lc_trk_g3_7
T_15_4_input_2_0
T_15_4_wire_logic_cluster/lc_0/in_2

T_14_3_wire_logic_cluster/lc_7/out
T_15_4_lc_trk_g2_7
T_15_4_wire_logic_cluster/lc_7/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_15_4_lc_trk_g2_7
T_15_4_wire_logic_cluster/lc_5/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_7/in_1

T_14_3_wire_logic_cluster/lc_7/out
T_15_0_span4_vert_39
T_16_4_sp4_h_l_8
T_17_4_lc_trk_g2_0
T_17_4_wire_logic_cluster/lc_2/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_14_2_sp4_v_t_46
T_14_5_lc_trk_g1_6
T_14_5_wire_logic_cluster/lc_1/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_15_4_lc_trk_g3_7
T_15_4_wire_logic_cluster/lc_1/in_1

T_14_3_wire_logic_cluster/lc_7/out
T_15_0_span4_vert_39
T_14_1_lc_trk_g2_7
T_14_1_wire_logic_cluster/lc_2/in_3

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_4/in_0

T_14_3_wire_logic_cluster/lc_7/out
T_13_3_lc_trk_g3_7
T_13_3_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.N_221
T_14_2_wire_logic_cluster/lc_6/out
T_14_1_lc_trk_g1_6
T_14_1_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.rx_clk_divider_5_i_a2_12_5
T_16_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_2
T_14_0_span4_vert_26
T_14_2_lc_trk_g0_7
T_14_2_wire_logic_cluster/lc_6/in_1

T_16_3_wire_logic_cluster/lc_5/out
T_15_3_sp4_h_l_2
T_14_0_span4_vert_26
T_14_2_lc_trk_g0_7
T_14_2_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_222_cascade_
T_14_2_wire_logic_cluster/lc_2/ltout
T_14_2_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_countdown_7s2_0_0
T_17_9_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_0
T_20_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_36
T_17_9_sp4_h_l_7
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_7/in_3

T_20_10_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_36
T_17_9_sp4_h_l_7
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_2/out
T_20_11_lc_trk_g1_2
T_20_11_wire_logic_cluster/lc_4/in_3

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_5/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_17_10_sp4_v_t_36
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_0/in_3

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_17_10_sp4_v_t_36
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_2/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_17_10_lc_trk_g1_1
T_17_10_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_2/out
T_20_7_sp4_v_t_44
T_17_11_sp4_h_l_9
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_3/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_15_10_sp12_h_l_0
T_18_10_lc_trk_g0_0
T_18_10_input_2_2
T_18_10_wire_logic_cluster/lc_2/in_2

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_18_10_lc_trk_g1_4
T_18_10_wire_logic_cluster/lc_4/in_1

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_18_10_lc_trk_g1_4
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

T_20_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_1
T_18_10_lc_trk_g1_4
T_18_10_input_2_5
T_18_10_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_countdown_7_ns_1_3
T_17_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_6
T_21_9_wire_logic_cluster/lc_6/out
T_20_9_lc_trk_g2_6
T_20_9_wire_logic_cluster/lc_2/in_0

T_21_9_wire_logic_cluster/lc_6/out
T_21_9_lc_trk_g2_6
T_21_9_input_2_6
T_21_9_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_9
T_20_9_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g0_2
T_20_10_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.tx_countdown_7_sm0_0
T_17_10_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g0_5
T_17_11_wire_logic_cluster/lc_2/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_3/in_0

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_5/in_0

T_17_10_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g2_5
T_18_11_input_2_7
T_18_11_wire_logic_cluster/lc_7/in_2

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_2/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_4/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.tx_out_6_iv_0_1
T_16_7_wire_logic_cluster/lc_2/out
T_16_7_sp4_h_l_9
T_15_3_sp4_v_t_44
T_15_0_span4_vert_29
T_14_1_lc_trk_g1_5
T_14_1_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.N_84
T_17_9_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_40
T_16_7_lc_trk_g3_0
T_16_7_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g3_0
T_16_8_wire_logic_cluster/lc_4/in_3

T_17_9_wire_logic_cluster/lc_0/out
T_17_5_sp4_v_t_37
T_17_1_sp4_v_t_37
T_14_1_sp4_h_l_6
T_14_1_lc_trk_g1_3
T_14_1_wire_logic_cluster/lc_7/in_1

T_17_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_45
T_17_11_lc_trk_g0_0
T_17_11_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_8
T_20_10_wire_logic_cluster/lc_6/out
T_20_10_lc_trk_g3_6
T_20_10_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_0
T_21_10_wire_logic_cluster/lc_7/out
T_20_10_lc_trk_g3_7
T_20_10_wire_logic_cluster/lc_6/in_0

T_21_10_wire_logic_cluster/lc_7/out
T_21_9_lc_trk_g0_7
T_21_9_wire_logic_cluster/lc_0/in_1

T_21_10_wire_logic_cluster/lc_7/out
T_21_10_lc_trk_g1_7
T_21_10_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_5
T_21_9_wire_logic_cluster/lc_5/out
T_20_9_lc_trk_g2_5
T_20_9_wire_logic_cluster/lc_2/in_1

T_21_9_wire_logic_cluster/lc_5/out
T_21_9_lc_trk_g1_5
T_21_9_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_7
T_21_9_wire_logic_cluster/lc_7/out
T_20_9_lc_trk_g3_7
T_20_9_input_2_2
T_20_9_wire_logic_cluster/lc_2/in_2

T_21_9_wire_logic_cluster/lc_7/out
T_21_9_lc_trk_g3_7
T_21_9_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_1
T_21_9_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g0_1
T_20_10_wire_logic_cluster/lc_6/in_1

T_21_9_wire_logic_cluster/lc_1/out
T_21_9_lc_trk_g3_1
T_21_9_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_3
T_21_9_wire_logic_cluster/lc_3/out
T_20_10_lc_trk_g1_3
T_20_10_input_2_6
T_20_10_wire_logic_cluster/lc_6/in_2

T_21_9_wire_logic_cluster/lc_3/out
T_21_9_lc_trk_g1_3
T_21_9_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_7
T_20_10_wire_logic_cluster/lc_7/out
T_20_10_lc_trk_g2_7
T_20_10_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_10
T_21_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g3_2
T_20_10_wire_logic_cluster/lc_7/in_0

T_21_10_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g1_2
T_21_10_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_4
T_21_9_wire_logic_cluster/lc_4/out
T_20_9_lc_trk_g3_4
T_20_9_wire_logic_cluster/lc_2/in_3

T_21_9_wire_logic_cluster/lc_4/out
T_21_9_lc_trk_g2_4
T_21_9_input_2_4
T_21_9_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_9
T_21_10_wire_logic_cluster/lc_1/out
T_20_10_lc_trk_g3_1
T_20_10_wire_logic_cluster/lc_7/in_1

T_21_10_wire_logic_cluster/lc_1/out
T_21_10_lc_trk_g2_1
T_21_10_input_2_1
T_21_10_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_2
T_21_9_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g1_2
T_20_10_wire_logic_cluster/lc_6/in_3

T_21_9_wire_logic_cluster/lc_2/out
T_21_9_lc_trk_g0_2
T_21_9_input_2_2
T_21_9_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_11
T_21_10_wire_logic_cluster/lc_3/out
T_20_10_lc_trk_g2_3
T_20_10_input_2_7
T_20_10_wire_logic_cluster/lc_7/in_2

T_21_10_wire_logic_cluster/lc_3/out
T_21_10_lc_trk_g0_3
T_21_10_input_2_3
T_21_10_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_8
T_21_10_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g2_0
T_20_10_wire_logic_cluster/lc_7/in_3

T_21_10_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g3_0
T_21_10_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.N_84_cascade_
T_17_9_wire_logic_cluster/lc_0/ltout
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.un1_tx_bits_remaining_c3
T_17_8_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g1_0
T_17_9_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.N_22
T_17_9_wire_logic_cluster/lc_1/out
T_17_7_sp4_v_t_47
T_17_8_lc_trk_g2_7
T_17_8_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_17_7_sp4_v_t_47
T_17_8_lc_trk_g2_7
T_17_8_wire_logic_cluster/lc_3/in_0

T_17_9_wire_logic_cluster/lc_1/out
T_17_7_sp4_v_t_47
T_17_8_lc_trk_g2_7
T_17_8_input_2_1
T_17_8_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_1/out
T_17_7_sp4_v_t_47
T_17_8_lc_trk_g2_7
T_17_8_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.N_22_i
T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_17_7_sp4_h_l_5
T_16_7_sp4_v_t_46
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_17_7_sp4_h_l_5
T_16_7_sp4_v_t_46
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_17_7_sp4_h_l_5
T_16_7_sp4_v_t_46
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_17_7_sp4_h_l_5
T_16_7_sp4_v_t_46
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_1/cen

T_16_8_wire_logic_cluster/lc_4/out
T_16_0_span12_vert_23
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_16_8_wire_logic_cluster/lc_4/out
T_16_0_span12_vert_23
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_16_8_wire_logic_cluster/lc_4/out
T_16_0_span12_vert_23
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

T_16_8_wire_logic_cluster/lc_4/out
T_16_0_span12_vert_23
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_1/cen

End 

Net : DUT.uart_inst0.rx_clk_divider_5_i_a2_11_5_cascade_
T_14_2_wire_logic_cluster/lc_5/ltout
T_14_2_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_147
T_20_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_0
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_4/in_0

T_20_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_0
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_0
T_18_11_lc_trk_g0_0
T_18_11_input_2_2
T_18_11_wire_logic_cluster/lc_2/in_2

T_20_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_0
T_18_11_lc_trk_g1_0
T_18_11_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.tx_countdown_7_ns_1_5
T_18_11_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.uart_inst0.tx_countdown_7_ns_1_4
T_18_11_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_6_cascade_
T_20_10_wire_logic_cluster/lc_1/ltout
T_20_10_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_12
T_21_10_wire_logic_cluster/lc_4/out
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_1/in_3

T_21_10_wire_logic_cluster/lc_4/out
T_21_10_lc_trk_g3_4
T_21_10_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_clk_dividerZ0Z_13
T_21_10_wire_logic_cluster/lc_5/out
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_1/in_1

T_21_10_wire_logic_cluster/lc_5/out
T_21_10_lc_trk_g3_5
T_21_10_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.tx_state_0
T_17_11_wire_logic_cluster/lc_7/out
T_17_6_sp12_v_t_22
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_38
T_18_8_sp4_h_l_8
T_18_8_lc_trk_g0_5
T_18_8_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_6_sp12_v_t_22
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_6/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_38
T_14_8_sp4_h_l_9
T_16_8_lc_trk_g2_4
T_16_8_input_2_6
T_16_8_wire_logic_cluster/lc_6/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_38
T_14_8_sp4_h_l_9
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_17_6_sp12_v_t_22
T_17_8_lc_trk_g2_5
T_17_8_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g2_7
T_16_10_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_6_sp12_v_t_22
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_6_sp12_v_t_22
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g0_7
T_17_10_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_38
T_14_8_sp4_h_l_9
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_14_9_sp4_h_l_6
T_15_9_lc_trk_g3_6
T_15_9_wire_logic_cluster/lc_2/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_18_8_sp4_v_t_39
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_7/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_14_0_span12_vert_21
T_14_1_lc_trk_g2_5
T_14_1_wire_logic_cluster/lc_7/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_44
T_16_7_lc_trk_g2_1
T_16_7_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_44
T_16_7_lc_trk_g0_2
T_16_7_input_2_4
T_16_7_wire_logic_cluster/lc_4/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_44
T_16_7_lc_trk_g2_1
T_16_7_wire_logic_cluster/lc_0/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_9_sp4_v_t_43
T_17_5_sp4_v_t_44
T_16_7_lc_trk_g2_1
T_16_7_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_18_8_sp4_v_t_39
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_38
T_16_9_lc_trk_g2_6
T_16_9_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_38
T_16_9_lc_trk_g2_6
T_16_9_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_38
T_16_9_lc_trk_g2_6
T_16_9_wire_logic_cluster/lc_1/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g0_7
T_17_11_input_2_7
T_17_11_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.N_144
T_17_8_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.N_142_cascade_
T_17_8_wire_logic_cluster/lc_5/ltout
T_17_8_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_2
T_17_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g0_1
T_17_8_wire_logic_cluster/lc_5/in_0

T_17_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g0_1
T_17_8_wire_logic_cluster/lc_0/in_1

T_17_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g0_1
T_17_8_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_1
T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_wire_logic_cluster/lc_5/in_1

T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_input_2_0
T_17_8_wire_logic_cluster/lc_0/in_2

T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_wire_logic_cluster/lc_1/in_1

T_17_8_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g2_2
T_17_8_input_2_2
T_17_8_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_77
T_18_8_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_36
T_19_11_sp4_h_l_1
T_20_11_lc_trk_g2_1
T_20_11_wire_logic_cluster/lc_4/in_1

T_18_8_wire_logic_cluster/lc_2/out
T_18_8_sp4_h_l_9
T_21_8_sp4_v_t_44
T_20_10_lc_trk_g2_1
T_20_10_wire_logic_cluster/lc_3/in_0

T_18_8_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_37
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_69_i
T_17_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_7/in_1

T_17_10_wire_logic_cluster/lc_7/out
T_17_9_lc_trk_g1_7
T_17_9_input_2_0
T_17_9_wire_logic_cluster/lc_0/in_2

T_17_10_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g2_7
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_4
T_18_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_6/in_0

T_18_10_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g3_3
T_17_10_wire_logic_cluster/lc_3/in_3

T_18_10_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_6/in_3

T_18_10_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_1/in_0

T_18_10_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_4/in_3

T_18_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_o2_a0_3_0_cascade_
T_17_10_wire_logic_cluster/lc_6/ltout
T_17_10_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_2
T_18_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_6/in_1

T_18_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g3_4
T_17_10_wire_logic_cluster/lc_3/in_0

T_18_10_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_0/in_1

T_18_10_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_1/in_1

T_18_10_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g0_4
T_17_11_input_2_0
T_17_11_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_3
T_17_9_wire_logic_cluster/lc_2/out
T_17_8_lc_trk_g1_2
T_17_8_input_2_5
T_17_8_wire_logic_cluster/lc_5/in_2

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g1_2
T_17_9_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_5
T_18_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g3_5
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

T_18_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_3/in_1

T_18_10_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g0_5
T_18_11_wire_logic_cluster/lc_6/in_1

T_18_10_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g0_5
T_18_11_wire_logic_cluster/lc_4/in_1

T_18_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.uart_inst0.N_142
T_17_8_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g0_5
T_17_9_wire_logic_cluster/lc_6/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g3_5
T_16_8_wire_logic_cluster/lc_6/in_0

T_17_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g3_5
T_16_8_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_17_8_lc_trk_g1_5
T_17_8_wire_logic_cluster/lc_7/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g0_5
T_17_9_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.tx_bits_remainingZ0Z_0
T_17_8_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_0/in_0

T_17_8_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_2/in_0

T_17_8_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_3/in_3

T_17_8_wire_logic_cluster/lc_3/out
T_17_8_lc_trk_g1_3
T_17_8_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_1
T_16_2_wire_logic_cluster/lc_2/out
T_16_0_span4_vert_33
T_13_3_sp4_h_l_9
T_14_3_lc_trk_g3_1
T_14_3_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.N_74_cascade_
T_17_9_wire_logic_cluster/lc_6/ltout
T_17_9_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.N_74
T_17_9_wire_logic_cluster/lc_6/out
T_17_9_lc_trk_g2_6
T_17_9_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g0_6
T_18_9_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.tx_state_1
T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_17_8_lc_trk_g3_6
T_17_8_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_18_8_lc_trk_g2_6
T_18_8_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_17_9_lc_trk_g0_0
T_17_9_input_2_6
T_17_9_wire_logic_cluster/lc_6/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_17_10_sp4_v_t_42
T_17_6_sp4_v_t_38
T_16_8_lc_trk_g0_3
T_16_8_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_17_8_lc_trk_g3_6
T_17_8_input_2_7
T_17_8_wire_logic_cluster/lc_7/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_46
T_18_9_lc_trk_g3_3
T_18_9_input_2_2
T_18_9_wire_logic_cluster/lc_2/in_2

T_17_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_5/in_3

T_17_11_wire_logic_cluster/lc_5/out
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_0
T_18_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_6/in_3

T_18_10_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g3_2
T_17_10_wire_logic_cluster/lc_4/in_3

T_18_10_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_5/in_0

T_18_10_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_0/in_3

T_18_10_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_1/in_3

T_18_10_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_0/in_0

T_18_10_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_2/in_3

T_18_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.tx_state_ns_i_i_o2_0_3_0_cascade_
T_17_10_wire_logic_cluster/lc_3/ltout
T_17_10_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_75
T_17_10_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_17_6_sp4_v_t_45
T_17_8_lc_trk_g2_0
T_17_8_wire_logic_cluster/lc_7/in_1

T_17_10_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_2
T_16_2_wire_logic_cluster/lc_4/out
T_15_2_sp4_h_l_0
T_14_2_sp4_v_t_43
T_14_3_lc_trk_g2_3
T_14_3_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_0
T_14_1_wire_logic_cluster/lc_2/out
T_15_0_span4_vert_37
T_14_3_lc_trk_g2_5
T_14_3_wire_logic_cluster/lc_0/in_1

T_14_1_wire_logic_cluster/lc_2/out
T_15_0_span4_vert_37
T_14_3_lc_trk_g2_5
T_14_3_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_1
T_18_11_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g2_3
T_17_10_input_2_3
T_17_10_wire_logic_cluster/lc_3/in_2

T_18_11_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_7/in_0

T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_5/in_3

T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_0/in_0

T_18_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_1/in_0

T_18_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_0/in_1

T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_2/in_1

T_18_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.uart_inst0.N_146
T_17_8_wire_logic_cluster/lc_7/out
T_17_7_sp4_v_t_46
T_18_11_sp4_h_l_11
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_1/in_3

T_17_8_wire_logic_cluster/lc_7/out
T_17_7_sp4_v_t_46
T_18_11_sp4_h_l_11
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_2/in_0

T_17_8_wire_logic_cluster/lc_7/out
T_17_7_sp4_v_t_46
T_18_11_sp4_h_l_11
T_18_11_lc_trk_g0_6
T_18_11_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_countdownZ0Z_3
T_18_11_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g3_7
T_17_10_wire_logic_cluster/lc_7/in_3

T_18_11_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g3_7
T_17_10_wire_logic_cluster/lc_4/in_0

T_18_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g1_7
T_18_11_wire_logic_cluster/lc_5/in_1

T_18_11_wire_logic_cluster/lc_7/out
T_18_11_lc_trk_g1_7
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_18_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g2_7
T_17_11_input_2_1
T_17_11_wire_logic_cluster/lc_1/in_2

T_18_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.rTransmitZ0
T_18_9_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g1_2
T_18_8_wire_logic_cluster/lc_2/in_1

T_18_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_6/in_1

T_18_9_wire_logic_cluster/lc_2/out
T_18_8_sp4_v_t_36
T_15_8_sp4_h_l_1
T_16_8_lc_trk_g2_1
T_16_8_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_2/out
T_18_6_sp4_v_t_44
T_15_10_sp4_h_l_9
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_2/out
T_18_6_sp4_v_t_44
T_15_10_sp4_h_l_9
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_7/in_0

T_18_9_wire_logic_cluster/lc_2/out
T_18_6_sp4_v_t_44
T_15_10_sp4_h_l_9
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_2/out
T_18_9_sp4_h_l_9
T_17_9_sp4_v_t_38
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_7/in_1

T_18_9_wire_logic_cluster/lc_2/out
T_18_9_sp4_h_l_9
T_17_9_sp4_v_t_38
T_16_11_lc_trk_g1_3
T_16_11_input_2_2
T_16_11_wire_logic_cluster/lc_2/in_2

T_18_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_1
T_15_9_sp4_v_t_36
T_15_11_lc_trk_g2_1
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_3
T_14_1_wire_logic_cluster/lc_3/out
T_14_0_span4_vert_38
T_14_3_lc_trk_g0_6
T_14_3_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.N_101
T_16_8_wire_logic_cluster/lc_6/out
T_16_7_lc_trk_g0_6
T_16_7_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.tx_countdown_7_ns_1_1_cascade_
T_18_11_wire_logic_cluster/lc_2/ltout
T_18_11_wire_logic_cluster/lc_3/in_2

End 

Net : P1A7_c
T_14_1_wire_logic_cluster/lc_7/out
T_14_0_span4_vert_14
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_15_10_sp4_h_l_6
T_16_10_lc_trk_g2_6
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

T_14_1_wire_logic_cluster/lc_7/out
T_14_0_span12_vert_14
T_15_8_sp12_h_l_1
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_6/in_1

T_14_1_wire_logic_cluster/lc_7/out
T_14_1_lc_trk_g0_7
T_14_1_input_2_7
T_14_1_wire_logic_cluster/lc_7/in_2

T_14_1_wire_logic_cluster/lc_7/out
T_14_1_sp4_h_l_3
T_10_1_sp4_h_l_3
T_9_0_span4_vert_3
T_9_0_lc_trk_g0_3
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DUT.uart_inst0.N_98
T_16_10_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_41
T_16_7_lc_trk_g3_1
T_16_7_input_2_2
T_16_7_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_countdown_7_1_2
T_17_11_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_2
T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_input_2_6
T_16_10_wire_logic_cluster/lc_6/in_2

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_13_10_sp4_h_l_1
T_14_10_lc_trk_g2_1
T_14_10_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.N_83
T_16_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_7/in_3

T_16_10_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_0
T_15_11_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_16_11_lc_trk_g0_0
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_input_2_7
T_16_10_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.N_93
T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_0/in_3

T_16_10_wire_logic_cluster/lc_4/out
T_16_9_sp4_v_t_40
T_17_9_sp4_h_l_10
T_18_9_lc_trk_g3_2
T_18_9_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0_c_RNOZ0
T_16_10_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_1
T_16_11_wire_logic_cluster/lc_1/cout
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.tx_out_6_iv_0_a3_0_1
T_16_8_wire_logic_cluster/lc_5/out
T_16_7_lc_trk_g0_5
T_16_7_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_tx_inst.rFifoCountZ0Z_1
T_16_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g0_1
T_16_10_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g1_1
T_16_10_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g3_1
T_16_11_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g1_1
T_16_10_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_4
T_17_3_wire_logic_cluster/lc_3/out
T_15_3_sp4_h_l_3
T_14_3_lc_trk_g1_3
T_14_3_input_2_4
T_14_3_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_30_1
T_17_10_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_5/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.N_149
T_16_3_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_46
T_15_4_lc_trk_g2_3
T_15_4_wire_logic_cluster/lc_6/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_12_3_sp4_h_l_2
T_15_0_span4_vert_32
T_14_2_lc_trk_g3_5
T_14_2_wire_logic_cluster/lc_3/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_12_3_sp4_h_l_2
T_15_0_span4_vert_32
T_14_2_lc_trk_g3_5
T_14_2_wire_logic_cluster/lc_1/in_3

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_12_3_sp4_h_l_2
T_15_0_span4_vert_32
T_14_2_lc_trk_g3_5
T_14_2_wire_logic_cluster/lc_7/in_3

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_15_0_span4_vert_28
T_14_1_lc_trk_g0_4
T_14_1_wire_logic_cluster/lc_6/in_0

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_15_0_span4_vert_28
T_14_1_lc_trk_g0_4
T_14_1_wire_logic_cluster/lc_2/in_0

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_15_0_span4_vert_28
T_14_1_lc_trk_g1_4
T_14_1_wire_logic_cluster/lc_4/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_15_0_span4_vert_28
T_14_1_lc_trk_g0_4
T_14_1_wire_logic_cluster/lc_1/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_15_0_span4_vert_28
T_14_1_lc_trk_g0_4
T_14_1_wire_logic_cluster/lc_3/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_15_0_span4_vert_28
T_14_1_lc_trk_g1_4
T_14_1_wire_logic_cluster/lc_0/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_46
T_16_1_lc_trk_g3_6
T_16_1_wire_logic_cluster/lc_1/in_0

T_16_3_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_46
T_16_1_lc_trk_g3_6
T_16_1_wire_logic_cluster/lc_5/in_0

T_16_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_11
T_15_0_span4_vert_28
T_14_1_lc_trk_g0_4
T_14_1_wire_logic_cluster/lc_5/in_3

T_16_3_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_46
T_16_1_lc_trk_g3_6
T_16_1_wire_logic_cluster/lc_4/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_46
T_16_1_lc_trk_g3_6
T_16_1_input_2_3
T_16_1_wire_logic_cluster/lc_3/in_2

T_16_3_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_46
T_16_1_lc_trk_g3_6
T_16_1_input_2_7
T_16_1_wire_logic_cluster/lc_7/in_2

T_16_3_wire_logic_cluster/lc_3/out
T_16_0_span4_vert_46
T_16_1_lc_trk_g3_6
T_16_1_wire_logic_cluster/lc_2/in_3

T_16_3_wire_logic_cluster/lc_3/out
T_16_2_lc_trk_g0_3
T_16_2_wire_logic_cluster/lc_1/in_0

T_16_3_wire_logic_cluster/lc_3/out
T_16_2_lc_trk_g1_3
T_16_2_wire_logic_cluster/lc_7/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_2_lc_trk_g1_3
T_16_2_wire_logic_cluster/lc_5/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_2_lc_trk_g1_3
T_16_2_wire_logic_cluster/lc_3/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_2_lc_trk_g0_3
T_16_2_wire_logic_cluster/lc_6/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_16_2_lc_trk_g0_3
T_16_2_wire_logic_cluster/lc_2/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_17_3_lc_trk_g1_3
T_17_3_wire_logic_cluster/lc_3/in_1

T_16_3_wire_logic_cluster/lc_3/out
T_17_4_lc_trk_g3_3
T_17_4_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.recv_stateZ0Z_0
T_13_3_wire_logic_cluster/lc_6/out
T_12_3_sp12_h_l_0
T_16_3_lc_trk_g1_3
T_16_3_wire_logic_cluster/lc_3/in_3

T_13_3_wire_logic_cluster/lc_6/out
T_12_3_sp12_h_l_0
T_15_3_lc_trk_g1_0
T_15_3_input_2_5
T_15_3_wire_logic_cluster/lc_5/in_2

T_13_3_wire_logic_cluster/lc_6/out
T_13_3_lc_trk_g1_6
T_13_3_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_tx_inst.un1_rFifoCount_1_cry_0
T_16_11_wire_logic_cluster/lc_0/cout
T_16_11_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.g0_0
T_16_4_wire_logic_cluster/lc_7/out
T_14_4_sp4_h_l_11
T_13_4_lc_trk_g1_3
T_13_4_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_2
T_16_4_wire_logic_cluster/lc_5/out
T_16_4_lc_trk_g3_5
T_16_4_wire_logic_cluster/lc_7/in_1

T_16_4_wire_logic_cluster/lc_5/out
T_16_3_lc_trk_g0_5
T_16_3_wire_logic_cluster/lc_0/in_1

T_16_4_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g2_5
T_15_3_wire_logic_cluster/lc_6/in_3

T_16_4_wire_logic_cluster/lc_5/out
T_16_4_lc_trk_g3_5
T_16_4_wire_logic_cluster/lc_2/in_0

T_16_4_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g2_5
T_15_3_wire_logic_cluster/lc_2/in_1

T_16_4_wire_logic_cluster/lc_5/out
T_16_4_lc_trk_g2_5
T_16_4_wire_logic_cluster/lc_4/in_1

T_16_4_wire_logic_cluster/lc_5/out
T_16_4_lc_trk_g3_5
T_16_4_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_tx_inst.N_79
T_15_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_2/in_0

T_15_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g0_0
T_16_10_wire_logic_cluster/lc_7/in_1

T_15_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_6/in_0

T_15_10_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g0_0
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_15_10_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_awe0
T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_15_8_sp12_h_l_0
T_14_8_sp4_h_l_1
T_17_4_sp4_v_t_42
T_17_7_lc_trk_g0_2
T_17_7_wire_logic_cluster/lc_3/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_15_8_sp12_h_l_0
T_14_8_sp4_h_l_1
T_17_4_sp4_v_t_42
T_17_7_lc_trk_g0_2
T_17_7_wire_logic_cluster/lc_3/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_14_6_sp4_v_t_47
T_14_2_sp4_v_t_47
T_13_4_lc_trk_g2_2
T_13_4_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_14_6_sp4_v_t_47
T_15_6_sp4_h_l_3
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_15_8_sp12_h_l_0
T_15_8_lc_trk_g1_3
T_15_8_wire_logic_cluster/lc_2/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_15_8_sp12_h_l_0
T_15_8_lc_trk_g1_3
T_15_8_wire_logic_cluster/lc_2/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_44
T_11_7_sp4_h_l_3
T_10_3_sp4_v_t_38
T_10_5_lc_trk_g3_3
T_10_5_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_44
T_11_7_sp4_h_l_3
T_10_7_lc_trk_g1_3
T_10_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g1_2
T_14_9_wire_logic_cluster/lc_2/in_3

End 

Net : rTxWriteZ0
T_17_6_wire_logic_cluster/lc_0/out
T_17_6_sp4_h_l_5
T_16_6_sp4_v_t_46
T_15_10_lc_trk_g2_3
T_15_10_wire_logic_cluster/lc_0/in_1

T_17_6_wire_logic_cluster/lc_0/out
T_17_6_sp4_h_l_5
T_16_6_sp4_v_t_46
T_16_10_lc_trk_g0_3
T_16_10_wire_logic_cluster/lc_0/in_1

T_17_6_wire_logic_cluster/lc_0/out
T_17_6_sp4_h_l_5
T_16_6_sp4_v_t_46
T_13_10_sp4_h_l_4
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.rx_countdownZ0Z_5
T_16_2_wire_logic_cluster/lc_1/out
T_16_0_span4_vert_31
T_13_3_sp4_h_l_7
T_14_3_lc_trk_g2_7
T_14_3_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.recv_stateZ0Z_1
T_17_4_wire_logic_cluster/lc_3/out
T_16_4_lc_trk_g3_3
T_16_4_wire_logic_cluster/lc_7/in_3

T_17_4_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g2_3
T_16_3_wire_logic_cluster/lc_0/in_3

T_17_4_wire_logic_cluster/lc_3/out
T_15_4_sp4_h_l_3
T_14_4_lc_trk_g0_3
T_14_4_wire_logic_cluster/lc_4/in_3

T_17_4_wire_logic_cluster/lc_3/out
T_16_3_lc_trk_g2_3
T_16_3_wire_logic_cluster/lc_7/in_0

T_17_4_wire_logic_cluster/lc_3/out
T_17_3_sp4_v_t_38
T_14_3_sp4_h_l_9
T_15_3_lc_trk_g2_1
T_15_3_wire_logic_cluster/lc_2/in_3

T_17_4_wire_logic_cluster/lc_3/out
T_16_4_lc_trk_g3_3
T_16_4_wire_logic_cluster/lc_1/in_3

T_17_4_wire_logic_cluster/lc_3/out
T_16_4_lc_trk_g3_3
T_16_4_wire_logic_cluster/lc_4/in_0

T_17_4_wire_logic_cluster/lc_3/out
T_15_4_sp4_h_l_3
T_14_4_lc_trk_g0_3
T_14_4_wire_logic_cluster/lc_7/in_0

T_17_4_wire_logic_cluster/lc_3/out
T_15_4_sp4_h_l_3
T_14_4_lc_trk_g0_3
T_14_4_wire_logic_cluster/lc_3/in_0

T_17_4_wire_logic_cluster/lc_3/out
T_17_4_lc_trk_g1_3
T_17_4_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.N_143
T_17_9_wire_logic_cluster/lc_3/out
T_17_10_lc_trk_g1_3
T_17_10_input_2_0
T_17_10_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.N_194
T_13_8_wire_logic_cluster/lc_5/out
T_14_7_sp4_v_t_43
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_7/in_0

T_13_8_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g1_5
T_13_9_wire_logic_cluster/lc_4/in_0

T_13_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_input_2_4
T_13_8_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_2
T_12_4_wire_logic_cluster/lc_2/out
T_10_4_sp4_h_l_1
T_13_4_sp4_v_t_36
T_13_8_lc_trk_g1_1
T_13_8_wire_logic_cluster/lc_5/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_12_5_lc_trk_g1_2
T_12_5_wire_logic_cluster/lc_6/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_13_5_lc_trk_g3_2
T_13_5_wire_logic_cluster/lc_6/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_10_4_sp4_h_l_1
T_13_4_sp4_v_t_36
T_13_8_lc_trk_g1_1
T_13_8_wire_logic_cluster/lc_3/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_12_5_lc_trk_g1_2
T_12_5_wire_logic_cluster/lc_4/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_13_5_lc_trk_g3_2
T_13_5_wire_logic_cluster/lc_1/in_0

T_12_4_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g3_2
T_12_4_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_awe1
T_14_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_47
T_12_9_sp4_h_l_10
T_8_9_sp4_h_l_6
T_11_5_sp4_v_t_43
T_11_6_lc_trk_g3_3
T_11_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_38
T_11_7_sp4_h_l_9
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_47
T_12_9_sp4_h_l_10
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_47
T_12_9_sp4_h_l_10
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_47
T_12_9_sp4_h_l_10
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_15_9_sp4_v_t_47
T_12_9_sp4_h_l_10
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_38
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_2/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_38
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_2/cen

T_14_10_wire_logic_cluster/lc_7/out
T_14_7_sp4_v_t_38
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_2/cen

End 

Net : DUT.wRcvd
T_13_3_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_40
T_13_6_sp4_v_t_40
T_13_8_lc_trk_g3_5
T_13_8_wire_logic_cluster/lc_5/in_1

T_13_3_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_40
T_12_5_lc_trk_g3_0
T_12_5_wire_logic_cluster/lc_6/in_1

T_13_3_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_40
T_13_6_sp4_v_t_40
T_13_8_lc_trk_g3_5
T_13_8_wire_logic_cluster/lc_3/in_1

T_13_3_wire_logic_cluster/lc_4/out
T_13_2_sp4_v_t_40
T_12_5_lc_trk_g3_0
T_12_5_wire_logic_cluster/lc_3/in_0

T_13_3_wire_logic_cluster/lc_4/out
T_13_3_lc_trk_g1_4
T_13_3_wire_logic_cluster/lc_0/in_1

T_13_3_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g0_4
T_12_4_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.uart_inst0.tx_dataZ0Z_0
T_16_7_wire_logic_cluster/lc_0/out
T_16_3_sp12_v_t_23
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_2/in_0

T_16_7_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g1_0
T_16_8_input_2_5
T_16_8_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.N_20
T_20_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_3
T_21_6_sp4_v_t_44
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_3
T_21_6_sp4_v_t_44
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_3
T_21_6_sp4_v_t_44
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_3
T_21_6_sp4_v_t_44
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_3
T_21_6_sp4_v_t_44
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_3
T_21_6_sp4_v_t_44
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_18_10_sp4_h_l_3
T_21_6_sp4_v_t_44
T_21_9_lc_trk_g0_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_21_10_sp4_h_l_0
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_21_10_sp4_h_l_0
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_21_10_sp4_h_l_0
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_21_10_sp4_h_l_0
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_21_10_sp4_h_l_0
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_21_10_sp4_h_l_0
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

T_20_10_wire_logic_cluster/lc_3/out
T_20_6_sp4_v_t_43
T_21_10_sp4_h_l_0
T_21_10_lc_trk_g1_5
T_21_10_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.N_22_cascade_
T_17_9_wire_logic_cluster/lc_1/ltout
T_17_9_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.N_91
T_18_9_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g1_7
T_18_10_input_2_4
T_18_10_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoCount_RNITA8H2Z0Z_1
T_12_5_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.N_148
T_13_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g3_6
T_12_5_input_2_3
T_12_5_wire_logic_cluster/lc_3/in_2

T_13_5_wire_logic_cluster/lc_6/out
T_13_4_sp4_v_t_44
T_13_8_sp4_v_t_44
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_0/in_3

T_13_5_wire_logic_cluster/lc_6/out
T_13_4_sp4_v_t_44
T_13_8_sp4_v_t_44
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_1/in_0

T_13_5_wire_logic_cluster/lc_6/out
T_13_4_sp4_v_t_44
T_13_8_sp4_v_t_44
T_12_10_lc_trk_g2_1
T_12_10_wire_logic_cluster/lc_4/in_3

T_13_5_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g2_6
T_12_4_input_2_2
T_12_4_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_1
T_12_4_wire_logic_cluster/lc_1/cout
T_12_4_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_0
T_17_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_5
T_13_5_sp4_h_l_8
T_13_5_lc_trk_g1_5
T_13_5_input_2_6
T_13_5_wire_logic_cluster/lc_6/in_2

T_17_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_5
T_13_5_sp4_h_l_8
T_12_5_lc_trk_g0_0
T_12_5_wire_logic_cluster/lc_4/in_0

T_17_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_5
T_13_5_sp4_h_l_8
T_12_1_sp4_v_t_45
T_12_4_lc_trk_g1_5
T_12_4_input_2_0
T_12_4_wire_logic_cluster/lc_0/in_2

T_17_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_5
T_13_5_sp4_h_l_8
T_13_5_lc_trk_g1_5
T_13_5_wire_logic_cluster/lc_1/in_1

T_17_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_5
T_17_5_lc_trk_g0_0
T_17_5_wire_logic_cluster/lc_0/in_0

T_17_5_wire_logic_cluster/lc_0/out
T_17_5_sp4_h_l_5
T_13_5_sp4_h_l_8
T_12_5_lc_trk_g1_0
T_12_5_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.fifo_rx_inst.rReadPtr_RNIDU4H2Z0Z_0
T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_1
T_14_6_wire_logic_cluster/lc_3/out
T_14_6_sp4_h_l_11
T_16_6_lc_trk_g2_6
T_16_6_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.rFifoDatarx_1
T_16_6_wire_logic_cluster/lc_1/out
T_16_7_lc_trk_g0_1
T_16_7_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_1
T_18_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_8
T_15_9_sp4_h_l_8
T_14_5_sp4_v_t_45
T_14_6_lc_trk_g2_5
T_14_6_input_2_3
T_14_6_wire_logic_cluster/lc_3/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_8
T_15_9_sp4_h_l_4
T_15_9_lc_trk_g1_1
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_8
T_15_9_sp4_h_l_8
T_14_5_sp4_v_t_45
T_14_6_lc_trk_g2_5
T_14_6_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_16_6_lc_trk_g3_0
T_16_6_input_2_5
T_16_6_wire_logic_cluster/lc_5/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_15_8_lc_trk_g3_0
T_15_8_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_8
T_15_9_sp4_h_l_8
T_14_5_sp4_v_t_45
T_14_6_lc_trk_g2_5
T_14_6_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_8
T_15_9_sp4_h_l_4
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_1/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_6/in_1

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_16_8_lc_trk_g0_0
T_16_8_input_2_0
T_16_8_wire_logic_cluster/lc_0/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_15_8_lc_trk_g3_0
T_15_8_input_2_3
T_15_8_wire_logic_cluster/lc_3/in_2

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_15_8_lc_trk_g3_0
T_15_8_wire_logic_cluster/lc_0/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_7/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_15_8_lc_trk_g3_0
T_15_8_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_16_6_lc_trk_g3_0
T_16_6_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_16_8_lc_trk_g0_0
T_16_8_wire_logic_cluster/lc_1/in_1

T_18_9_wire_logic_cluster/lc_4/out
T_19_9_sp4_h_l_8
T_15_9_sp4_h_l_4
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_6/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_0
T_16_5_sp4_v_t_40
T_15_8_lc_trk_g3_0
T_15_8_wire_logic_cluster/lc_4/in_3

T_18_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_awe2
T_13_9_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_40
T_14_12_sp4_h_l_11
T_10_12_sp4_h_l_7
T_12_12_lc_trk_g2_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_9_wire_logic_cluster/lc_4/out
T_13_8_sp4_v_t_40
T_14_12_sp4_h_l_11
T_10_12_sp4_h_l_7
T_12_12_lc_trk_g2_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_9_wire_logic_cluster/lc_4/out
T_12_9_sp4_h_l_0
T_15_5_sp4_v_t_43
T_14_8_lc_trk_g3_3
T_14_8_wire_logic_cluster/lc_6/cen

T_13_9_wire_logic_cluster/lc_4/out
T_12_9_sp4_h_l_0
T_15_5_sp4_v_t_43
T_14_8_lc_trk_g3_3
T_14_8_wire_logic_cluster/lc_6/cen

T_13_9_wire_logic_cluster/lc_4/out
T_12_9_sp4_h_l_0
T_15_5_sp4_v_t_43
T_14_8_lc_trk_g3_3
T_14_8_wire_logic_cluster/lc_6/cen

T_13_9_wire_logic_cluster/lc_4/out
T_12_9_sp4_h_l_0
T_11_9_sp4_v_t_43
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_0/cen

T_13_9_wire_logic_cluster/lc_4/out
T_13_1_sp12_v_t_23
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_7/cen

T_13_9_wire_logic_cluster/lc_4/out
T_13_1_sp12_v_t_23
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_7/cen

T_13_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g1_4
T_14_9_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoCount_RNISSQ21Z0Z_1
T_16_10_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g0_1
T_16_11_input_2_1
T_16_11_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.N_83_cascade_
T_16_10_wire_logic_cluster/lc_0/ltout
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.rFifoDataror_0_0_0
T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.N_145
T_15_9_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_45
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_45
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_45
T_16_7_lc_trk_g2_5
T_16_7_input_2_5
T_16_7_wire_logic_cluster/lc_5/in_2

T_15_9_wire_logic_cluster/lc_2/out
T_16_6_sp4_v_t_45
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_5/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_1/in_0

T_15_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_6/in_3

T_15_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_0/in_3

End 

Net : un1_oRxFlag_0_i_0
T_12_5_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_47
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_47
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_47
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_1/out
T_13_3_sp4_v_t_46
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_3/cen

T_12_5_wire_logic_cluster/lc_1/out
T_13_3_sp4_v_t_46
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_3/cen

T_12_5_wire_logic_cluster/lc_1/out
T_13_3_sp4_v_t_46
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_3/cen

T_12_5_wire_logic_cluster/lc_1/out
T_13_3_sp4_v_t_46
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_3/cen

T_12_5_wire_logic_cluster/lc_1/out
T_13_3_sp4_v_t_46
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_3/cen

End 

Net : un1_oRxFlag_0_i_cascade_
T_12_5_wire_logic_cluster/lc_0/ltout
T_12_5_wire_logic_cluster/lc_1/in_2

End 

Net : rFifoCount_RNIHH0D1_0
T_12_5_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_0/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_11_5_sp4_h_l_0
T_15_5_sp4_h_l_0
T_18_5_sp4_v_t_40
T_17_6_lc_trk_g3_0
T_17_6_wire_logic_cluster/lc_0/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_11_5_sp4_h_l_0
T_15_5_sp4_h_l_0
T_17_5_lc_trk_g3_5
T_17_5_input_2_0
T_17_5_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.un1_tx_clk_divider_0_cascade_
T_20_10_wire_logic_cluster/lc_2/ltout
T_20_10_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.N_206
T_12_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g2_6
T_12_5_wire_logic_cluster/lc_5/in_3

T_12_5_wire_logic_cluster/lc_6/out
T_11_5_sp12_h_l_0
T_17_5_lc_trk_g0_7
T_17_5_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0_c_RNO_0
T_12_5_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g0_5
T_12_4_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_countdown_7_m1_0_o2_1_2_cascade_
T_18_11_wire_logic_cluster/lc_5/ltout
T_18_11_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.uart_inst0.N_68
T_18_11_wire_logic_cluster/lc_6/out
T_19_8_sp4_v_t_37
T_18_9_lc_trk_g2_5
T_18_9_wire_logic_cluster/lc_7/in_0

End 

Net : fifo_inst.ftdi_output_inst.un1_oTx_n_1_sqmuxa_0_i_0
T_18_5_wire_logic_cluster/lc_2/out
T_18_4_lc_trk_g0_2
T_18_4_wire_logic_cluster/lc_0/cen

T_18_5_wire_logic_cluster/lc_2/out
T_18_4_lc_trk_g0_2
T_18_4_wire_logic_cluster/lc_0/cen

T_18_5_wire_logic_cluster/lc_2/out
T_18_4_lc_trk_g0_2
T_18_4_wire_logic_cluster/lc_0/cen

T_18_5_wire_logic_cluster/lc_2/out
T_18_4_lc_trk_g0_2
T_18_4_wire_logic_cluster/lc_0/cen

End 

Net : fifo_inst.ftdi_output_inst.un1_oTx_n_1_sqmuxa_0_i_cascade_
T_18_5_wire_logic_cluster/lc_1/ltout
T_18_5_wire_logic_cluster/lc_2/in_2

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_4
T_15_11_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_5/in_3

End 

Net : fifo_inst.ftdi_output_inst.N_68_0
T_15_10_wire_logic_cluster/lc_5/out
T_7_10_sp12_h_l_1
T_18_0_span12_vert_18
T_18_5_lc_trk_g2_2
T_18_5_wire_logic_cluster/lc_1/in_3

T_15_10_wire_logic_cluster/lc_5/out
T_15_9_sp4_v_t_42
T_16_9_sp4_h_l_0
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_6/in_0

T_15_10_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_tx_inst.rReadPtrZ0Z_0
T_18_9_wire_logic_cluster/lc_6/out
T_18_6_sp4_v_t_36
T_15_6_sp4_h_l_7
T_14_6_lc_trk_g0_7
T_14_6_wire_logic_cluster/lc_3/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_16_9_sp4_h_l_9
T_15_9_lc_trk_g0_1
T_15_9_wire_logic_cluster/lc_0/in_1

T_18_9_wire_logic_cluster/lc_6/out
T_16_9_sp4_h_l_9
T_15_5_sp4_v_t_44
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_6/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_18_6_sp4_v_t_36
T_15_6_sp4_h_l_7
T_16_6_lc_trk_g2_7
T_16_6_wire_logic_cluster/lc_5/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_18_6_sp4_v_t_36
T_15_6_sp4_h_l_7
T_14_6_lc_trk_g0_7
T_14_6_wire_logic_cluster/lc_0/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_16_9_sp4_h_l_9
T_15_9_lc_trk_g0_1
T_15_9_wire_logic_cluster/lc_1/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_16_9_sp4_h_l_9
T_15_5_sp4_v_t_44
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_0/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_44
T_15_8_sp4_h_l_9
T_16_8_lc_trk_g3_1
T_16_8_wire_logic_cluster/lc_0/in_0

T_18_9_wire_logic_cluster/lc_6/out
T_18_6_sp4_v_t_36
T_15_6_sp4_h_l_7
T_16_6_lc_trk_g2_7
T_16_6_wire_logic_cluster/lc_6/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_16_9_sp4_h_l_9
T_15_5_sp4_v_t_44
T_15_8_lc_trk_g0_4
T_15_8_wire_logic_cluster/lc_3/in_3

T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_5/in_1

T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g2_6
T_18_9_input_2_4
T_18_9_wire_logic_cluster/lc_4/in_2

T_18_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g3_6
T_18_9_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.rFifoDataror_1
T_12_8_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g3_6
T_13_9_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.N_257
T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_2/in_0

T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_4/in_0

T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_0/in_0

T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_2/in_0

T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_1/in_1

T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_1/in_1

T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_5/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_13_6_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.fifo_rx_inst.rFifoDataro_0
T_10_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_5
T_12_8_lc_trk_g2_0
T_12_8_wire_logic_cluster/lc_6/in_0

T_10_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_5
T_10_8_lc_trk_g1_0
T_10_8_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_inst.ftdi_output_inst.rWrDelayZ0
T_15_11_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g3_5
T_15_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g3_5
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_0
T_12_10_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_44
T_12_8_lc_trk_g0_2
T_12_8_input_2_6
T_12_8_wire_logic_cluster/lc_6/in_2

T_12_10_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_45
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_3/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_3/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_6/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_6/in_3

T_12_10_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_45
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_3/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_5/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g0_4
T_13_10_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_45
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_2/in_3

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_wire_logic_cluster/lc_4/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_6
T_15_8_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g1_6
T_15_9_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_6
T_10_7_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_38
T_11_8_sp4_h_l_3
T_15_8_sp4_h_l_11
T_15_8_lc_trk_g0_6
T_15_8_input_2_6
T_15_8_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.rFifoDatarx_0_6
T_15_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g0_6
T_16_9_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.un1_rFifoCount_1_cry_0
T_12_4_wire_logic_cluster/lc_0/cout
T_12_4_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rFifoData_awe1
T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_15_7_sp4_v_t_43
T_12_7_sp4_h_l_6
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g1_1
T_14_9_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i
T_18_9_wire_logic_cluster/lc_5/out
T_18_9_lc_trk_g0_5
T_18_9_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rReadPtr11
T_16_10_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_44
T_17_9_sp4_h_l_2
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_5/in_3

T_16_10_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_44
T_17_9_sp4_h_l_2
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_6/out
T_16_9_sp4_v_t_44
T_17_9_sp4_h_l_2
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.recv_state_ns_0_i_0_0_a3_0_0_3
T_16_4_wire_logic_cluster/lc_2/out
T_16_3_lc_trk_g1_2
T_16_3_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.N_215_4
T_16_4_wire_logic_cluster/lc_3/out
T_16_4_lc_trk_g0_3
T_16_4_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_1
T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_17_1_sp4_v_t_36
T_16_4_lc_trk_g2_4
T_16_4_wire_logic_cluster/lc_3/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_sp4_h_l_7
T_17_1_sp4_v_t_36
T_16_3_lc_trk_g1_1
T_16_3_wire_logic_cluster/lc_7/in_3

T_14_5_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g1_1
T_14_4_wire_logic_cluster/lc_4/in_0

T_14_5_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g1_1
T_14_4_wire_logic_cluster/lc_5/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g1_1
T_14_4_wire_logic_cluster/lc_2/in_0

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g0_1
T_14_5_input_2_1
T_14_5_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_2
T_13_3_wire_logic_cluster/lc_2/out
T_13_0_span4_vert_44
T_14_4_sp4_h_l_9
T_16_4_lc_trk_g3_4
T_16_4_wire_logic_cluster/lc_3/in_0

T_13_3_wire_logic_cluster/lc_2/out
T_14_3_sp4_h_l_4
T_16_3_lc_trk_g3_1
T_16_3_wire_logic_cluster/lc_7/in_1

T_13_3_wire_logic_cluster/lc_2/out
T_13_3_lc_trk_g1_2
T_13_3_wire_logic_cluster/lc_2/in_1

T_13_3_wire_logic_cluster/lc_2/out
T_14_4_lc_trk_g2_2
T_14_4_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_1
T_10_5_wire_logic_cluster/lc_2/out
T_11_2_sp4_v_t_45
T_12_6_sp4_h_l_2
T_14_6_lc_trk_g3_7
T_14_6_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoCountZ0Z_1
T_12_4_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g3_1
T_13_5_wire_logic_cluster/lc_6/in_0

T_12_4_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g0_1
T_12_5_wire_logic_cluster/lc_4/in_1

T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g2_1
T_12_4_input_2_1
T_12_4_wire_logic_cluster/lc_1/in_2

T_12_4_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g3_1
T_13_5_wire_logic_cluster/lc_1/in_3

T_12_4_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g1_1
T_12_5_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rReadPtrZ0Z_1
T_12_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_42
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_6/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_39
T_11_8_lc_trk_g1_2
T_11_8_input_2_3
T_11_8_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g0_1
T_12_10_input_2_3
T_12_10_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g1_1
T_13_10_input_2_6
T_13_10_wire_logic_cluster/lc_6/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_input_2_6
T_12_10_wire_logic_cluster/lc_6/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_42
T_12_8_lc_trk_g3_2
T_12_8_input_2_3
T_12_8_wire_logic_cluster/lc_3/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g2_1
T_13_9_input_2_5
T_13_9_wire_logic_cluster/lc_5/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g1_1
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g3_1
T_13_9_input_2_2
T_13_9_wire_logic_cluster/lc_2/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_39
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_0/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_7/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_42
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_1/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_42
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_4/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_39
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_1/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_5/in_1

T_12_10_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_43
T_13_8_lc_trk_g3_3
T_13_8_input_2_2
T_13_8_wire_logic_cluster/lc_2/in_2

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_0/in_0

T_12_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.N_75_cascade_
T_17_10_wire_logic_cluster/lc_4/ltout
T_17_10_wire_logic_cluster/lc_5/in_2

End 

Net : rRxReadZ0
T_13_5_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g3_1
T_12_5_wire_logic_cluster/lc_6/in_0

T_13_5_wire_logic_cluster/lc_1/out
T_13_5_lc_trk_g2_1
T_13_5_wire_logic_cluster/lc_6/in_1

T_13_5_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g3_1
T_12_5_wire_logic_cluster/lc_5/in_1

T_13_5_wire_logic_cluster/lc_1/out
T_9_5_sp12_h_l_1
T_17_5_lc_trk_g1_2
T_17_5_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.rFifoDatarx_0_0
T_14_6_wire_logic_cluster/lc_1/out
T_14_3_sp4_v_t_42
T_15_7_sp4_h_l_7
T_16_7_lc_trk_g3_7
T_16_7_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_14_6_wire_logic_cluster/lc_0/ltout
T_14_6_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rWritePtr_RNI5KNB1Z0Z_1
T_13_8_wire_logic_cluster/lc_0/out
T_13_8_lc_trk_g1_0
T_13_8_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_awe3
T_13_8_wire_logic_cluster/lc_3/out
T_13_8_lc_trk_g0_3
T_13_8_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g2_3
T_14_9_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

T_13_8_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g1_3
T_12_9_wire_logic_cluster/lc_7/cen

End 

Net : DUT.uart_inst0.N_199_0
T_16_3_wire_logic_cluster/lc_0/out
T_16_3_sp4_h_l_5
T_12_3_sp4_h_l_8
T_13_3_lc_trk_g3_0
T_13_3_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_2
T_16_6_wire_logic_cluster/lc_5/out
T_16_6_lc_trk_g2_5
T_16_6_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.rFifoDatarx_2
T_16_6_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g0_0
T_16_7_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_tx_inst.rFifoDataro_2
T_15_11_wire_logic_cluster/lc_2/out
T_15_8_sp4_v_t_44
T_15_9_lc_trk_g3_4
T_15_9_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_2
T_14_7_wire_logic_cluster/lc_2/out
T_14_6_sp4_v_t_36
T_15_6_sp4_h_l_1
T_16_6_lc_trk_g3_1
T_16_6_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_rx_inst.rFifoDataro_1
T_11_7_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g2_3
T_12_8_wire_logic_cluster/lc_6/in_1

T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoDataro_3
T_14_9_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_0/in_0

T_14_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_1
T_11_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_11
T_13_8_lc_trk_g3_6
T_13_8_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.rFifoDatarx_0_1
T_13_8_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g0_2
T_13_7_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_3
T_14_4_wire_logic_cluster/lc_3/out
T_15_4_sp4_h_l_6
T_16_4_lc_trk_g3_6
T_16_4_input_2_3
T_16_4_wire_logic_cluster/lc_3/in_2

T_14_4_wire_logic_cluster/lc_3/out
T_14_4_lc_trk_g3_3
T_14_4_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_1
T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_3/in_1

End 

Net : rFifoCount_RNIHH0D1_0_cascade_
T_12_5_wire_logic_cluster/lc_4/ltout
T_12_5_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_6
T_12_10_wire_logic_cluster/lc_3/out
T_12_7_sp4_v_t_46
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.rFifoDatarx_6
T_12_8_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_6
T_11_9_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_1
T_14_7_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g1_1
T_14_6_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.uart_inst0.rx_bits_remainingZ0Z_0
T_14_4_wire_logic_cluster/lc_7/out
T_14_4_sp4_h_l_3
T_16_4_lc_trk_g2_6
T_16_4_wire_logic_cluster/lc_3/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_14_4_sp4_h_l_3
T_17_0_span4_vert_44
T_16_3_lc_trk_g3_4
T_16_3_input_2_7
T_16_3_wire_logic_cluster/lc_7/in_2

T_14_4_wire_logic_cluster/lc_7/out
T_14_4_lc_trk_g2_7
T_14_4_wire_logic_cluster/lc_4/in_1

T_14_4_wire_logic_cluster/lc_7/out
T_14_4_lc_trk_g2_7
T_14_4_wire_logic_cluster/lc_2/in_3

T_14_4_wire_logic_cluster/lc_7/out
T_14_4_lc_trk_g2_7
T_14_4_input_2_7
T_14_4_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.recv_stateZ0Z_5
T_15_4_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g1_2
T_15_3_wire_logic_cluster/lc_3/in_0

T_15_4_wire_logic_cluster/lc_2/out
T_15_3_lc_trk_g1_2
T_15_3_wire_logic_cluster/lc_5/in_0

T_15_4_wire_logic_cluster/lc_2/out
T_15_3_sp4_v_t_36
T_16_3_sp4_h_l_1
T_17_3_lc_trk_g2_1
T_17_3_wire_logic_cluster/lc_3/in_0

T_15_4_wire_logic_cluster/lc_2/out
T_15_3_sp4_v_t_36
T_15_0_span4_vert_25
T_14_1_lc_trk_g0_1
T_14_1_wire_logic_cluster/lc_3/in_0

T_15_4_wire_logic_cluster/lc_2/out
T_15_3_sp4_v_t_36
T_15_0_span4_vert_25
T_14_1_lc_trk_g0_1
T_14_1_wire_logic_cluster/lc_2/in_1

T_15_4_wire_logic_cluster/lc_2/out
T_16_1_sp4_v_t_45
T_16_2_lc_trk_g3_5
T_16_2_wire_logic_cluster/lc_2/in_0

T_15_4_wire_logic_cluster/lc_2/out
T_16_1_sp4_v_t_45
T_16_2_lc_trk_g3_5
T_16_2_wire_logic_cluster/lc_1/in_1

T_15_4_wire_logic_cluster/lc_2/out
T_14_5_lc_trk_g1_2
T_14_5_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.rFifoDatarx_0_5
T_12_10_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_38
T_13_7_sp4_h_l_3
T_13_7_lc_trk_g0_6
T_13_7_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_12_10_wire_logic_cluster/lc_6/ltout
T_12_10_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_5
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_7
T_13_7_sp4_v_t_42
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.N_194_cascade_
T_13_8_wire_logic_cluster/lc_5/ltout
T_13_8_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_awe0
T_13_8_wire_logic_cluster/lc_6/out
T_4_8_sp12_h_l_0
T_10_8_lc_trk_g0_7
T_10_8_wire_logic_cluster/lc_0/in_1

T_13_8_wire_logic_cluster/lc_6/out
T_4_8_sp12_h_l_0
T_9_8_sp4_h_l_7
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_3/cen

T_13_8_wire_logic_cluster/lc_6/out
T_4_8_sp12_h_l_0
T_9_8_sp4_h_l_7
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_3/cen

T_13_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_44
T_14_11_sp4_h_l_3
T_10_11_sp4_h_l_6
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_13_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_44
T_14_11_sp4_h_l_3
T_10_11_sp4_h_l_6
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_1/cen

T_13_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_44
T_14_11_sp4_h_l_3
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_0/cen

T_13_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_44
T_14_11_sp4_h_l_3
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_0/cen

T_13_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_44
T_14_11_sp4_h_l_3
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_0/cen

T_13_8_wire_logic_cluster/lc_6/out
T_4_8_sp12_h_l_0
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_0/cen

End 

Net : DUT.uart_inst0.tx_countdown_0_c4
T_18_11_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g2_0
T_18_11_input_2_4
T_18_11_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_4
T_13_10_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.rFifoDatarx_0_4
T_12_10_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_47
T_12_7_lc_trk_g3_7
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_6
T_12_11_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g1_5
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_4
T_14_11_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g3_6
T_13_10_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rReadPtr_RNIDU4H2Z0Z_0_cascade_
T_12_10_wire_logic_cluster/lc_0/ltout
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_1
T_13_8_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_3/in_0

T_13_8_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_41
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_7/in_3

T_13_8_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_6/in_3

T_13_8_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g1_4
T_13_9_wire_logic_cluster/lc_4/in_3

T_13_8_wire_logic_cluster/lc_4/out
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_rx_inst.rWritePtrZ0Z_0
T_13_8_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g0_1
T_13_8_input_2_3
T_13_8_wire_logic_cluster/lc_3/in_2

T_13_8_wire_logic_cluster/lc_1/out
T_14_6_sp4_v_t_46
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_7/in_1

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g0_1
T_13_8_wire_logic_cluster/lc_6/in_1

T_13_8_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g0_1
T_13_9_wire_logic_cluster/lc_4/in_1

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g0_1
T_13_8_wire_logic_cluster/lc_1/in_0

T_13_8_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g3_1
T_13_8_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_awe3_cascade_
T_14_10_wire_logic_cluster/lc_4/ltout
T_14_10_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_tx_inst.un1_i11_i
T_14_10_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_6
T_14_7_wire_logic_cluster/lc_6/out
T_15_8_lc_trk_g3_6
T_15_8_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_4
T_13_11_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_1
T_11_8_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_0
T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_2/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g2_6
T_14_10_input_2_4
T_14_10_wire_logic_cluster/lc_4/in_2

T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_1/in_0

T_14_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_1/in_1

T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g3_6
T_14_10_input_2_3
T_14_10_wire_logic_cluster/lc_3/in_2

T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.N_59_i
T_18_8_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_5/s_r

T_18_8_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_5/s_r

T_18_8_wire_logic_cluster/lc_4/out
T_17_8_lc_trk_g2_4
T_17_8_wire_logic_cluster/lc_5/s_r

End 

Net : DUT.uart_inst0.tx_state_RNI8CH01Z0Z_1_cascade_
T_18_8_wire_logic_cluster/lc_3/ltout
T_18_8_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.N_77_cascade_
T_18_8_wire_logic_cluster/lc_2/ltout
T_18_8_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_tx_inst.un1_i11_2_i_cascade_
T_18_9_wire_logic_cluster/lc_5/ltout
T_18_9_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_tx_inst.rWritePtrZ0Z_1
T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g3_3
T_14_10_input_2_2
T_14_10_wire_logic_cluster/lc_2/in_2

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_4/in_0

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_1/in_1

T_14_10_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g1_3
T_15_10_wire_logic_cluster/lc_1/in_3

T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g2_3
T_14_10_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_0
T_10_6_wire_logic_cluster/lc_3/out
T_4_6_sp12_h_l_1
T_14_6_lc_trk_g0_6
T_14_6_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.rFifoDataror_1_0_cascade_
T_15_9_wire_logic_cluster/lc_1/ltout
T_15_9_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_2
T_17_7_wire_logic_cluster/lc_0/out
T_16_6_lc_trk_g2_0
T_16_6_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.rFifoDatarx_0_3
T_16_6_wire_logic_cluster/lc_7/out
T_16_7_lc_trk_g1_7
T_16_7_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_16_6_wire_logic_cluster/lc_6/ltout
T_16_6_wire_logic_cluster/lc_7/in_2

End 

Net : DUT.uart_inst0.tx_state_RNI8CH01Z0Z_1
T_18_8_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_3
T_14_7_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_39
T_16_6_sp4_h_l_2
T_16_6_lc_trk_g1_7
T_16_6_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_0
T_14_7_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g0_0
T_14_6_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.N_79_cascade_
T_15_10_wire_logic_cluster/lc_0/ltout
T_15_10_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_awe2
T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_43
T_13_7_sp4_h_l_6
T_15_7_lc_trk_g3_3
T_15_7_wire_logic_cluster/lc_0/cen

T_15_10_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_3
T_13_4_wire_logic_cluster/lc_2/out
T_14_4_sp4_h_l_4
T_17_4_sp4_v_t_41
T_16_6_lc_trk_g0_4
T_16_6_input_2_6
T_16_6_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.rFifoDatarx_4
T_15_8_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g3_1
T_16_9_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_4_cascade_
T_15_8_wire_logic_cluster/lc_0/ltout
T_15_8_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_0
T_14_6_wire_logic_cluster/lc_2/out
T_14_6_lc_trk_g0_2
T_14_6_input_2_0
T_14_6_wire_logic_cluster/lc_0/in_2

End 

Net : P1A2_c
T_17_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_1
T_14_5_sp4_v_t_42
T_13_9_lc_trk_g1_7
T_13_9_wire_logic_cluster/lc_6/in_0

T_17_5_wire_logic_cluster/lc_2/out
T_12_5_sp12_h_l_0
T_12_5_lc_trk_g0_3
T_12_5_wire_logic_cluster/lc_0/in_1

T_17_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_1
T_14_5_lc_trk_g1_1
T_14_5_wire_logic_cluster/lc_2/in_0

T_17_5_wire_logic_cluster/lc_2/out
T_17_0_span12_vert_12
T_6_7_sp12_h_l_0
T_12_7_lc_trk_g0_7
T_12_7_wire_logic_cluster/lc_1/in_0

T_17_5_wire_logic_cluster/lc_2/out
T_17_0_span12_vert_12
T_6_7_sp12_h_l_0
T_12_7_lc_trk_g0_7
T_12_7_wire_logic_cluster/lc_0/in_1

T_17_5_wire_logic_cluster/lc_2/out
T_17_0_span12_vert_12
T_6_7_sp12_h_l_0
T_12_7_lc_trk_g0_7
T_12_7_wire_logic_cluster/lc_2/in_3

T_17_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_1
T_14_5_sp4_v_t_42
T_13_7_lc_trk_g0_7
T_13_7_wire_logic_cluster/lc_1/in_0

T_17_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_1
T_14_5_sp4_v_t_42
T_13_7_lc_trk_g0_7
T_13_7_wire_logic_cluster/lc_5/in_0

T_17_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_1
T_14_5_sp4_v_t_42
T_13_7_lc_trk_g0_7
T_13_7_wire_logic_cluster/lc_2/in_1

T_17_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_1
T_14_5_sp4_v_t_42
T_13_7_lc_trk_g1_7
T_13_7_wire_logic_cluster/lc_7/in_1

T_17_5_wire_logic_cluster/lc_2/out
T_15_5_sp4_h_l_1
T_14_5_sp4_v_t_42
T_13_7_lc_trk_g1_7
T_13_7_input_2_4
T_13_7_wire_logic_cluster/lc_4/in_2

T_17_5_wire_logic_cluster/lc_2/out
T_17_6_lc_trk_g1_2
T_17_6_wire_logic_cluster/lc_0/in_1

T_17_5_wire_logic_cluster/lc_2/out
T_17_5_lc_trk_g3_2
T_17_5_wire_logic_cluster/lc_2/in_3

T_17_5_wire_logic_cluster/lc_2/out
T_17_3_sp12_v_t_23
T_6_3_sp12_h_l_0
T_9_3_sp4_h_l_5
T_8_0_span4_vert_34
T_8_0_lc_trk_g0_2
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_7_cascade_
T_16_8_wire_logic_cluster/lc_0/ltout
T_16_8_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_5
T_12_11_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g0_0
T_12_10_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.rFifoDatarx_7
T_16_8_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g0_1
T_16_9_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_7
T_14_7_wire_logic_cluster/lc_7/out
T_14_4_sp4_v_t_38
T_15_8_sp4_h_l_3
T_16_8_lc_trk_g2_3
T_16_8_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.rFifoDatarx_5
T_15_8_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ramout_3_ns_1_5_cascade_
T_15_8_wire_logic_cluster/lc_3/ltout
T_15_8_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_12
T_21_10_wire_logic_cluster/lc_4/cout
T_21_10_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.fifo_rx_inst.rWritePtr_RNI5KNB1Z0Z_1_cascade_
T_13_8_wire_logic_cluster/lc_0/ltout
T_13_8_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.N_31_0
T_16_3_wire_logic_cluster/lc_7/out
T_14_3_sp4_h_l_11
T_13_3_lc_trk_g1_3
T_13_3_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_awe3
T_14_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_41
T_15_5_sp4_v_t_42
T_15_6_lc_trk_g2_2
T_15_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_41
T_15_5_sp4_v_t_42
T_15_6_lc_trk_g2_2
T_15_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_41
T_15_5_sp4_v_t_42
T_15_6_lc_trk_g2_2
T_15_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_41
T_15_5_sp4_v_t_42
T_15_6_lc_trk_g2_2
T_15_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_41
T_15_5_sp4_v_t_42
T_15_6_lc_trk_g2_2
T_15_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_41
T_15_5_sp4_v_t_42
T_15_6_lc_trk_g2_2
T_15_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_40
T_11_9_sp4_h_l_11
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_0/cen

T_14_10_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_45
T_11_6_sp4_h_l_2
T_10_6_lc_trk_g0_2
T_10_6_wire_logic_cluster/lc_1/cen

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g0_4
T_14_9_wire_logic_cluster/lc_5/in_1

End 

Net : DUT.rFifoDatarx_0_2
T_13_9_wire_logic_cluster/lc_3/out
T_13_6_sp4_v_t_46
T_13_7_lc_trk_g3_6
T_13_7_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_2_cascade_
T_13_9_wire_logic_cluster/lc_2/ltout
T_13_9_wire_logic_cluster/lc_3/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_2
T_11_9_wire_logic_cluster/lc_1/out
T_11_9_sp4_h_l_7
T_13_9_lc_trk_g2_2
T_13_9_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_2
T_13_11_wire_logic_cluster/lc_0/out
T_13_7_sp4_v_t_37
T_13_9_lc_trk_g3_0
T_13_9_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_5
T_13_12_wire_logic_cluster/lc_5/out
T_13_8_sp4_v_t_47
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_11
T_21_10_wire_logic_cluster/lc_3/cout
T_21_10_wire_logic_cluster/lc_4/in_3

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_7_cascade_
T_12_8_wire_logic_cluster/lc_3/ltout
T_12_8_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.rFifoDataror_0_0_cascade_
T_13_9_wire_logic_cluster/lc_5/ltout
T_13_9_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.rFifoDatarx_0_7
T_12_8_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.fifo_rx_inst.rFifoDataro_2
T_14_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_5/in_1

T_14_9_wire_logic_cluster/lc_6/out
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.N_33_cascade_
T_14_4_wire_logic_cluster/lc_4/ltout
T_14_4_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_tx_inst.rFifoDataro_0
T_14_9_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g0_2
T_15_9_wire_logic_cluster/lc_1/in_1

T_14_9_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g3_2
T_14_9_wire_logic_cluster/lc_2/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_10
T_21_10_wire_logic_cluster/lc_2/cout
T_21_10_wire_logic_cluster/lc_3/in_3

Net : DUT.fifo_rx_inst.rFifoDataro_3
T_14_9_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g2_0
T_13_9_wire_logic_cluster/lc_5/in_3

T_14_9_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g1_0
T_14_9_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoDataro_1
T_14_9_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g0_3
T_15_9_input_2_1
T_15_9_wire_logic_cluster/lc_1/in_2

T_14_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_5
T_12_9_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g0_5
T_12_10_wire_logic_cluster/lc_7/in_0

End 

Net : DUT.uart_inst0.g0_1
T_17_2_wire_logic_cluster/lc_7/out
T_17_0_span4_vert_27
T_14_3_sp4_h_l_8
T_13_3_lc_trk_g1_0
T_13_3_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.recv_stateZ0Z_3
T_16_3_wire_logic_cluster/lc_4/out
T_17_2_lc_trk_g2_4
T_17_2_wire_logic_cluster/lc_7/in_3

T_16_3_wire_logic_cluster/lc_4/out
T_16_4_lc_trk_g0_4
T_16_4_wire_logic_cluster/lc_1/in_1

T_16_3_wire_logic_cluster/lc_4/out
T_16_3_lc_trk_g0_4
T_16_3_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.rFifoDatarx_3
T_13_10_wire_logic_cluster/lc_1/out
T_13_6_sp4_v_t_39
T_13_7_lc_trk_g2_7
T_13_7_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_3_cascade_
T_13_10_wire_logic_cluster/lc_0/ltout
T_13_10_wire_logic_cluster/lc_1/in_2

End 

Net : fifo_inst.ftdi_output_inst.rFifoState_0_1
T_14_5_wire_logic_cluster/lc_7/out
T_15_2_sp4_v_t_39
T_12_6_sp4_h_l_7
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_4/cen

T_14_5_wire_logic_cluster/lc_7/out
T_15_2_sp4_v_t_39
T_12_6_sp4_h_l_7
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_4/cen

T_14_5_wire_logic_cluster/lc_7/out
T_15_2_sp4_v_t_39
T_12_6_sp4_h_l_7
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_4/cen

T_14_5_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_43
T_13_6_lc_trk_g3_3
T_13_6_wire_logic_cluster/lc_1/cen

T_14_5_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_43
T_13_6_lc_trk_g3_3
T_13_6_wire_logic_cluster/lc_1/cen

T_14_5_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_43
T_13_6_lc_trk_g3_3
T_13_6_wire_logic_cluster/lc_1/cen

T_14_5_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_43
T_13_6_lc_trk_g3_3
T_13_6_wire_logic_cluster/lc_1/cen

T_14_5_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_43
T_13_6_lc_trk_g3_3
T_13_6_wire_logic_cluster/lc_1/cen

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_1
T_17_5_wire_logic_cluster/lc_6/out
T_8_5_sp12_h_l_0
T_14_5_lc_trk_g1_7
T_14_5_wire_logic_cluster/lc_7/in_3

T_17_5_wire_logic_cluster/lc_6/out
T_17_5_lc_trk_g3_6
T_17_5_wire_logic_cluster/lc_2/in_1

T_17_5_wire_logic_cluster/lc_6/out
T_17_5_lc_trk_g3_6
T_17_5_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.rFifoDatarx_0
T_11_8_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ramout_3_ns_1_0_cascade_
T_11_8_wire_logic_cluster/lc_0/ltout
T_11_8_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_3
T_13_11_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g0_1
T_13_10_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_9
T_21_10_wire_logic_cluster/lc_1/cout
T_21_10_wire_logic_cluster/lc_2/in_3

Net : DUT.fifo_tx_inst.rFifoData_ram3_6
T_10_9_wire_logic_cluster/lc_2/out
T_5_9_sp12_h_l_0
T_15_9_lc_trk_g1_7
T_15_9_input_2_6
T_15_9_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_7
T_11_9_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_0
T_11_8_wire_logic_cluster/lc_2/out
T_11_8_sp4_h_l_9
T_11_8_lc_trk_g0_4
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_0
T_17_9_wire_logic_cluster/lc_5/out
T_17_5_sp4_v_t_47
T_18_5_sp4_h_l_3
T_18_5_lc_trk_g0_6
T_18_5_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_46
T_18_6_lc_trk_g2_6
T_18_6_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_46
T_18_1_sp4_v_t_46
T_18_4_lc_trk_g0_6
T_18_4_wire_logic_cluster/lc_0/in_0

T_17_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_46
T_18_1_sp4_v_t_46
T_18_4_lc_trk_g0_6
T_18_4_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_46
T_18_1_sp4_v_t_46
T_18_4_lc_trk_g0_6
T_18_4_wire_logic_cluster/lc_5/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_46
T_18_1_sp4_v_t_46
T_18_4_lc_trk_g0_6
T_18_4_wire_logic_cluster/lc_1/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_17_5_sp4_v_t_47
T_18_5_sp4_h_l_3
T_17_5_lc_trk_g0_3
T_17_5_wire_logic_cluster/lc_6/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_17_7_sp4_v_t_39
T_14_11_sp4_h_l_2
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_0
T_15_7_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g2_0
T_14_6_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_4
T_12_12_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_46
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_5/in_0

End 

Net : DUT.uart_inst0.tx_countdown_0_c4_cascade_
T_18_11_wire_logic_cluster/lc_0/ltout
T_18_11_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_5
T_14_7_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g2_5
T_15_8_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram1_4
T_14_7_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g3_4
T_15_8_wire_logic_cluster/lc_0/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_5
T_15_8_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g1_5
T_15_8_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram1_3
T_14_11_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g2_5
T_13_10_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_2
T_13_12_wire_logic_cluster/lc_0/out
T_13_8_sp4_v_t_37
T_13_9_lc_trk_g3_5
T_13_9_wire_logic_cluster/lc_3/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_3
T_12_12_wire_logic_cluster/lc_1/out
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_8
T_21_10_wire_logic_cluster/lc_0/cout
T_21_10_wire_logic_cluster/lc_1/in_3

Net : DUT.fifo_tx_inst.rFifoData_ram0_4
T_15_8_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g0_2
T_15_8_input_2_0
T_15_8_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram0_7
T_12_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_7
T_14_8_wire_logic_cluster/lc_7/out
T_13_8_sp4_h_l_6
T_12_8_lc_trk_g1_6
T_12_8_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_7
T_15_6_wire_logic_cluster/lc_7/out
T_16_5_sp4_v_t_47
T_16_8_lc_trk_g0_7
T_16_8_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_5
T_15_7_wire_logic_cluster/lc_5/out
T_15_5_sp4_v_t_39
T_15_8_lc_trk_g1_7
T_15_8_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram0_7
T_17_7_wire_logic_cluster/lc_2/out
T_16_8_lc_trk_g1_2
T_16_8_wire_logic_cluster/lc_0/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_6
T_14_8_wire_logic_cluster/lc_6/out
T_13_8_sp4_h_l_4
T_12_8_lc_trk_g1_4
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_6
T_15_7_wire_logic_cluster/lc_6/out
T_15_6_sp4_v_t_44
T_15_9_lc_trk_g1_4
T_15_9_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_5
T_15_6_wire_logic_cluster/lc_5/out
T_15_4_sp4_v_t_39
T_15_8_lc_trk_g1_2
T_15_8_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_4
T_15_6_wire_logic_cluster/lc_4/out
T_15_5_sp4_v_t_40
T_15_8_lc_trk_g0_0
T_15_8_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.uart_inst0.g0_1_0
T_13_3_wire_logic_cluster/lc_0/out
T_14_1_sp4_v_t_44
T_13_3_lc_trk_g2_1
T_13_3_wire_logic_cluster/lc_6/in_1

End 

Net : DUT.uart_inst0.tx_countdown_30_3_cascade_
T_17_11_wire_logic_cluster/lc_1/ltout
T_17_11_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_21_10_0_
T_21_10_wire_logic_cluster/carry_in_mux/cout
T_21_10_wire_logic_cluster/lc_0/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram1_0
T_11_9_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_0/in_0

End 

Net : DUT.fifo_tx_inst.un1_i11_i_cascade_
T_14_10_wire_logic_cluster/lc_5/ltout
T_14_10_wire_logic_cluster/lc_6/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_2
T_12_9_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g1_2
T_13_9_wire_logic_cluster/lc_3/in_0

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_3
T_12_9_wire_logic_cluster/lc_3/out
T_13_10_lc_trk_g2_3
T_13_10_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_inst.ftdi_output_inst.N_80
T_18_6_wire_logic_cluster/lc_7/out
T_17_6_lc_trk_g3_7
T_17_6_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_4
T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_0
T_12_9_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_45
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_4
T_12_9_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g1_4
T_12_10_input_2_5
T_12_10_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_7
T_12_9_wire_logic_cluster/lc_7/out
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_4/in_0

End 

Net : DUT.uart_inst0.N_203
T_16_4_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g3_1
T_15_4_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_3
T_15_6_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g1_3
T_16_6_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_2
T_15_7_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g2_2
T_16_6_wire_logic_cluster/lc_0/in_0

End 

Net : fifo_inst.ftdi_output_inst.rFifoStatec_0
T_16_10_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_7/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_6
T_12_9_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_1
T_15_7_wire_logic_cluster/lc_1/out
T_16_6_lc_trk_g2_1
T_16_6_input_2_1
T_16_6_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_2
T_15_6_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g0_2
T_16_6_input_2_0
T_16_6_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.fifo_tx_inst.rFifoData_ram3_1
T_15_6_wire_logic_cluster/lc_1/out
T_16_6_lc_trk_g1_1
T_16_6_wire_logic_cluster/lc_1/in_1

End 

Net : DUT.fifo_rx_inst.rFifoData_ram2_0
T_11_10_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_40
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_3
T_15_7_wire_logic_cluster/lc_3/out
T_16_6_lc_trk_g3_3
T_16_6_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.N_215_4_cascade_
T_16_4_wire_logic_cluster/lc_3/ltout
T_16_4_wire_logic_cluster/lc_4/in_2

End 

Net : DUT.uart_inst0.recv_state_srsts_1_2_cascade_
T_16_4_wire_logic_cluster/lc_4/ltout
T_16_4_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_6
T_21_9_wire_logic_cluster/lc_6/cout
T_21_9_wire_logic_cluster/lc_7/in_3

Net : DUT.fifo_rx_inst.rFifoData_ram2_1
T_14_8_wire_logic_cluster/lc_0/out
T_13_8_lc_trk_g2_0
T_13_8_wire_logic_cluster/lc_2/in_0

End 

Net : DUT.fifo_tx_inst.rFifoData_ram2_7
T_15_7_wire_logic_cluster/lc_7/out
T_16_8_lc_trk_g3_7
T_16_8_wire_logic_cluster/lc_1/in_3

End 

Net : DUT.fifo_rx_inst.rFifoData_ram3_1
T_12_9_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g2_1
T_13_8_wire_logic_cluster/lc_2/in_1

End 

Net : P1A2_c_0_0
T_14_5_wire_logic_cluster/lc_2/out
T_13_5_lc_trk_g2_2
T_13_5_wire_logic_cluster/lc_0/cen

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_5
T_21_9_wire_logic_cluster/lc_5/cout
T_21_9_wire_logic_cluster/lc_6/in_3

Net : DUT.uart_inst0.tx_clk_divider_cry_4
T_21_9_wire_logic_cluster/lc_4/cout
T_21_9_wire_logic_cluster/lc_5/in_3

Net : rTxByteZ0Z_7
T_13_7_wire_logic_cluster/lc_7/out
T_11_7_sp12_h_l_1
T_13_7_sp4_h_l_2
T_16_3_sp4_v_t_45
T_15_6_lc_trk_g3_5
T_15_6_wire_logic_cluster/lc_7/in_3

T_13_7_wire_logic_cluster/lc_7/out
T_11_7_sp12_h_l_1
T_15_7_lc_trk_g0_2
T_15_7_wire_logic_cluster/lc_7/in_3

T_13_7_wire_logic_cluster/lc_7/out
T_11_7_sp12_h_l_1
T_17_7_lc_trk_g1_6
T_17_7_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_7/out
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_7/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_3
T_21_9_wire_logic_cluster/lc_3/cout
T_21_9_wire_logic_cluster/lc_4/in_3

Net : DUT.uart_inst0.recv_stateZ0Z_4
T_14_5_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_41
T_14_0_span4_vert_31
T_13_3_lc_trk_g1_7
T_13_3_wire_logic_cluster/lc_5/in_1

T_14_5_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_6/in_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_2
T_21_9_wire_logic_cluster/lc_2/cout
T_21_9_wire_logic_cluster/lc_3/in_3

Net : DUT.wRxByte_0
T_15_5_wire_logic_cluster/lc_2/out
T_13_5_sp4_h_l_1
T_12_5_sp4_v_t_42
T_12_9_sp4_v_t_42
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_2/out
T_13_5_sp4_h_l_1
T_12_5_sp4_v_t_42
T_12_9_lc_trk_g0_7
T_12_9_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_2/out
T_13_5_sp4_h_l_1
T_12_5_sp4_v_t_42
T_11_9_lc_trk_g1_7
T_11_9_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_2/out
T_15_4_sp4_v_t_36
T_12_8_sp4_h_l_6
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : DUT.wRxByte_2
T_16_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_9
T_13_5_sp4_v_t_44
T_13_9_sp4_v_t_44
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_0/in_3

T_16_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_9
T_13_5_sp4_v_t_44
T_13_9_sp4_v_t_44
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_0/in_3

T_16_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_9
T_13_5_sp4_v_t_44
T_10_9_sp4_h_l_2
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_1/in_3

T_16_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_9
T_13_5_sp4_v_t_44
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_2/in_3

T_16_5_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.wRxByte_6
T_15_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_4
T_13_5_sp4_v_t_41
T_13_9_sp4_v_t_42
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_4
T_13_5_sp4_v_t_41
T_10_9_sp4_h_l_9
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_4/in_3

T_15_5_wire_logic_cluster/lc_6/out
T_14_5_sp4_h_l_4
T_13_5_sp4_v_t_41
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_6/in_3

T_15_5_wire_logic_cluster/lc_6/out
T_15_4_sp4_v_t_44
T_14_8_lc_trk_g2_1
T_14_8_wire_logic_cluster/lc_6/in_3

T_15_5_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g2_6
T_15_5_wire_logic_cluster/lc_5/in_3

End 

Net : DUT.wRxByte_4
T_15_5_wire_logic_cluster/lc_4/out
T_14_5_sp4_h_l_0
T_13_5_sp4_v_t_37
T_13_9_sp4_v_t_45
T_13_11_lc_trk_g3_0
T_13_11_wire_logic_cluster/lc_2/in_3

T_15_5_wire_logic_cluster/lc_4/out
T_14_5_sp4_h_l_0
T_13_5_sp4_v_t_37
T_13_9_sp4_v_t_45
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_4/out
T_15_4_sp4_v_t_40
T_15_8_sp4_v_t_40
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_6/in_3

T_15_5_wire_logic_cluster/lc_4/out
T_14_5_sp4_h_l_0
T_13_5_sp4_v_t_37
T_12_9_lc_trk_g1_0
T_12_9_wire_logic_cluster/lc_4/in_3

T_15_5_wire_logic_cluster/lc_4/out
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.wRxByte_5
T_15_5_wire_logic_cluster/lc_5/out
T_14_5_sp4_h_l_2
T_13_5_sp4_v_t_45
T_13_9_sp4_v_t_41
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_14_5_sp4_h_l_2
T_13_5_sp4_v_t_45
T_13_9_sp4_v_t_41
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_4_sp4_v_t_42
T_15_8_sp4_v_t_47
T_14_11_lc_trk_g3_7
T_14_11_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_14_5_sp4_h_l_2
T_13_5_sp4_v_t_45
T_12_9_lc_trk_g2_0
T_12_9_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g2_5
T_15_5_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.wRxByte_3
T_15_5_wire_logic_cluster/lc_3/out
T_15_5_sp4_h_l_11
T_14_5_sp4_v_t_46
T_14_9_sp4_v_t_42
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_3/out
T_15_4_sp4_v_t_38
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_8
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_3/out
T_15_4_sp4_v_t_38
T_15_8_sp4_v_t_38
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_3/out
T_13_5_sp4_h_l_3
T_12_5_sp4_v_t_44
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_3/in_3

T_15_5_wire_logic_cluster/lc_3/out
T_16_5_lc_trk_g0_3
T_16_5_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.wRxByte_1
T_15_5_wire_logic_cluster/lc_1/out
T_15_2_sp4_v_t_42
T_12_6_sp4_h_l_0
T_11_6_sp4_v_t_43
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_1/out
T_15_5_sp4_h_l_7
T_14_5_sp4_v_t_36
T_11_9_sp4_h_l_6
T_12_9_lc_trk_g2_6
T_12_9_wire_logic_cluster/lc_1/in_3

T_15_5_wire_logic_cluster/lc_1/out
T_15_2_sp4_v_t_42
T_12_6_sp4_h_l_0
T_11_6_lc_trk_g0_0
T_11_6_wire_logic_cluster/lc_5/in_1

T_15_5_wire_logic_cluster/lc_1/out
T_15_5_sp4_h_l_7
T_14_5_sp4_v_t_36
T_14_8_lc_trk_g1_4
T_14_8_wire_logic_cluster/lc_0/in_3

T_15_5_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g2_1
T_15_5_wire_logic_cluster/lc_2/in_3

End 

Net : rTxByteZ0Z_4
T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_7_sp4_v_t_42
T_15_8_lc_trk_g2_2
T_15_8_wire_logic_cluster/lc_2/in_0

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_15_3_sp4_v_t_42
T_15_6_lc_trk_g1_2
T_15_6_wire_logic_cluster/lc_4/in_3

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_16_7_sp4_h_l_10
T_15_7_lc_trk_g1_2
T_15_7_wire_logic_cluster/lc_4/in_3

T_12_7_wire_logic_cluster/lc_1/out
T_12_7_sp4_h_l_7
T_14_7_lc_trk_g3_2
T_14_7_wire_logic_cluster/lc_4/in_3

End 

Net : DUT.wRxByte_7
T_15_5_wire_logic_cluster/lc_7/out
T_13_5_sp4_h_l_11
T_12_5_sp4_v_t_40
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_2/in_0

T_15_5_wire_logic_cluster/lc_7/out
T_13_5_sp4_h_l_11
T_12_5_sp4_v_t_40
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_7/in_3

T_15_5_wire_logic_cluster/lc_7/out
T_15_4_sp4_v_t_46
T_12_8_sp4_h_l_4
T_12_8_lc_trk_g1_1
T_12_8_wire_logic_cluster/lc_5/in_3

T_15_5_wire_logic_cluster/lc_7/out
T_15_4_sp4_v_t_46
T_14_8_lc_trk_g2_3
T_14_8_wire_logic_cluster/lc_7/in_0

T_15_5_wire_logic_cluster/lc_7/out
T_15_5_lc_trk_g2_7
T_15_5_wire_logic_cluster/lc_6/in_3

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_1
T_21_9_wire_logic_cluster/lc_1/cout
T_21_9_wire_logic_cluster/lc_2/in_3

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_2
T_17_5_wire_logic_cluster/lc_4/out
T_17_0_span12_vert_16
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_5/in_0

T_17_5_wire_logic_cluster/lc_4/out
T_17_5_lc_trk_g0_4
T_17_5_wire_logic_cluster/lc_2/in_0

T_17_5_wire_logic_cluster/lc_4/out
T_17_6_lc_trk_g1_4
T_17_6_wire_logic_cluster/lc_1/in_0

End 

Net : DUT.uart_inst0.tx_clk_divider_cry_0
T_21_9_wire_logic_cluster/lc_0/cout
T_21_9_wire_logic_cluster/lc_1/in_3

Net : DUT.uart_inst0.tx_dataZ0Z_4
T_16_9_wire_logic_cluster/lc_5/out
T_16_2_sp12_v_t_22
T_16_7_lc_trk_g2_6
T_16_7_input_2_6
T_16_7_wire_logic_cluster/lc_6/in_2

End 

Net : rTxByteZ0Z_2
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_16_3_sp4_v_t_44
T_15_6_lc_trk_g3_4
T_15_6_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_17_7_sp4_h_l_9
T_17_7_lc_trk_g1_4
T_17_7_wire_logic_cluster/lc_0/in_3

T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_15_7_lc_trk_g3_4
T_15_7_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g1_2
T_14_7_wire_logic_cluster/lc_2/in_3

End 

Net : rTxByteZ0Z_0
T_12_7_wire_logic_cluster/lc_0/out
T_12_7_sp4_h_l_5
T_15_3_sp4_v_t_46
T_14_6_lc_trk_g3_6
T_14_6_wire_logic_cluster/lc_2/in_3

T_12_7_wire_logic_cluster/lc_0/out
T_12_7_sp4_h_l_5
T_11_3_sp4_v_t_47
T_10_6_lc_trk_g3_7
T_10_6_wire_logic_cluster/lc_3/in_3

T_12_7_wire_logic_cluster/lc_0/out
T_12_7_sp4_h_l_5
T_16_7_sp4_h_l_8
T_15_7_lc_trk_g1_0
T_15_7_wire_logic_cluster/lc_0/in_3

T_12_7_wire_logic_cluster/lc_0/out
T_12_7_sp4_h_l_5
T_14_7_lc_trk_g3_0
T_14_7_wire_logic_cluster/lc_0/in_3

End 

Net : rTxByteZ0Z_1
T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_16_3_sp4_v_t_36
T_15_6_lc_trk_g2_4
T_15_6_wire_logic_cluster/lc_1/in_3

T_13_7_wire_logic_cluster/lc_1/out
T_13_5_sp4_v_t_47
T_10_5_sp4_h_l_10
T_10_5_lc_trk_g0_7
T_10_5_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_1/in_3

T_13_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g1_1
T_14_7_wire_logic_cluster/lc_1/in_3

End 

Net : rTxByteZ0Z_5
T_13_7_wire_logic_cluster/lc_5/out
T_12_7_sp4_h_l_2
T_15_7_sp4_v_t_39
T_15_8_lc_trk_g3_7
T_15_8_wire_logic_cluster/lc_5/in_3

T_13_7_wire_logic_cluster/lc_5/out
T_12_7_sp4_h_l_2
T_15_3_sp4_v_t_45
T_15_6_lc_trk_g1_5
T_15_6_wire_logic_cluster/lc_5/in_3

T_13_7_wire_logic_cluster/lc_5/out
T_14_7_sp4_h_l_10
T_15_7_lc_trk_g3_2
T_15_7_wire_logic_cluster/lc_5/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_5/in_3

End 

Net : rTxByteZ0Z_6
T_12_7_wire_logic_cluster/lc_2/out
T_12_7_sp4_h_l_9
T_11_7_sp4_v_t_44
T_10_9_lc_trk_g2_1
T_10_9_wire_logic_cluster/lc_2/in_3

T_12_7_wire_logic_cluster/lc_2/out
T_12_7_sp4_h_l_9
T_16_7_sp4_h_l_5
T_15_7_lc_trk_g0_5
T_15_7_wire_logic_cluster/lc_6/in_3

T_12_7_wire_logic_cluster/lc_2/out
T_10_7_sp4_h_l_1
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_7/in_3

T_12_7_wire_logic_cluster/lc_2/out
T_12_7_sp4_h_l_9
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_6/in_3

End 

Net : rTxByteZ0Z_3
T_13_7_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_41
T_15_6_sp4_h_l_9
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_3/in_3

T_13_7_wire_logic_cluster/lc_4/out
T_14_7_sp4_h_l_8
T_15_7_lc_trk_g2_0
T_15_7_wire_logic_cluster/lc_3/in_3

T_13_7_wire_logic_cluster/lc_4/out
T_13_3_sp4_v_t_45
T_13_4_lc_trk_g2_5
T_13_4_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g0_4
T_14_7_wire_logic_cluster/lc_3/in_3

End 

Net : DUT.uart_inst0.N_196_cascade_
T_14_4_wire_logic_cluster/lc_2/ltout
T_14_4_wire_logic_cluster/lc_3/in_2

End 

Net : fifo_inst.ftdi_output_inst.N_78_cascade_
T_17_9_wire_logic_cluster/lc_4/ltout
T_17_9_wire_logic_cluster/lc_5/in_2

End 

Net : wRxFifoData_2
T_13_6_wire_logic_cluster/lc_7/out
T_13_5_sp4_v_t_46
T_13_7_lc_trk_g3_3
T_13_7_input_2_2
T_13_7_wire_logic_cluster/lc_2/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_3
T_16_7_wire_logic_cluster/lc_6/out
T_15_7_sp4_h_l_4
T_16_7_lc_trk_g2_4
T_16_7_wire_logic_cluster/lc_5/in_3

End 

Net : rTxBusReady
T_15_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g2_7
T_15_11_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_15_11_sp4_h_l_3
T_18_7_sp4_v_t_38
T_18_3_sp4_v_t_46
T_18_0_span4_vert_35
T_18_0_lc_trk_g1_3
T_18_0_wire_io_cluster/io_1/OUT_ENB

T_15_11_wire_logic_cluster/lc_7/out
T_15_11_sp4_h_l_3
T_18_7_sp4_v_t_38
T_18_3_sp4_v_t_46
T_18_0_span4_vert_31
T_18_0_span4_horz_r_1
T_19_0_lc_trk_g1_5
T_19_0_wire_io_cluster/io_1/OUT_ENB

T_15_11_wire_logic_cluster/lc_7/out
T_15_6_sp12_v_t_22
T_15_18_sp12_v_t_22
T_15_23_sp4_v_t_40
T_16_27_sp4_h_l_11
T_19_27_sp4_v_t_46
T_19_31_lc_trk_g0_3
T_19_31_wire_io_cluster/io_0/OUT_ENB

T_15_11_wire_logic_cluster/lc_7/out
T_15_6_sp12_v_t_22
T_15_18_sp12_v_t_22
T_15_23_sp4_v_t_40
T_16_27_sp4_h_l_11
T_19_27_sp4_v_t_46
T_19_31_lc_trk_g1_3
T_19_31_wire_io_cluster/io_1/OUT_ENB

End 

Net : DUT.uart_inst0.tx_dataZ0Z_2
T_16_7_wire_logic_cluster/lc_5/out
T_16_7_lc_trk_g3_5
T_16_7_wire_logic_cluster/lc_4/in_0

End 

Net : P1A4_c
T_15_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_6/in_1

T_15_11_wire_logic_cluster/lc_6/out
T_15_8_sp4_v_t_36
T_12_8_sp4_h_l_1
T_8_8_sp4_h_l_1
T_7_4_sp4_v_t_43
T_7_0_span4_vert_43
T_7_0_lc_trk_g0_3
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_15_11_wire_logic_cluster/lc_6/out
T_14_11_sp12_h_l_0
T_13_11_sp12_v_t_23
T_13_23_sp12_v_t_23
T_13_31_lc_trk_g0_0
T_13_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : P1A3_c
T_17_6_wire_logic_cluster/lc_1/out
T_17_6_lc_trk_g3_1
T_17_6_wire_logic_cluster/lc_1/in_1

T_17_6_wire_logic_cluster/lc_1/out
T_17_0_span12_vert_13
T_17_0_lc_trk_g1_5
T_17_0_wire_io_cluster/io_0/D_OUT_0

T_17_6_wire_logic_cluster/lc_1/out
T_17_4_sp4_v_t_47
T_14_4_sp4_h_l_10
T_10_4_sp4_h_l_6
T_9_0_span4_vert_43
T_5_0_span4_horz_r_3
T_6_0_lc_trk_g1_7
T_6_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : wRxFifoData_3
T_13_6_wire_logic_cluster/lc_3/out
T_13_7_lc_trk_g0_3
T_13_7_wire_logic_cluster/lc_4/in_1

End 

Net : DUT.uart_inst0.tx_dataZ0Z_6
T_16_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g1_1
T_16_9_input_2_0
T_16_9_wire_logic_cluster/lc_0/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_5
T_16_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g1_0
T_16_9_input_2_5
T_16_9_wire_logic_cluster/lc_5/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_7
T_16_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g1_6
T_16_9_input_2_1
T_16_9_wire_logic_cluster/lc_1/in_2

End 

Net : DUT.uart_inst0.tx_dataZ0Z_1
T_16_7_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g0_4
T_16_7_input_2_0
T_16_7_wire_logic_cluster/lc_0/in_2

End 

Net : wRxFifoData_7
T_13_6_wire_logic_cluster/lc_0/out
T_13_7_lc_trk_g1_0
T_13_7_input_2_7
T_13_7_wire_logic_cluster/lc_7/in_2

End 

Net : wRxFifoData_0
T_12_6_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g0_4
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

End 

Net : wRxFifoData_1
T_13_6_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g1_2
T_13_7_input_2_1
T_13_7_wire_logic_cluster/lc_1/in_2

End 

Net : wRxFifoData_4
T_12_6_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g1_6
T_12_7_input_2_1
T_12_7_wire_logic_cluster/lc_1/in_2

End 

Net : wRxFifoData_5
T_13_6_wire_logic_cluster/lc_5/out
T_13_7_lc_trk_g0_5
T_13_7_input_2_5
T_13_7_wire_logic_cluster/lc_5/in_2

End 

Net : wRxFifoData_6
T_12_6_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g1_3
T_12_7_input_2_2
T_12_7_wire_logic_cluster/lc_2/in_2

End 

Net : fifo_inst.ftdi_output_inst.rFifoStateZ0Z_3
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_6/in_3

End 

Net : iTxE_n_c
T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_11_sp4_v_t_47
T_15_11_sp4_h_l_10
T_15_11_lc_trk_g1_7
T_15_11_wire_logic_cluster/lc_3/in_1

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_9_sp4_v_t_36
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_3/in_1

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_18_13_sp4_h_l_1
T_17_9_sp4_v_t_36
T_18_9_sp4_h_l_1
T_17_9_lc_trk_g1_1
T_17_9_wire_logic_cluster/lc_4/in_0

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_1_sp12_v_t_23
T_18_5_lc_trk_g3_0
T_18_5_input_2_1
T_18_5_wire_logic_cluster/lc_1/in_2

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_1_sp12_v_t_23
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_3/in_1

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_1_sp12_v_t_23
T_18_4_lc_trk_g3_3
T_18_4_input_2_0
T_18_4_wire_logic_cluster/lc_0/in_2

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_1_sp12_v_t_23
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_5/in_1

T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_25_sp12_v_t_23
T_18_13_sp12_v_t_23
T_18_1_sp12_v_t_23
T_18_4_lc_trk_g3_3
T_18_4_wire_logic_cluster/lc_1/in_1

End 

Net : ioFifoData_in_0
T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span12_vert_12
T_13_3_sp4_v_t_37
T_12_6_lc_trk_g2_5
T_12_6_wire_logic_cluster/lc_4/in_3

End 

Net : ioFifoData_in_1
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_16
T_15_2_sp4_v_t_40
T_12_6_sp4_h_l_10
T_13_6_lc_trk_g3_2
T_13_6_wire_logic_cluster/lc_2/in_3

End 

Net : ioFifoData_in_2
T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_20
T_19_2_sp4_h_l_2
T_15_2_sp4_h_l_5
T_14_2_sp4_v_t_40
T_13_6_lc_trk_g1_5
T_13_6_wire_logic_cluster/lc_7/in_3

End 

Net : ioFifoData_in_3
T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_12
T_21_2_sp4_v_t_44
T_18_6_sp4_h_l_2
T_14_6_sp4_h_l_2
T_13_6_lc_trk_g0_2
T_13_6_wire_logic_cluster/lc_3/in_3

End 

Net : ioFifoData_in_4
T_19_0_wire_io_cluster/io_1/D_IN_0
T_19_0_span4_vert_12
T_19_2_sp4_v_t_44
T_16_6_sp4_h_l_9
T_12_6_sp4_h_l_9
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_6/in_3

End 

Net : ioFifoData_in_5
T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span4_vert_20
T_15_2_sp4_h_l_9
T_14_2_sp4_v_t_44
T_13_6_lc_trk_g2_1
T_13_6_wire_logic_cluster/lc_5/in_0

End 

Net : ioFifoData_in_6
T_19_31_wire_io_cluster/io_0/D_IN_0
T_19_19_sp12_v_t_23
T_19_7_sp12_v_t_23
T_8_7_sp12_h_l_0
T_9_7_sp4_h_l_3
T_12_3_sp4_v_t_44
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_3/in_3

End 

Net : ioFifoData_in_7
T_19_31_wire_io_cluster/io_1/D_IN_0
T_19_21_sp12_v_t_23
T_19_9_sp12_v_t_23
T_8_9_sp12_h_l_0
T_15_9_sp4_h_l_9
T_14_5_sp4_v_t_44
T_13_6_lc_trk_g3_4
T_13_6_wire_logic_cluster/lc_0/in_3

End 

Net : CONSTANT_ONE_NET
T_14_23_wire_logic_cluster/lc_2/out
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_41
T_18_27_sp4_v_t_42
T_18_31_span4_horz_r_1
T_19_31_lc_trk_g1_5
T_19_31_wire_io_cluster/io_0/D_OUT_0

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g2_0
T_21_10_wire_logic_cluster/lc_7/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g2_0
T_21_10_input_2_2
T_21_10_wire_logic_cluster/lc_2/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g2_0
T_21_10_wire_logic_cluster/lc_3/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g2_0
T_21_10_input_2_4
T_21_10_wire_logic_cluster/lc_4/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g2_0
T_21_10_input_2_0
T_21_10_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g2_0
T_21_10_wire_logic_cluster/lc_1/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_41
T_15_3_lc_trk_g2_4
T_15_3_input_2_0
T_15_3_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_21_9_lc_trk_g0_5
T_21_9_input_2_1
T_21_9_wire_logic_cluster/lc_1/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_21_9_lc_trk_g0_5
T_21_9_wire_logic_cluster/lc_2/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_21_9_lc_trk_g0_5
T_21_9_input_2_3
T_21_9_wire_logic_cluster/lc_3/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_21_9_lc_trk_g0_5
T_21_9_wire_logic_cluster/lc_4/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_21_9_lc_trk_g0_5
T_21_9_input_2_5
T_21_9_wire_logic_cluster/lc_5/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_21_9_lc_trk_g0_5
T_21_9_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_18_13_sp4_h_l_5
T_21_9_sp4_v_t_40
T_22_9_sp4_h_l_5
T_21_9_lc_trk_g0_5
T_21_9_input_2_7
T_21_9_wire_logic_cluster/lc_7/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_45
T_15_2_lc_trk_g3_5
T_15_2_input_2_2
T_15_2_wire_logic_cluster/lc_2/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_41
T_15_2_lc_trk_g2_1
T_15_2_input_2_3
T_15_2_wire_logic_cluster/lc_3/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_45
T_15_2_lc_trk_g3_5
T_15_2_input_2_4
T_15_2_wire_logic_cluster/lc_4/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_41
T_15_2_lc_trk_g2_1
T_15_2_input_2_5
T_15_2_wire_logic_cluster/lc_5/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_41
T_15_2_lc_trk_g2_1
T_15_2_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_41
T_15_2_lc_trk_g2_1
T_15_2_input_2_7
T_15_2_wire_logic_cluster/lc_7/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_45
T_15_2_lc_trk_g3_5
T_15_2_input_2_0
T_15_2_wire_logic_cluster/lc_0/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_15_13_sp12_h_l_0
T_16_13_sp4_h_l_3
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_45
T_15_1_sp4_v_t_41
T_15_2_lc_trk_g2_1
T_15_2_input_2_1
T_15_2_wire_logic_cluster/lc_1/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_15_1_lc_trk_g1_3
T_15_1_wire_logic_cluster/lc_1/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_15_1_lc_trk_g0_3
T_15_1_wire_logic_cluster/lc_2/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_15_1_lc_trk_g1_3
T_15_1_wire_logic_cluster/lc_3/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_15_1_lc_trk_g1_3
T_15_1_input_2_4
T_15_1_wire_logic_cluster/lc_4/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_15_1_lc_trk_g1_3
T_15_1_wire_logic_cluster/lc_5/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_15_1_lc_trk_g1_3
T_15_1_input_2_6
T_15_1_wire_logic_cluster/lc_6/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_15_1_lc_trk_g0_3
T_15_1_input_2_7
T_15_1_wire_logic_cluster/lc_7/in_2

T_14_23_wire_logic_cluster/lc_2/out
T_14_13_sp12_v_t_23
T_14_1_sp12_v_t_23
T_15_1_sp12_h_l_0
T_14_1_sp4_h_l_1
T_13_0_span4_vert_1
T_13_0_lc_trk_g0_1
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : rTxBusReady_rep0_i_ess
T_18_4_wire_logic_cluster/lc_3/out
T_18_4_sp4_h_l_11
T_17_0_span4_vert_46
T_16_3_lc_trk_g3_6
T_16_3_wire_logic_cluster/lc_1/in_0

End 

Net : rTxBusReady_rep1_i_ess
T_18_4_wire_logic_cluster/lc_0/out
T_18_3_lc_trk_g1_0
T_18_3_wire_logic_cluster/lc_3/in_0

End 

Net : rTxBusReady_rep2_i_ess
T_18_4_wire_logic_cluster/lc_5/out
T_17_4_sp4_h_l_2
T_20_0_span4_vert_39
T_20_2_lc_trk_g3_2
T_20_2_wire_logic_cluster/lc_6/in_3

End 

Net : rTxBusReady_rep3_i_ess
T_18_4_wire_logic_cluster/lc_1/out
T_18_0_span12_vert_9
T_18_1_lc_trk_g2_1
T_18_1_wire_logic_cluster/lc_7/in_0

End 

Net : BTN_N_c
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_9_sp12_v_t_23
T_16_21_sp12_v_t_23
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : N_1239_i
T_16_3_wire_logic_cluster/lc_1/out
T_17_0_span4_vert_43
T_13_0_span4_horz_r_3
T_13_0_lc_trk_g1_3
T_13_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_1240_i
T_18_3_wire_logic_cluster/lc_3/out
T_16_3_sp4_h_l_3
T_15_0_span4_vert_27
T_15_0_lc_trk_g0_3
T_15_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : N_1241_i
T_20_2_wire_logic_cluster/lc_6/out
T_19_2_sp4_h_l_4
T_22_0_span4_vert_17
T_22_0_lc_trk_g1_1
T_22_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_1242_i
T_18_1_wire_logic_cluster/lc_7/out
T_18_1_sp4_h_l_3
T_21_0_span4_vert_3
T_21_0_lc_trk_g1_3
T_21_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : P1A1_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_13_3_lc_trk_g1_1
T_13_3_input_2_0
T_13_3_wire_logic_cluster/lc_0/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_15_3_lc_trk_g3_1
T_15_3_input_2_2
T_15_3_wire_logic_cluster/lc_2/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_15_3_lc_trk_g3_1
T_15_3_wire_logic_cluster/lc_5/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_16_3_lc_trk_g2_4
T_16_3_wire_logic_cluster/lc_3/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_17_0_span4_vert_25
T_17_2_lc_trk_g1_4
T_17_2_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_16_3_lc_trk_g2_4
T_16_3_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_18_3_sp4_h_l_1
T_17_3_sp4_v_t_42
T_16_4_lc_trk_g3_2
T_16_4_input_2_7
T_16_4_wire_logic_cluster/lc_7/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_18_3_sp4_h_l_1
T_17_3_sp4_v_t_42
T_16_4_lc_trk_g3_2
T_16_4_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_14_3_sp4_h_l_1
T_18_3_sp4_h_l_1
T_17_3_sp4_v_t_42
T_16_4_lc_trk_g3_2
T_16_4_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_10_5_sp12_h_l_0
T_15_5_lc_trk_g1_4
T_15_5_wire_logic_cluster/lc_7/in_0

End 

Net : PLL_BUFFER_top_pll_inst.top_pll_inst_LOCK_THRU_CO
T_12_31_wire_pll/LOCK
T_1_30_lc_trk_g2_1
T_1_30_wire_logic_cluster/lc_0/in_3

End 

Net : wPllLocked
T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_2_26_sp12_h_l_0
T_13_14_sp12_v_t_23
T_13_12_sp4_v_t_47
T_14_12_sp4_h_l_3
T_17_8_sp4_v_t_44
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_1/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_7_6_sp4_h_l_7
T_11_6_sp4_h_l_7
T_14_2_sp4_v_t_36
T_14_5_lc_trk_g0_4
T_14_5_input_2_6
T_14_5_wire_logic_cluster/lc_6/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_26_sp12_v_t_23
T_1_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_13_2_sp12_v_t_23
T_13_0_span4_vert_47
T_13_3_lc_trk_g0_7
T_13_3_input_2_7
T_13_3_wire_logic_cluster/lc_7/in_2

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_9_6_sp4_h_l_9
T_13_6_sp4_h_l_0
T_16_2_sp4_v_t_37
T_15_4_lc_trk_g1_0
T_15_4_wire_logic_cluster/lc_2/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_9_6_sp4_h_l_9
T_13_6_sp4_h_l_0
T_16_2_sp4_v_t_37
T_16_4_lc_trk_g3_0
T_16_4_wire_logic_cluster/lc_5/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_9_6_sp4_h_l_9
T_13_6_sp4_h_l_9
T_16_2_sp4_v_t_44
T_15_3_lc_trk_g3_4
T_15_3_wire_logic_cluster/lc_6/in_1

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_9_6_sp4_h_l_9
T_12_2_sp4_v_t_44
T_12_0_span4_vert_20
T_12_0_lc_trk_g1_4
T_12_0_wire_gbuf/in

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_7_6_sp4_h_l_7
T_11_6_sp4_h_l_7
T_15_6_sp4_h_l_10
T_18_2_sp4_v_t_47
T_17_4_lc_trk_g0_1
T_17_4_wire_logic_cluster/lc_3/in_0

T_1_30_wire_logic_cluster/lc_0/out
T_1_18_sp12_v_t_23
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_9_6_sp4_h_l_9
T_13_6_sp4_h_l_0
T_16_2_sp4_v_t_37
T_16_3_lc_trk_g3_5
T_16_3_input_2_4
T_16_3_wire_logic_cluster/lc_4/in_2

End 

Net : wPllLocked_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_1_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_3_glb2local_0
T_13_3_lc_trk_g0_4
T_13_3_wire_logic_cluster/lc_0/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_2_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_2_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_2_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_1_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_1_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_1_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_1_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_1_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_1_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_2_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_2_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_2_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_2_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_2_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_2_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_2_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_2_glb2local_0
T_17_2_lc_trk_g0_4
T_17_2_wire_logic_cluster/lc_7/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_4_glb2local_1
T_16_4_lc_trk_g0_5
T_16_4_wire_logic_cluster/lc_7/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_3_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_8_glb2local_0
T_13_8_lc_trk_g0_4
T_13_8_wire_logic_cluster/lc_0/in_0

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_10_glb2local_2
T_12_10_lc_trk_g0_6
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_10_glb2local_0
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_5/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_8_glb2local_0
T_16_8_lc_trk_g0_4
T_16_8_input_2_4
T_16_8_wire_logic_cluster/lc_4/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_8_glb2local_2
T_18_8_lc_trk_g0_6
T_18_8_wire_logic_cluster/lc_3/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_glb2local_2
T_17_9_lc_trk_g0_6
T_17_9_wire_logic_cluster/lc_5/in_1

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_9_glb2local_3
T_18_9_lc_trk_g0_7
T_18_9_input_2_5
T_18_9_wire_logic_cluster/lc_5/in_2

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_9_glb2local_3
T_18_9_lc_trk_g0_7
T_18_9_wire_logic_cluster/lc_2/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_10_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_10_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_10_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_10_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_11_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_11_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_10_glb2local_2
T_20_10_lc_trk_g0_6
T_20_10_wire_logic_cluster/lc_3/in_3

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_30_glb2local_1
T_12_30_lc_trk_g0_5
T_12_30_wire_logic_cluster/lc_3/in_0

End 

Net : wPllLocked_i
T_12_30_wire_logic_cluster/lc_3/out
T_12_31_lc_trk_g0_3
T_12_31_wire_gbuf/in

End 

Net : wPllLocked_i_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_9_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_8_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_glb2local_1
T_12_5_lc_trk_g0_5
T_12_5_wire_logic_cluster/lc_1/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_4_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_4_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_glb2local_1
T_14_5_lc_trk_g0_5
T_14_5_wire_logic_cluster/lc_7/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_glb2local_1
T_14_5_lc_trk_g0_5
T_14_5_wire_logic_cluster/lc_2/in_3

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_6_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_5_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_5_glb2local_0
T_18_5_lc_trk_g0_4
T_18_5_wire_logic_cluster/lc_2/in_0

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_4_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_4_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_4_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_4_wire_logic_cluster/lc_5/s_r

End 

Net : clk_48mhz
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_1_wire_logic_cluster/lc_3/clk

End 

Net : iRxF_n_c
T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_18_11_sp4_v_t_45
T_15_11_sp4_h_l_8
T_15_11_lc_trk_g0_5
T_15_11_wire_logic_cluster/lc_3/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_7_11_sp12_h_l_0
T_14_11_sp4_h_l_9
T_17_7_sp4_v_t_44
T_16_10_lc_trk_g3_4
T_16_10_wire_logic_cluster/lc_3/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_7_11_sp12_h_l_0
T_14_11_sp4_h_l_9
T_17_7_sp4_v_t_44
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_4/in_1

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_27_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_3_sp12_v_t_23
T_18_6_lc_trk_g3_3
T_18_6_wire_logic_cluster/lc_7/in_1

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_27_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_3_sp12_v_t_23
T_18_5_lc_trk_g3_4
T_18_5_wire_logic_cluster/lc_1/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_27_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_3_sp12_v_t_23
T_18_4_lc_trk_g2_7
T_18_4_wire_logic_cluster/lc_3/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_27_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_3_sp12_v_t_23
T_18_4_lc_trk_g2_7
T_18_4_wire_logic_cluster/lc_0/in_3

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_27_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_3_sp12_v_t_23
T_18_4_lc_trk_g2_7
T_18_4_wire_logic_cluster/lc_5/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_27_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_3_sp12_v_t_23
T_18_4_lc_trk_g2_7
T_18_4_wire_logic_cluster/lc_1/in_0

T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_23_sp12_v_t_23
T_18_11_sp12_v_t_23
T_7_11_sp12_h_l_0
T_14_11_sp4_h_l_9
T_17_7_sp4_v_t_44
T_17_3_sp4_v_t_40
T_17_5_lc_trk_g2_5
T_17_5_wire_logic_cluster/lc_6/in_1

End 

