// Seed: 4238719810
`celldefine `default_nettype id_1
module module_0 (
    output id_1,
    input reg id_2
    , id_3,
    output id_4
);
  reg id_5;
  always @(posedge 1) begin
    {id_4, 1, id_5, 1, 1, id_1, id_3, id_3, (~id_4), 1, id_3[1 : 1]} <= id_2[1'b0];
  end
endmodule
