

================================================================
== Vitis HLS Report for 'GBM_Pipeline_VITIS_LOOP_28_360'
================================================================
* Date:           Sun Jan 12 21:09:27 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        GBM
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      227|      227|  1.816 us|  1.816 us|  200|  200|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_3  |      225|      225|        34|          4|          1|    49|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|    1699|    3548|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     210|    -|
|Register         |        -|     -|     477|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|    2176|    3822|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |               Instance               |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U604   |dadd_64ns_64ns_64_5_full_dsp_1   |        0|   3|  445|   767|    0|
    |dexp_64ns_64ns_64_12_full_dsp_1_U606  |dexp_64ns_64ns_64_12_full_dsp_1  |        0|  26|  955|  2567|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U605    |dmul_64ns_64ns_64_5_max_dsp_1    |        0|  11|  299|   214|    0|
    +--------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                 |                                 |        0|  40| 1699|  3548|    0|
    +--------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_148_p2                     |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage1_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_142_p2                    |      icmp|   0|  0|  13|           6|           5|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  32|          15|          10|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_40             |   9|          2|    6|         12|
    |ap_sig_allocacmp_mul204_60_load   |   9|          2|   64|        128|
    |gmem_60_blk_n_R                   |   9|          2|    1|          2|
    |grp_fu_116_p0                     |  20|          4|   64|        256|
    |grp_fu_116_p1                     |  20|          4|   64|        256|
    |j_fu_66                           |   9|          2|    6|         12|
    |mul204_60_fu_62                   |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 210|         45|  281|        821|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |exponent_reg_241                           |  64|   0|   64|          0|
    |gmem_60_addr_read_reg_221                  |  64|   0|   64|          0|
    |icmp_ln28_reg_217                          |   1|   0|    1|          0|
    |j_fu_66                                    |   6|   0|    6|          0|
    |mul15_s_reg_231                            |  64|   0|   64|          0|
    |mul16_s_reg_236                            |  64|   0|   64|          0|
    |mul204_60_fu_62                            |  64|   0|   64|          0|
    |tmp_s_reg_246                              |  64|   0|   64|          0|
    |icmp_ln28_reg_217                          |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 477|  32|  414|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  GBM_Pipeline_VITIS_LOOP_28_360|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  GBM_Pipeline_VITIS_LOOP_28_360|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  GBM_Pipeline_VITIS_LOOP_28_360|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  GBM_Pipeline_VITIS_LOOP_28_360|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  GBM_Pipeline_VITIS_LOOP_28_360|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  GBM_Pipeline_VITIS_LOOP_28_360|  return value|
|S0                        |   in|   64|     ap_none|                              S0|        scalar|
|m_axi_gmem_60_0_AWVALID   |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWREADY   |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWADDR    |  out|   64|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWID      |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWLEN     |  out|   32|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWSIZE    |  out|    3|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWBURST   |  out|    2|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWLOCK    |  out|    2|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWCACHE   |  out|    4|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWPROT    |  out|    3|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWQOS     |  out|    4|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWREGION  |  out|    4|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_AWUSER    |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_WVALID    |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_WREADY    |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_WDATA     |  out|   64|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_WSTRB     |  out|    8|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_WLAST     |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_WID       |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_WUSER     |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARVALID   |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARREADY   |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARADDR    |  out|   64|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARID      |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARLEN     |  out|   32|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARSIZE    |  out|    3|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARBURST   |  out|    2|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARLOCK    |  out|    2|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARCACHE   |  out|    4|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARPROT    |  out|    3|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARQOS     |  out|    4|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARREGION  |  out|    4|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_ARUSER    |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RVALID    |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RREADY    |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RDATA     |   in|   64|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RLAST     |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RID       |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RFIFONUM  |   in|    9|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RUSER     |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_RRESP     |   in|    2|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_BVALID    |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_BREADY    |  out|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_BRESP     |   in|    2|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_BID       |   in|    1|       m_axi|                         gmem_60|       pointer|
|m_axi_gmem_60_0_BUSER     |   in|    1|       m_axi|                         gmem_60|       pointer|
|sext_ln28_60              |   in|   61|     ap_none|                    sext_ln28_60|        scalar|
|sigma                     |   in|   64|     ap_none|                           sigma|        scalar|
|sqrt_deltat               |   in|   64|     ap_none|                     sqrt_deltat|        scalar|
|drift                     |   in|   64|     ap_none|                           drift|        scalar|
|mul204_60_out             |  out|   64|      ap_vld|                   mul204_60_out|       pointer|
|mul204_60_out_ap_vld      |  out|    1|      ap_vld|                   mul204_60_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 4, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mul204_60 = alloca i32 1"   --->   Operation 37 'alloca' 'mul204_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 38 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%drift_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %drift"   --->   Operation 39 'read' 'drift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sqrt_deltat_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrt_deltat"   --->   Operation 40 'read' 'sqrt_deltat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sigma_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sigma"   --->   Operation 41 'read' 'sigma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln28_60_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln28_60"   --->   Operation 42 'read' 'sext_ln28_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%S0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %S0"   --->   Operation 43 'read' 'S0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln28_60_cast = sext i61 %sext_ln28_60_read"   --->   Operation 44 'sext' 'sext_ln28_60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_60, void @empty_235, i32 0, i32 0, void @empty_312, i32 64, i32 0, void @empty_60, void @empty_0, void @empty_312, i32 16, i32 16, i32 16, i32 16, void @empty_312, void @empty_312, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.40ns)   --->   "%store_ln28 = store i6 0, i6 %j" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 46 'store' 'store_ln28' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 47 [1/1] (0.40ns)   --->   "%store_ln0 = store i64 %S0_read, i64 %mul204_60"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21.60"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j_40 = load i6 %j" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 49 'load' 'j_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem_60"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.71ns)   --->   "%icmp_ln28 = icmp_eq  i6 %j_40, i6 49" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 51 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.71ns)   --->   "%add_ln28 = add i6 %j_40, i6 1" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 52 'add' 'add_ln28' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc21.60.split, void %for.inc24.60.exitStub" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 53 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.40ns)   --->   "%store_ln28 = store i6 %add_ln28, i6 %j" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 54 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_60_addr = getelementptr i64 %gmem_60, i64 %sext_ln28_60_cast" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 55 'getelementptr' 'gmem_60_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (7.04ns)   --->   "%gmem_60_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_60_addr" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29]   --->   Operation 56 'read' 'gmem_60_addr_read' <Predicate = (!icmp_ln28)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 6.25>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%random_val = bitcast i64 %gmem_60_addr_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:29]   --->   Operation 57 'bitcast' 'random_val' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 58 [5/5] (6.25ns)   --->   "%mul15_s = dmul i64 %random_val, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 58 'dmul' 'mul15_s' <Predicate = (!icmp_ln28)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.25>
ST_4 : Operation 59 [4/5] (6.25ns)   --->   "%mul15_s = dmul i64 %random_val, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 59 'dmul' 'mul15_s' <Predicate = (!icmp_ln28)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.25>
ST_5 : Operation 60 [3/5] (6.25ns)   --->   "%mul15_s = dmul i64 %random_val, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 60 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.25>
ST_6 : Operation 61 [2/5] (6.25ns)   --->   "%mul15_s = dmul i64 %random_val, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 61 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.25>
ST_7 : Operation 62 [1/5] (6.25ns)   --->   "%mul15_s = dmul i64 %random_val, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 62 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.25>
ST_8 : Operation 63 [5/5] (6.25ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 63 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.25>
ST_9 : Operation 64 [4/5] (6.25ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 64 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.25>
ST_10 : Operation 65 [3/5] (6.25ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 65 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.25>
ST_11 : Operation 66 [2/5] (6.25ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 66 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.25>
ST_12 : Operation 67 [1/5] (6.25ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 67 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.46>
ST_13 : Operation 68 [5/5] (5.46ns)   --->   "%exponent = dadd i64 %drift_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 68 'dadd' 'exponent' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.46>
ST_14 : Operation 69 [4/5] (5.46ns)   --->   "%exponent = dadd i64 %drift_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 69 'dadd' 'exponent' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.46>
ST_15 : Operation 70 [3/5] (5.46ns)   --->   "%exponent = dadd i64 %drift_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 70 'dadd' 'exponent' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.46>
ST_16 : Operation 71 [2/5] (5.46ns)   --->   "%exponent = dadd i64 %drift_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 71 'dadd' 'exponent' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.46>
ST_17 : Operation 72 [1/5] (5.46ns)   --->   "%exponent = dadd i64 %drift_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:30]   --->   Operation 72 'dadd' 'exponent' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.42>
ST_18 : Operation 73 [12/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 73 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.42>
ST_19 : Operation 74 [11/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 74 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.42>
ST_20 : Operation 75 [10/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 75 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.42>
ST_21 : Operation 76 [9/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 76 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.42>
ST_22 : Operation 77 [8/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 77 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.42>
ST_23 : Operation 78 [7/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 78 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.42>
ST_24 : Operation 79 [6/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 79 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.42>
ST_25 : Operation 80 [5/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 80 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.42>
ST_26 : Operation 81 [4/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 81 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.42>
ST_27 : Operation 82 [3/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 82 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.42>
ST_28 : Operation 83 [2/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 83 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.42>
ST_29 : Operation 84 [1/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %exponent" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 84 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.25>
ST_30 : Operation 85 [1/1] (0.00ns)   --->   "%mul204_60_load = load i64 %mul204_60" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 85 'load' 'mul204_60_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 86 [5/5] (6.25ns)   --->   "%mul20_s = dmul i64 %mul204_60_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 86 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 96 [1/1] (0.00ns)   --->   "%mul204_60_load_1 = load i64 %mul204_60"   --->   Operation 96 'load' 'mul204_60_load_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mul204_60_out, i64 %mul204_60_load_1"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 98 [1/1] (0.40ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.40>

State 31 <SV = 30> <Delay = 6.25>
ST_31 : Operation 87 [4/5] (6.25ns)   --->   "%mul20_s = dmul i64 %mul204_60_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 87 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.25>
ST_32 : Operation 88 [3/5] (6.25ns)   --->   "%mul20_s = dmul i64 %mul204_60_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 88 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.25>
ST_33 : Operation 89 [2/5] (6.25ns)   --->   "%mul20_s = dmul i64 %mul204_60_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 89 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.65>
ST_34 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_312" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 90 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_311" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 92 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 93 [1/5] (6.25ns)   --->   "%mul20_s = dmul i64 %mul204_60_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 93 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 94 [1/1] (0.40ns)   --->   "%store_ln31 = store i64 %mul20_s, i64 %mul204_60" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:31]   --->   Operation 94 'store' 'store_ln31' <Predicate = true> <Delay = 0.40>
ST_34 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc21.60" [C:/Users/steve/thesis-monte-carlo/GBM/test_optimized.c:28]   --->   Operation 95 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ S0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln28_60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sqrt_deltat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ drift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul204_60_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mul204_60              (alloca           ) [ 01111111111111111111111111111111111]
j                      (alloca           ) [ 01000000000000000000000000000000000]
drift_read             (read             ) [ 01111111111111111100000000000000000]
sqrt_deltat_read       (read             ) [ 01111111111110000000000000000000000]
sigma_read             (read             ) [ 01111111000000000000000000000000000]
sext_ln28_60_read      (read             ) [ 00000000000000000000000000000000000]
S0_read                (read             ) [ 00000000000000000000000000000000000]
sext_ln28_60_cast      (sext             ) [ 00100000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000]
store_ln28             (store            ) [ 00000000000000000000000000000000000]
store_ln0              (store            ) [ 00000000000000000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000000000000000]
j_40                   (load             ) [ 00000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000000000000000000000000]
icmp_ln28              (icmp             ) [ 01111111111111111111111111111110000]
add_ln28               (add              ) [ 00000000000000000000000000000000000]
br_ln28                (br               ) [ 00000000000000000000000000000000000]
store_ln28             (store            ) [ 00000000000000000000000000000000000]
gmem_60_addr           (getelementptr    ) [ 00000000000000000000000000000000000]
gmem_60_addr_read      (read             ) [ 00010000000000000000000000000000000]
random_val             (bitcast          ) [ 01111111000000000000000000000000000]
mul15_s                (dmul             ) [ 01111000111110000000000000000000000]
mul16_s                (dmul             ) [ 01111000000001111100000000000000000]
exponent               (dadd             ) [ 01111000000000000011111111111100000]
tmp_s                  (dexp             ) [ 01111000000000000000000000000011111]
mul204_60_load         (load             ) [ 01111000000000000000000000000001111]
specpipeline_ln28      (specpipeline     ) [ 00000000000000000000000000000000000]
speclooptripcount_ln28 (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln28      (specloopname     ) [ 00000000000000000000000000000000000]
mul20_s                (dmul             ) [ 00000000000000000000000000000000000]
store_ln31             (store            ) [ 00000000000000000000000000000000000]
br_ln28                (br               ) [ 00000000000000000000000000000000000]
mul204_60_load_1       (load             ) [ 00000000000000000000000000000000000]
write_ln0              (write            ) [ 00000000000000000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_60">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_60"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln28_60">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln28_60"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sigma">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sqrt_deltat">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_deltat"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="drift">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="drift"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul204_60_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul204_60_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_235"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_312"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_311"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="mul204_60_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mul204_60/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="drift_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="drift_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sqrt_deltat_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sqrt_deltat_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sigma_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigma_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln28_60_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="61" slack="0"/>
<pin id="90" dir="0" index="1" bw="61" slack="0"/>
<pin id="91" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln28_60_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="S0_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="S0_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="gmem_60_addr_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_60_addr_read/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln0_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/30 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="12"/>
<pin id="114" dir="0" index="1" bw="64" slack="1"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="exponent/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="1"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul15_s/3 mul16_s/8 mul20_s/30 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="1"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln28_60_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="61" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_60_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln28_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_40_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_40/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln28_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln28_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln28_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="gmem_60_addr_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="1"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_60_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="random_val_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="random_val/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mul204_60_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="29"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mul204_60_load/30 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln31_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="33"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/34 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mul204_60_load_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="29"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mul204_60_load_1/30 "/>
</bind>
</comp>

<comp id="182" class="1005" name="mul204_60_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="mul204_60 "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="197" class="1005" name="drift_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="12"/>
<pin id="199" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="drift_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="sqrt_deltat_read_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="7"/>
<pin id="204" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sqrt_deltat_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="sigma_read_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="2"/>
<pin id="209" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sigma_read "/>
</bind>
</comp>

<comp id="212" class="1005" name="sext_ln28_60_cast_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_60_cast "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln28_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="221" class="1005" name="gmem_60_addr_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem_60_addr_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="random_val_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="random_val "/>
</bind>
</comp>

<comp id="231" class="1005" name="mul15_s_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul15_s "/>
</bind>
</comp>

<comp id="236" class="1005" name="mul16_s_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul16_s "/>
</bind>
</comp>

<comp id="241" class="1005" name="exponent_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="exponent "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_s_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="251" class="1005" name="mul204_60_load_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul204_60_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="88" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="94" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="159" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="177"><net_src comp="116" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="178" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="185"><net_src comp="62" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="66" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="200"><net_src comp="70" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="205"><net_src comp="76" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="210"><net_src comp="82" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="215"><net_src comp="125" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="220"><net_src comp="142" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="100" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="229"><net_src comp="165" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="234"><net_src comp="116" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="239"><net_src comp="116" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="244"><net_src comp="112" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="249"><net_src comp="120" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="254"><net_src comp="169" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_60 | {}
	Port: mul204_60_out | {30 }
 - Input state : 
	Port: GBM_Pipeline_VITIS_LOOP_28_360 : S0 | {1 }
	Port: GBM_Pipeline_VITIS_LOOP_28_360 : gmem_60 | {2 }
	Port: GBM_Pipeline_VITIS_LOOP_28_360 : sext_ln28_60 | {1 }
	Port: GBM_Pipeline_VITIS_LOOP_28_360 : sigma | {1 }
	Port: GBM_Pipeline_VITIS_LOOP_28_360 : sqrt_deltat | {1 }
	Port: GBM_Pipeline_VITIS_LOOP_28_360 : drift | {1 }
  - Chain level:
	State 1
		store_ln28 : 1
		j_40 : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		store_ln28 : 3
	State 2
		gmem_60_addr_read : 1
	State 3
		mul15_s : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		mul20_s : 1
		write_ln0 : 1
	State 31
	State 32
	State 33
	State 34
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   dexp   |           grp_fu_120          |    26   |   955   |   2567  |
|----------|-------------------------------|---------|---------|---------|
|   dadd   |           grp_fu_112          |    3    |   445   |   767   |
|----------|-------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_116          |    11   |   299   |   214   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln28_fu_142       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln28_fu_148        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |     drift_read_read_fu_70     |    0    |    0    |    0    |
|          |  sqrt_deltat_read_read_fu_76  |    0    |    0    |    0    |
|   read   |     sigma_read_read_fu_82     |    0    |    0    |    0    |
|          |  sext_ln28_60_read_read_fu_88 |    0    |    0    |    0    |
|          |       S0_read_read_fu_94      |    0    |    0    |    0    |
|          | gmem_60_addr_read_read_fu_100 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_105    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |    sext_ln28_60_cast_fu_125   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    40   |   1699  |   3574  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    drift_read_reg_197   |   64   |
|     exponent_reg_241    |   64   |
|gmem_60_addr_read_reg_221|   64   |
|    icmp_ln28_reg_217    |    1   |
|        j_reg_190        |    6   |
|     mul15_s_reg_231     |   64   |
|     mul16_s_reg_236     |   64   |
|  mul204_60_load_reg_251 |   64   |
|    mul204_60_reg_182    |   64   |
|    random_val_reg_226   |   64   |
|sext_ln28_60_cast_reg_212|   64   |
|    sigma_read_reg_207   |   64   |
| sqrt_deltat_read_reg_202|   64   |
|      tmp_s_reg_246      |   64   |
+-------------------------+--------+
|          Total          |   775  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_116 |  p0  |   5  |  64  |   320  ||    0    ||    26   |
| grp_fu_116 |  p1  |   3  |  64  |   192  ||    0    ||    14   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   512  || 0.981143||    0    ||    40   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  1699  |  3574  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   40   |
|  Register |    -   |    -   |   775  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |    0   |  2474  |  3614  |
+-----------+--------+--------+--------+--------+
