

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-81f06f4dfacce9460dffe8b3842afa7b201b4af9_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                        14.05MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
f2bb7d2b51ca0cb3858841b3824d1fe9  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_UNwcyK
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nCa7Ja"
Running: cat _ptx_nCa7Ja | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_AU12VA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_AU12VA --output-file  /dev/null 2> _ptx_nCa7Jainfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nCa7Ja _ptx2_AU12VA _ptx_nCa7Jainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1393059
gpu_sim_insn = 224892096
gpu_ipc =     161.4376
gpu_tot_sim_cycle = 1615209
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     139.2341
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 73846
gpu_stall_icnt2sh    = 283802
partiton_reqs_in_parallel = 30573452
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9470
partiton_level_parallism_total  =      18.9285
partiton_reqs_in_parallel_util = 30573452
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1391125
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9775
partiton_level_parallism_util_total  =      21.9775
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      27.0432 GB/Sec
L2_BW_total  =      23.3238 GB/Sec
gpu_total_sim_rate=111942

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7041, 5588, 6066, 5581, 6577, 5573, 6110, 5606, 7038, 5572, 6057, 5565, 6567, 5568, 6102, 5606, 6864, 5432, 5911, 5429, 6407, 5437, 5953, 5464, 6682, 5290, 5752, 5280, 6241, 5281, 5797, 5316, 6505, 5146, 5599, 5146, 6066, 5132, 5631, 5169, 6138, 4853, 5285, 4849, 5726, 4851, 5324, 4875, 6139, 4853, 5282, 4856, 5723, 4843, 5319, 4874, 5957, 4711, 5130, 4712, 5558, 4709, 5161, 4739, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 283456
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 267590
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10980
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360088	W0_Idle:11524835	W0_Scoreboard:58409412	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 872 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3787 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 1615208 
mrq_lat_table:52271 	4100 	7000 	18979 	33386 	20871 	14822 	13693 	14249 	1850 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185019 	151075 	18029 	4614 	3027 	0 	6110 	10092 	16506 	2819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72171 	120474 	9253 	240 	148574 	7299 	334 	113 	447 	3027 	0 	6222 	12859 	13627 	2819 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	59118 	97312 	41242 	2983 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	259 	121 	22 	1 	24 	3 	17 	26 	22 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69        91        95        26        33        43        51        51        52        48        44        85        85        60        76 
dram[1]:        77        71        95        87        27        32        25        26        55        52        30        72        85        85        69        61 
dram[2]:        86        80        95        93        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        79       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        73       100        86        34        43        26        42        59        68        45        35        85        85        66        60 
dram[5]:        77        70        90        70        26        41        28        34        60        60        51        34        85        85        69        69 
dram[6]:        75        55        85        68        27        26        33        34        68        50        51        39        85        85        68        77 
dram[7]:        68        60        86        92        27        26        34        41        60        68        43        43        85        85        74        61 
dram[8]:        67        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        68        77        88        86        42        35        34        43        51        43        54        43        85        85        86        69 
dram[10]:        77        69        87        83        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    134538    134539    131500    131501    131641    131587    150723    150719    150386    150386    149774    149767    149521    149524    145684    145616 
dram[1]:    134537    134537    131481    131460    131644    131582    150703    150703    150390    150396    149759    149758    149528    149523    145304    145609 
dram[2]:    134532    134531    131462    131465    131630    131565    150700    150717    150396    150392    149759    149759    149474    149468    145692    145682 
dram[3]:    134536    134562    131466    131458    131625    131562    150714    150700    150391    150393    149761    149761    149485    149498    145681    145605 
dram[4]:    134562    134537    131457    131456    131618    131560    150705    150688    150422    150404    149761    149650    149499    149478    128604    130630 
dram[5]:    134517    134539    131439    131454    131665    131612    150715    150717    150403    150405    149649    149669    149477    149491    130508    128640 
dram[6]:    134538    134561    131455    131483    131666    131604    150717    150710    150379    150378    149668    149638    149491    149532    130493    128649 
dram[7]:    146362    146212    131484    131494    131656    131592    150707    150706    150372    150372    149666    149665    149532    149460    128644    130573 
dram[8]:    146322    146125    131495    131491    131630    131565    150707    150708    150412    150410    149680    149679    149459    149458    128533    130515 
dram[9]:    146202    146335    131511    131503    131666    131608    150700    150695    150409    150413    149686    149697    149513    149536    128470    130747 
dram[10]:    146188    146116    131503    131503    131706    131649    150678    150672    150415    150415    149679    149764    149546    149539    128371    130677 
average row accesses per activate:
dram[0]:  5.112108  5.310502  5.384615  5.636793  4.255605  4.449541  4.444445  4.911917  4.676768  4.714286  3.880342  4.107143  5.805555  5.929824  5.532663  5.826530 
dram[1]:  5.437209  5.035714  5.712919  5.926108  3.995781  4.322727  4.246511  4.500000  4.646766  4.777202  3.890295  4.056522  5.705555  5.701657  5.705000  5.735450 
dram[2]:  5.325688  5.273973  5.674641  5.606796  4.436620  4.850746  4.421801  4.521951  4.801021  4.729592  3.943965  3.900862  5.681081  5.615385  5.671717  6.015625 
dram[3]:  4.766667  4.934210  5.909091  5.939394  4.328829  4.625000  4.273585  4.581281  4.751244  4.823232  3.969957  4.431280  5.321243  5.736264  5.729064  5.554455 
dram[4]:  5.021008  5.060606  5.582160  5.439815  4.379630  4.802031  4.500000  4.714286  4.663366  4.963351  4.137168  4.102679  5.731843  6.047059  5.608040  5.306220 
dram[5]:  4.789916  5.348624  5.625592  5.687805  4.342466  4.603865  4.121622  4.623763  4.239631  4.608911  4.209091  4.473684  6.051136  5.827586  5.415459  5.685279 
dram[6]:  5.026087  4.769231  5.437788  5.273585  4.142222  4.373832  4.200913  4.752525  4.600985  4.549505  4.339535  4.643564  5.763736  6.260355  5.683673  6.069149 
dram[7]:  4.809917  4.899159  5.269406  5.753695  4.292793  4.458333  4.111111  4.600985  4.658291  4.973958  4.263889  4.452381  6.040000  5.632432  5.201878  5.338164 
dram[8]:  4.978355  4.939655  5.533019  5.904040  4.502326  4.456731  4.399061  4.509804  4.574879  4.776650  4.374408  4.400943  5.550802  6.011364  5.432836  5.445545 
dram[9]:  5.105263  5.069869  5.544186  5.818627  4.655340  4.660099  4.364486  4.446602  4.886598  5.069519  4.223744  4.199074  5.808743  6.022472  5.439024  5.514563 
dram[10]:  5.034782  4.914163  5.430555  5.440367  4.370370  4.345794  4.542453  4.740000  4.872449  4.912371  4.065217  4.120000  5.926966  6.130177  5.097222  5.613065 
average row locality = 181221/36543 = 4.959116
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       687       711       734       739       514       535       488       516       494       492       474       486       597       566       653       694 
dram[1]:       717       676       738       747       512       516       481       495       502       490       487       498       579       584       693       636 
dram[2]:       709       703       730       699       510       540       501       495       509       495       480       470       603       574       675       707 
dram[3]:       692       673       715       721       526       527       474       498       523       523       490       500       579       596       715       674 
dram[4]:       743       717       734       720       511       511       504       525       510       516       500       484       578       581       667       660 
dram[5]:       688       714       732       711       516       518       483       502       488       499       491       500       618       567       672       671 
dram[6]:       704       664       725       663       497       501       488       509       502       487       498       503       602       611       665       692 
dram[7]:       711       713       699       713       518       528       493       502       495       523       486       500       610       595       660       657 
dram[8]:       697       693       718       714       533       492       505       488       515       509       488       498       590       610       644       652 
dram[9]:       711       708       737       732       524       511       502       484       516       516       490       472       615       624       667       688 
dram[10]:       705       692       718       731       510       496       531       516       523       521       500       492       607       588       653       669 
total reads: 103397
bank skew: 747/470 = 1.59
chip skew: 9497/9311 = 1.02
average mf latency per bank:
dram[0]:       8513      8214      8050      8106      7466      7264      9151      8991     10348     10270      9253      9175      7640      8035      5830      5419
dram[1]:       8294      8653      8245      8304      7506      7410      9431      9264      9996     10188      9011      8833      7863      7680      5500      5799
dram[2]:       8511      8527      8221      8464      7354      7196      9207      9141     10083     10242      9039      9282      7213      7390      5603      5359
dram[3]:       8435      8616      8630      8592      7254      7284      9398      9188     10053      9881      9194      8901      7507      7423      5089      5386
dram[4]:       8145      8404      8602      8590      7513      7497      9145      8913     10022      9564      8875      8973      7542      7416      7324      7386
dram[5]:       8852      8599      8492      8631      7527      7451      9094      8994      9831      9706      9026      9072      7098      7522      7307      7306
dram[6]:       8735      9050      8512      9105      7660      7621      9156      9023      9551      9678      9058      8991      7318      7354      7449      7176
dram[7]:       8825      8764      8752      8523      7414      7369      9418      9194      9599      9366      8994      8923      7409      7588      7401      7443
dram[8]:       8780      8857      8472      8463      7241      7637      9196      9285      9444      9436      9145      8925      8156      7844      7534      7486
dram[9]:       8697      8772      8321      8226      7298      7394      9165      9454      9874      9748      9019      9140      7705      7609      7246      7223
dram[10]:       8773      8805      8332      7966      7449      7487      8864      8940      9703      9892      9121      9254      7730      7737      7451      6450
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834     63171     63198    123893    123459    123267    123240    124137    124190    123475    123492    123269    123264
dram[1]:     123933    124000    123863    123837     63186     63199    123449    123511    123221    123241    124146    124076    123491    123487    123231    123258
dram[2]:     123931    124029    123848    123882     63179     63198    123522    123524    123251    123292    124039    124078    123499    123504    123173    123219
dram[3]:     123958    124009    123838    123869     63172     63191    123519    123532    123278    123292    124045    124067    123500    123507    123143    123186
dram[4]:     123940    124022    123806    123844     63184     63205    123533    123565    123271    123316    124041    124051    123489    123494    126650    126565
dram[5]:     123990    124074    123777    123896     63179     63192    123478    123514    123260    123279    124011    124018    123500    123455    126604    126584
dram[6]:     123996    124081    123858    123898     63171     63197    123509    123513    123252    123282    123994    123990    123315    123323    126595    126565
dram[7]:     123993    124064    123866    123898     63173     63187    123896    123906    123283    123256    123964    123992    123341    123388    126481    126471
dram[8]:     123988    124064    123839    123890     63178     63189    123898    123925    123221    123225    123975    124001    123379    123359    126471    126414
dram[9]:     123961    124040    123879    123893     63188     63207    123895    123917    123223    123257    123977    123969    123368    123410    126374    126381
dram[10]:     123968    124021    123879    123887     63200     63217    123867    123935    123226    123241    124151    124196    123409    123446    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528590 n_act=3315 n_pre=3299 n_req=16455 n_rd=28300 n_write=23201 bw_util=0.03982
n_activity=158810 dram_eff=0.6486
bk0: 1812a 2560066i bk1: 1808a 2557003i bk2: 1824a 2558357i bk3: 1824a 2557169i bk4: 1740a 2560898i bk5: 1740a 2559345i bk6: 1728a 2562452i bk7: 1728a 2562025i bk8: 1728a 2562534i bk9: 1728a 2560288i bk10: 1736a 2560395i bk11: 1736a 2559884i bk12: 1792a 2561384i bk13: 1792a 2560784i bk14: 1792a 2560643i bk15: 1792a 2558929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528541 n_act=3340 n_pre=3324 n_req=16427 n_rd=28304 n_write=23196 bw_util=0.03982
n_activity=158235 dram_eff=0.6509
bk0: 1808a 2559341i bk1: 1808a 2558038i bk2: 1824a 2556741i bk3: 1824a 2555337i bk4: 1740a 2559404i bk5: 1740a 2557802i bk6: 1728a 2561331i bk7: 1728a 2560913i bk8: 1728a 2561661i bk9: 1728a 2560642i bk10: 1740a 2560671i bk11: 1740a 2560412i bk12: 1792a 2560557i bk13: 1792a 2558894i bk14: 1792a 2559795i bk15: 1792a 2558776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774141
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528627 n_act=3295 n_pre=3279 n_req=16476 n_rd=28304 n_write=23200 bw_util=0.03982
n_activity=157509 dram_eff=0.654
bk0: 1808a 2557840i bk1: 1808a 2556608i bk2: 1824a 2557451i bk3: 1824a 2556232i bk4: 1740a 2559797i bk5: 1740a 2558960i bk6: 1728a 2563032i bk7: 1728a 2560985i bk8: 1728a 2562093i bk9: 1728a 2561602i bk10: 1740a 2560842i bk11: 1740a 2559080i bk12: 1792a 2560788i bk13: 1792a 2559910i bk14: 1792a 2560199i bk15: 1792a 2558003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.763006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528562 n_act=3332 n_pre=3316 n_req=16500 n_rd=28296 n_write=23199 bw_util=0.03982
n_activity=157881 dram_eff=0.6523
bk0: 1808a 2559116i bk1: 1808a 2557939i bk2: 1820a 2557830i bk3: 1820a 2557338i bk4: 1740a 2558859i bk5: 1740a 2558490i bk6: 1728a 2562619i bk7: 1728a 2561142i bk8: 1728a 2562523i bk9: 1728a 2561235i bk10: 1740a 2561370i bk11: 1740a 2560860i bk12: 1792a 2560259i bk13: 1792a 2559204i bk14: 1792a 2559836i bk15: 1792a 2557922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77917
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528528 n_act=3322 n_pre=3306 n_req=16536 n_rd=28300 n_write=23249 bw_util=0.03986
n_activity=157771 dram_eff=0.6535
bk0: 1808a 2559602i bk1: 1808a 2558284i bk2: 1820a 2557831i bk3: 1820a 2556106i bk4: 1740a 2559776i bk5: 1740a 2559772i bk6: 1728a 2562371i bk7: 1728a 2561437i bk8: 1728a 2561159i bk9: 1728a 2560628i bk10: 1740a 2562582i bk11: 1740a 2560967i bk12: 1792a 2561697i bk13: 1788a 2560465i bk14: 1796a 2559488i bk15: 1796a 2558064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778867
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528595 n_act=3324 n_pre=3308 n_req=16444 n_rd=28296 n_write=23182 bw_util=0.0398
n_activity=157950 dram_eff=0.6518
bk0: 1808a 2558808i bk1: 1808a 2558461i bk2: 1820a 2558929i bk3: 1820a 2556489i bk4: 1740a 2560197i bk5: 1740a 2559170i bk6: 1728a 2560273i bk7: 1728a 2559993i bk8: 1728a 2561175i bk9: 1728a 2560118i bk10: 1740a 2561057i bk11: 1740a 2560494i bk12: 1788a 2563011i bk13: 1788a 2560725i bk14: 1796a 2558925i bk15: 1796a 2557590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.781955
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528654 n_act=3306 n_pre=3290 n_req=16385 n_rd=28296 n_write=23159 bw_util=0.03978
n_activity=157598 dram_eff=0.653
bk0: 1808a 2560657i bk1: 1808a 2559220i bk2: 1820a 2558546i bk3: 1820a 2557420i bk4: 1740a 2560225i bk5: 1740a 2558965i bk6: 1728a 2561505i bk7: 1728a 2561119i bk8: 1728a 2561056i bk9: 1728a 2560399i bk10: 1740a 2561535i bk11: 1740a 2560685i bk12: 1788a 2560844i bk13: 1788a 2560525i bk14: 1796a 2559813i bk15: 1796a 2557772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.783913
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528483 n_act=3365 n_pre=3349 n_req=16477 n_rd=28296 n_write=23212 bw_util=0.03983
n_activity=158030 dram_eff=0.6519
bk0: 1812a 2559431i bk1: 1812a 2556923i bk2: 1820a 2557809i bk3: 1820a 2556282i bk4: 1740a 2559089i bk5: 1740a 2557954i bk6: 1728a 2560242i bk7: 1728a 2560659i bk8: 1728a 2561668i bk9: 1728a 2559981i bk10: 1740a 2561188i bk11: 1740a 2559998i bk12: 1788a 2561486i bk13: 1788a 2559654i bk14: 1792a 2558676i bk15: 1792a 2558660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778142
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528638 n_act=3306 n_pre=3290 n_req=16422 n_rd=28304 n_write=23167 bw_util=0.0398
n_activity=157694 dram_eff=0.6528
bk0: 1812a 2559949i bk1: 1812a 2558065i bk2: 1820a 2559079i bk3: 1820a 2557175i bk4: 1740a 2560903i bk5: 1740a 2559500i bk6: 1728a 2560798i bk7: 1728a 2559892i bk8: 1728a 2560775i bk9: 1728a 2559904i bk10: 1740a 2560856i bk11: 1740a 2559257i bk12: 1792a 2561907i bk13: 1792a 2559792i bk14: 1792a 2558303i bk15: 1792a 2557372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77256
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528558 n_act=3293 n_pre=3277 n_req=16573 n_rd=28304 n_write=23273 bw_util=0.03988
n_activity=158347 dram_eff=0.6514
bk0: 1812a 2559644i bk1: 1812a 2558250i bk2: 1820a 2556715i bk3: 1820a 2555985i bk4: 1740a 2558919i bk5: 1740a 2558469i bk6: 1728a 2562892i bk7: 1728a 2560402i bk8: 1728a 2562170i bk9: 1728a 2561004i bk10: 1740a 2560739i bk11: 1740a 2559684i bk12: 1792a 2560064i bk13: 1792a 2558685i bk14: 1792a 2559878i bk15: 1792a 2557337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.772967
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586705 n_nop=2528523 n_act=3346 n_pre=3330 n_req=16526 n_rd=28296 n_write=23210 bw_util=0.03982
n_activity=158101 dram_eff=0.6516
bk0: 1812a 2559646i bk1: 1812a 2557674i bk2: 1820a 2557190i bk3: 1820a 2554882i bk4: 1736a 2559343i bk5: 1736a 2559093i bk6: 1728a 2561115i bk7: 1728a 2561522i bk8: 1728a 2563337i bk9: 1728a 2562053i bk10: 1740a 2560666i bk11: 1740a 2559992i bk12: 1792a 2559182i bk13: 1792a 2558957i bk14: 1792a 2558927i bk15: 1792a 2557776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.772632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7521, Reservation_fails = 14
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7487, Reservation_fails = 14
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7583, Reservation_fails = 20
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7439, Reservation_fails = 15
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7593, Reservation_fails = 11
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7526, Reservation_fails = 13
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7537, Reservation_fails = 18
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 12
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7650, Reservation_fails = 7
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7683, Reservation_fails = 11
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7582, Reservation_fails = 16
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7558, Reservation_fails = 11
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7542, Reservation_fails = 6
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7511, Reservation_fails = 11
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7497, Reservation_fails = 8
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7544, Reservation_fails = 14
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7552, Reservation_fails = 11
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7484, Reservation_fails = 15
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7633, Reservation_fails = 15
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7553, Reservation_fails = 10
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7658, Reservation_fails = 9
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7505, Reservation_fails = 10
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 166228
L2_total_cache_reservation_fails = 271
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143804
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 271
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.812
	minimum = 6
	maximum = 542
Network latency average = 12.5925
	minimum = 6
	maximum = 542
Slowest packet = 410735
Flit latency average = 12.2087
	minimum = 6
	maximum = 542
Slowest flit = 860274
Fragmentation average = 0.000510745
	minimum = 0
	maximum = 162
Injected packet rate average = 0.00570628
	minimum = 0.00504179 (at node 0)
	maximum = 0.00648932 (at node 28)
Accepted packet rate average = 0.00570628
	minimum = 0.00504179 (at node 0)
	maximum = 0.00648932 (at node 28)
Injected flit rate average = 0.012003
	minimum = 0.0104364 (at node 0)
	maximum = 0.0138767 (at node 36)
Accepted flit rate average= 0.012003
	minimum = 0.0107759 (at node 0)
	maximum = 0.0134402 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.812 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Network latency average = 12.5925 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Flit latency average = 12.2087 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Fragmentation average = 0.000510745 (1 samples)
	minimum = 0 (1 samples)
	maximum = 162 (1 samples)
Injected packet rate average = 0.00570628 (1 samples)
	minimum = 0.00504179 (1 samples)
	maximum = 0.00648932 (1 samples)
Accepted packet rate average = 0.00570628 (1 samples)
	minimum = 0.00504179 (1 samples)
	maximum = 0.00648932 (1 samples)
Injected flit rate average = 0.012003 (1 samples)
	minimum = 0.0104364 (1 samples)
	maximum = 0.0138767 (1 samples)
Accepted flit rate average = 0.012003 (1 samples)
	minimum = 0.0107759 (1 samples)
	maximum = 0.0134402 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 29 sec (2009 sec)
gpgpu_simulation_rate = 111942 (inst/sec)
gpgpu_simulation_rate = 803 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 2909674
gpu_sim_insn = 113232736
gpu_ipc =      38.9160
gpu_tot_sim_cycle = 5925604
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      57.0617
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 767122
gpu_stall_icnt2sh    = 563621
partiton_reqs_in_parallel = 63319552
partiton_reqs_in_parallel_total    = 30573452
partiton_level_parallism =      21.7617
partiton_level_parallism_total  =      15.8453
partiton_reqs_in_parallel_util = 63319552
partiton_reqs_in_parallel_util_total    = 30573452
gpu_sim_cycle_parition_util = 2906291
gpu_tot_sim_cycle_parition_util    = 1391125
partiton_level_parallism_util =      21.7871
partiton_level_parallism_util_total  =      21.8487
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      30.1552 GB/Sec
L2_BW_total  =      21.1648 GB/Sec
gpu_total_sim_rate=45495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6691
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61183
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6691
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61183
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9627, 8182, 8652, 8179, 9167, 8166, 8703, 8208, 9496, 8038, 8513, 8032, 9028, 8036, 8563, 8075, 9077, 7658, 8127, 7649, 8625, 7662, 8173, 7689, 8777, 7394, 7846, 7388, 8332, 7385, 7890, 7422, 8537, 7182, 7630, 7184, 8101, 7174, 7664, 7205, 8170, 6891, 7314, 6891, 7754, 6885, 7356, 6924, 8173, 6887, 7310, 6899, 7749, 6893, 7344, 6919, 7982, 6771, 7159, 6765, 7588, 6753, 7197, 6788, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 18553266
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18283508
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 264872
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31560085	W0_Idle:44081449	W0_Scoreboard:154420542	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 1197 
maxdqlatency = 0 
maxmflatency = 243660 
averagemflatency = 3014 
max_icnt2mem_latency = 243194 
max_icnt2sh_latency = 5925603 
mrq_lat_table:151624 	10467 	13525 	33961 	87141 	55888 	41802 	34596 	30908 	2743 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	599263 	222051 	281382 	77003 	41587 	14286 	13319 	35945 	31886 	6099 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	121927 	241874 	129343 	140910 	203557 	11787 	135194 	136190 	67553 	35716 	12206 	13027 	40669 	27053 	6096 	59 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	456483 	284435 	112897 	10216 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	92638 	169476 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	385 	439 	881 	190 	54 	25 	59 	71 	51 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69        91        95        26        33        43        51        51        52        48        44        85        85        60        76 
dram[1]:        77        71        95        87        27        32        25        26        55        52        30        72        85        85        69        61 
dram[2]:        86        80        95        93        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        79       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        73       100        86        34        43        26        42        59        68        45        35        85        85        66        60 
dram[5]:        77        70        90        70        26        41        28        34        60        60        51        34        85        85        69        69 
dram[6]:        75        55        85        68        27        26        33        34        68        50        51        39        85        85        68        77 
dram[7]:        68        60        86        92        27        37        34        41        60        68        43        43        85        85        74        61 
dram[8]:        67        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        68        77        88        86        42        35        34        43        51        43        54        43        85        85        86        69 
dram[10]:        77        69        87        83        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    255017    253616    255044    254380    257811    261832    261697    263492    263482    263566    262626    265502    259524    264182    252161    257287 
dram[1]:    253618    253069    253850    255642    257240    259484    263410    259464    264046    261628    260834    264506    262370    258369    262616    261430 
dram[2]:    253904    254170    256122    253025    261860    258386    261204    264041    260973    262281    260007    261293    259472    258475    315861    256131 
dram[3]:    259289    258909    255542    253320    261744    260737    263973    263980    264646    266454    263043    259481    261205    257159    255556    254512 
dram[4]:    253853    259244    253853    256171    260662    261300    263429    258344    268744    266432    263679    263528    263003    261363    261266    251542 
dram[5]:    255119    254954    254958    250461    261266    256606    262784    258346    258997    261198    259980    257789    260190    261364    249990    257890 
dram[6]:    254422    259074    249957    260068    261337    261210    262922    262280    264092    257738    262585    265191    256568    258890    257895    315805 
dram[7]:    255612    252244    252551    250980    259499    256098    264542    262846    262932    266356    261890    260618    260568    260123    251825    259614 
dram[8]:    257118    253562    262278    260005    258269    262393    266221    265710    262354    260579    259410    264000    259509    261804    258572    256110 
dram[9]:    251795    253877    259392    261758    256610    262329    256758    264606    259877    261193    263564    266006    263463    259553    257763    264223 
dram[10]:    253061    254495    260627    260620    260086    261851    264087    264078    268080    267515    262652    261392    257595    260015    260871    253793 
average row accesses per activate:
dram[0]:  2.688716  2.696031  2.659393  2.768245  2.614990  2.624744  2.583761  2.678609  2.517695  2.528455  2.391473  2.501514  2.681452  2.724352  2.687685  2.782696 
dram[1]:  2.636106  2.603024  2.671741  2.737354  2.490714  2.566398  2.583505  2.662091  2.515609  2.534149  2.439096  2.462981  2.721362  2.766737  2.751244  2.704591 
dram[2]:  2.668265  2.704280  2.728070  2.712329  2.540379  2.634969  2.632292  2.617861  2.582474  2.630412  2.384023  2.380309  2.649402  2.715464  2.623687  2.772455 
dram[3]:  2.610377  2.666343  2.733072  2.742380  2.604675  2.620654  2.577320  2.637408  2.586242  2.549595  2.390385  2.438477  2.616452  2.719262  2.719727  2.717112 
dram[4]:  2.669194  2.664757  2.673022  2.731373  2.526786  2.619733  2.627207  2.599388  2.481188  2.558045  2.374881  2.444335  2.655936  2.689093  2.731805  2.762626 
dram[5]:  2.557924  2.672100  2.744118  2.763419  2.562688  2.682057  2.525680  2.581205  2.404647  2.575413  2.392308  2.523761  2.696573  2.655870  2.643888  2.694118 
dram[6]:  2.613358  2.547398  2.700193  2.716981  2.519403  2.569402  2.539394  2.637877  2.481113  2.503532  2.437928  2.496504  2.707019  2.756198  2.792049  2.782477 
dram[7]:  2.549863  2.608980  2.656430  2.721841  2.607143  2.581068  2.557360  2.561297  2.461919  2.613707  2.409311  2.469368  2.710366  2.568248  2.683022  2.732733 
dram[8]:  2.639391  2.694255  2.644824  2.709552  2.573146  2.649215  2.551411  2.616025  2.547208  2.626443  2.399614  2.428015  2.635551  2.788100  2.707171  2.692004 
dram[9]:  2.318636  2.627007  2.362563  2.650237  2.311091  2.537388  2.291024  2.569672  2.283636  2.577002  2.152249  2.403697  2.398206  2.710393  2.404032  2.738355 
dram[10]:  2.581633  2.638704  2.637311  2.616464  2.561934  2.600206  2.654886  2.687831  2.568367  2.655755  2.406551  2.385057  2.694248  2.697864  2.631630  2.692836 
average row locality = 462658/178101 = 2.597728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1479      1501      1523      1527      1296      1316      1272      1300      1268      1266      1246      1257      1389      1358      1448      1486 
dram[1]:      1505      1470      1528      1534      1297      1300      1264      1279      1276      1264      1258      1270      1366      1374      1485      1430 
dram[2]:      1499      1496      1519      1492      1297      1326      1285      1279      1283      1269      1252      1241      1389      1363      1467      1498 
dram[3]:      1483      1465      1507      1511      1312      1312      1258      1282      1297      1297      1261      1272      1369      1383      1505      1467 
dram[4]:      1532      1506      1526      1508      1296      1298      1288      1308      1284      1290      1271      1256      1369      1368      1459      1454 
dram[5]:      1476      1503      1521      1502      1304      1305      1266      1285      1262      1272      1263      1271      1405      1354      1466      1467 
dram[6]:      1494      1457      1514      1458      1281      1285      1272      1293      1275      1260      1269      1274      1391      1398      1458      1482 
dram[7]:      1502      1504      1490      1501      1304      1312      1277      1286      1268      1296      1259      1274      1397      1383      1453      1449 
dram[8]:      1489      1482      1507      1502      1317      1279      1289      1272      1288      1282      1261      1271      1382      1399      1437      1446 
dram[9]:      1502      1497      1524      1518      1312      1294      1285      1267      1290      1289      1263      1246      1402      1414      1462      1483 
dram[10]:      1498      1483      1507      1519      1294      1280      1313      1299      1296      1294      1273      1265      1398      1380      1449      1464 
total reads: 241482
bank skew: 1534/1241 = 1.24
chip skew: 22048/21861 = 1.01
average mf latency per bank:
dram[0]:       7740      7672      8724      8724      9269      9277      9631      9465      7850      7794      8557      8424      7927      8052      6827      6614
dram[1]:       7731      7817      8766      8725      9338      9293      9574      9496      7705      7747      8508      8434      8028      7879      6630      6760
dram[2]:       7780      7790      8839      8895      9262      9199      9425      9479      7637      7622      8500      8571      7767      7820      6630      6557
dram[3]:       7756      7797      9013      8986      9194      9112      9579      9436      7647      7583      8449      8437      7870      7814      6408      6492
dram[4]:       7665      7749      9034      9122      9307      9328      9451      9235      7663      7427      8595      8618      7779      7811      7378      7354
dram[5]:       7949      7833      9022      9062      9288      9209      9453      9330      7526      7498      8660      8578      7652      7823      7365      7324
dram[6]:       7986      8129      9011      9247      9363      9430      9260      9243      7414      7520      8735      8745      7714      7656      7428      7345
dram[7]:       8100      7986      9142      9042      9382      9345      9362      9242      7516      7457      8726      8634      7792      7831      7413      7456
dram[8]:       7990      8067      9054      8971      9238      9291      9242      9327      7421      7376      8737      8677      8100      7915      7482      7498
dram[9]:       8588      8114      9387      8965      9852      9501      9807      9379     57482      7763      9151      8758      8449      7938      7995      7452
dram[10]:       7969      7932      8931      8744      9555      9594      9115      9145      7713      7739      8822      8764      7881      7924      7506      7090
maximum mf latency per bank:
dram[0]:     126608    126583    127748    127705    123475    123497    123893    123459    123653    123671    243437    243427    123599    123654    123269    123264
dram[1]:     126596    126606    127682    127739    123395    123382    123449    123511    123651    123659    241833    242406    123634    123658    123231    123258
dram[2]:     126610    126613    127741    127747    123398    123429    123522    123524    123640    123657    242406    241807    123629    123630    123173    123219
dram[3]:     126599    126600    127742    127766    123387    123366    123519    123532    123651    123661    241821    241823    123669    123729    123143    123186
dram[4]:     127738    127748    127748    127135    123390    123356    123533    123565    123646    123687    241816    241820    123647    123644    126650    126565
dram[5]:     127738    127740    127631    127635    123370    123379    123478    123514    123652    123681    241810    242426    123656    123682    126604    126584
dram[6]:     127751    127761    127150    127189    123386    123448    123509    123513    123638    123650    242440    242443    123666    123725    126595    126565
dram[7]:     127763    127768    127196    127717    123427    123396    123896    123906    123639    123650    242502    242506    123737    123738    126481    126471
dram[8]:     127100    127240    127989    128288    123383    123375    123898    123925    123639    123653    243440    243660    123654    123720    126471    126414
dram[9]:     127242    127114    128290    128302    123412    123374    123895    123917    123643    123652    243647    243435    123634    123657    126374    126381
dram[10]:     127120    126067    128291    127743    123392    123393    123867    123935    123656    123656    243632    243637    123594    123640    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803797 n_act=15966 n_pre=15950 n_req=42037 n_rd=80420 n_write=73409 bw_util=0.03851
n_activity=509294 dram_eff=0.6041
bk0: 5140a 7896752i bk1: 5136a 7892788i bk2: 5120a 7894928i bk3: 5120a 7893380i bk4: 5004a 7901211i bk5: 5004a 7897356i bk6: 4968a 7904855i bk7: 4968a 7902772i bk8: 4888a 7903309i bk9: 4888a 7898219i bk10: 4888a 7898458i bk11: 4888a 7897607i bk12: 5084a 7897550i bk13: 5084a 7895551i bk14: 5120a 7894971i bk15: 5120a 7892710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.574188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803594 n_act=16066 n_pre=16050 n_req=42010 n_rd=80440 n_write=73392 bw_util=0.03851
n_activity=508581 dram_eff=0.6049
bk0: 5136a 7895444i bk1: 5136a 7892786i bk2: 5120a 7892581i bk3: 5120a 7890527i bk4: 5004a 7898833i bk5: 5004a 7895852i bk6: 4968a 7904858i bk7: 4968a 7901951i bk8: 4888a 7901221i bk9: 4888a 7900193i bk10: 4900a 7900366i bk11: 4900a 7897973i bk12: 5084a 7897303i bk13: 5084a 7893999i bk14: 5120a 7895092i bk15: 5120a 7891315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.57704
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803622 n_act=16038 n_pre=16022 n_req=42065 n_rd=80440 n_write=73420 bw_util=0.03852
n_activity=508318 dram_eff=0.6054
bk0: 5136a 7897648i bk1: 5136a 7894449i bk2: 5120a 7896721i bk3: 5120a 7891975i bk4: 5004a 7898033i bk5: 5004a 7895226i bk6: 4968a 7905835i bk7: 4968a 7902127i bk8: 4888a 7904213i bk9: 4888a 7902477i bk10: 4900a 7899492i bk11: 4900a 7896209i bk12: 5084a 7897431i bk13: 5084a 7895305i bk14: 5120a 7895576i bk15: 5120a 7892773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.568782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803591 n_act=16062 n_pre=16046 n_req=42087 n_rd=80424 n_write=73419 bw_util=0.03851
n_activity=509156 dram_eff=0.6043
bk0: 5136a 7898877i bk1: 5136a 7894542i bk2: 5112a 7894561i bk3: 5112a 7892885i bk4: 5004a 7897982i bk5: 5004a 7894383i bk6: 4968a 7902768i bk7: 4968a 7900213i bk8: 4888a 7903205i bk9: 4888a 7900099i bk10: 4900a 7899093i bk11: 4900a 7896697i bk12: 5084a 7895514i bk13: 5084a 7892325i bk14: 5120a 7897030i bk15: 5120a 7892857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.58689
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803429 n_act=16122 n_pre=16106 n_req=42120 n_rd=80428 n_write=73457 bw_util=0.03852
n_activity=511121 dram_eff=0.6021
bk0: 5136a 7896766i bk1: 5136a 7893895i bk2: 5112a 7893594i bk3: 5112a 7892001i bk4: 5004a 7898090i bk5: 5004a 7895824i bk6: 4968a 7904741i bk7: 4968a 7901797i bk8: 4888a 7901681i bk9: 4888a 7900726i bk10: 4900a 7899174i bk11: 4900a 7897570i bk12: 5084a 7896471i bk13: 5080a 7895128i bk14: 5124a 7895619i bk15: 5124a 7893380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585468
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803470 n_act=16139 n_pre=16123 n_req=42027 n_rd=80420 n_write=73390 bw_util=0.0385
n_activity=511086 dram_eff=0.6019
bk0: 5136a 7898188i bk1: 5136a 7896498i bk2: 5112a 7896441i bk3: 5112a 7891547i bk4: 5004a 7896668i bk5: 5004a 7895974i bk6: 4968a 7900876i bk7: 4968a 7899656i bk8: 4888a 7900786i bk9: 4884a 7899052i bk10: 4900a 7898892i bk11: 4900a 7897556i bk12: 5080a 7897996i bk13: 5080a 7894690i bk14: 5124a 7895803i bk15: 5124a 7893099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.581495
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803645 n_act=16069 n_pre=16053 n_req=41965 n_rd=80416 n_write=73359 bw_util=0.03849
n_activity=511091 dram_eff=0.6018
bk0: 5136a 7897547i bk1: 5136a 7894791i bk2: 5112a 7893830i bk3: 5112a 7890883i bk4: 5004a 7898744i bk5: 5004a 7895499i bk6: 4968a 7904784i bk7: 4968a 7902893i bk8: 4884a 7902901i bk9: 4884a 7899078i bk10: 4900a 7898628i bk11: 4900a 7897859i bk12: 5080a 7894880i bk13: 5080a 7893467i bk14: 5124a 7896374i bk15: 5124a 7892997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585075
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803270 n_act=16222 n_pre=16206 n_req=42061 n_rd=80424 n_write=73420 bw_util=0.03851
n_activity=510048 dram_eff=0.6033
bk0: 5140a 7894456i bk1: 5140a 7891974i bk2: 5112a 7892787i bk3: 5112a 7891111i bk4: 5004a 7898530i bk5: 5004a 7895732i bk6: 4968a 7903211i bk7: 4968a 7898027i bk8: 4884a 7900689i bk9: 4884a 7899465i bk10: 4900a 7899306i bk11: 4900a 7896538i bk12: 5080a 7898103i bk13: 5080a 7892480i bk14: 5124a 7893636i bk15: 5124a 7892205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.579572
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803629 n_act=16047 n_pre=16031 n_req=42013 n_rd=80440 n_write=73395 bw_util=0.03851
n_activity=510117 dram_eff=0.6031
bk0: 5140a 7898126i bk1: 5140a 7895254i bk2: 5112a 7895349i bk3: 5112a 7893265i bk4: 5004a 7898585i bk5: 5004a 7896991i bk6: 4968a 7900614i bk7: 4968a 7898788i bk8: 4884a 7900231i bk9: 4884a 7899583i bk10: 4900a 7898936i bk11: 4900a 7895957i bk12: 5088a 7896826i bk13: 5088a 7894664i bk14: 5124a 7894839i bk15: 5124a 7892113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.576358
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7801231 n_act=17207 n_pre=17191 n_req=42157 n_rd=80436 n_write=73477 bw_util=0.03853
n_activity=650581 dram_eff=0.4732
bk0: 5140a 7900182i bk1: 5140a 7901740i bk2: 5112a 7898551i bk3: 5112a 7898530i bk4: 5004a 7902854i bk5: 5004a 7902573i bk6: 4968a 7908579i bk7: 4964a 7907448i bk8: 4888a 7907740i bk9: 4884a 7907937i bk10: 4900a 7904604i bk11: 4900a 7903744i bk12: 5088a 7902987i bk13: 5088a 7899939i bk14: 5124a 7901761i bk15: 5120a 7898872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.525911
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7989542 n_nop=7803364 n_act=16164 n_pre=16148 n_req=42116 n_rd=80416 n_write=73450 bw_util=0.03852
n_activity=508148 dram_eff=0.6056
bk0: 5140a 7896502i bk1: 5140a 7893611i bk2: 5112a 7892636i bk3: 5112a 7889574i bk4: 5000a 7897461i bk5: 5000a 7895010i bk6: 4964a 7902548i bk7: 4964a 7899844i bk8: 4884a 7903300i bk9: 4884a 7900629i bk10: 4900a 7899246i bk11: 4900a 7895447i bk12: 5088a 7894037i bk13: 5088a 7894871i bk14: 5120a 7893784i bk15: 5120a 7892419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578218

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9698, Reservation_fails = 14
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9707, Reservation_fails = 14
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9828, Reservation_fails = 20
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9713, Reservation_fails = 15
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9807, Reservation_fails = 11
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9813, Reservation_fails = 13
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9842, Reservation_fails = 18
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9799, Reservation_fails = 12
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 9906, Reservation_fails = 7
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9985, Reservation_fails = 11
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9761, Reservation_fails = 16
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9777, Reservation_fails = 11
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9748, Reservation_fails = 6
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9741, Reservation_fails = 11
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9744, Reservation_fails = 8
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9762, Reservation_fails = 14
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 9724, Reservation_fails = 11
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 9619, Reservation_fails = 15
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 9537, Reservation_fails = 15
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 9748, Reservation_fails = 10
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9853, Reservation_fails = 9
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 9709, Reservation_fails = 10
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 214821
L2_total_cache_reservation_fails = 271
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 481177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 165909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405918
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 271
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 201
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 233.986
	minimum = 6
	maximum = 5457
Network latency average = 131.765
	minimum = 6
	maximum = 3021
Slowest packet = 795386
Flit latency average = 80.6243
	minimum = 6
	maximum = 3021
Slowest flit = 1672662
Fragmentation average = 0.0856139
	minimum = 0
	maximum = 961
Injected packet rate average = 0.00636293
	minimum = 0.00553808 (at node 17)
	maximum = 0.0287309 (at node 46)
Accepted packet rate average = 0.00636293
	minimum = 0.00553808 (at node 17)
	maximum = 0.0287309 (at node 46)
Injected flit rate average = 0.0149788
	minimum = 0.00985437 (at node 17)
	maximum = 0.128685 (at node 46)
Accepted flit rate average= 0.0149788
	minimum = 0.0118336 (at node 28)
	maximum = 0.0343606 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 124.899 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2999.5 (2 samples)
Network latency average = 72.1786 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1781.5 (2 samples)
Flit latency average = 46.4165 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1781.5 (2 samples)
Fragmentation average = 0.0430623 (2 samples)
	minimum = 0 (2 samples)
	maximum = 561.5 (2 samples)
Injected packet rate average = 0.0060346 (2 samples)
	minimum = 0.00528993 (2 samples)
	maximum = 0.0176101 (2 samples)
Accepted packet rate average = 0.0060346 (2 samples)
	minimum = 0.00528993 (2 samples)
	maximum = 0.0176101 (2 samples)
Injected flit rate average = 0.0134909 (2 samples)
	minimum = 0.0101454 (2 samples)
	maximum = 0.0712808 (2 samples)
Accepted flit rate average = 0.0134909 (2 samples)
	minimum = 0.0113048 (2 samples)
	maximum = 0.0239004 (2 samples)
Injected packet size average = 2.23558 (2 samples)
Accepted packet size average = 2.23558 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 52 sec (7432 sec)
gpgpu_simulation_rate = 45495 (inst/sec)
gpgpu_simulation_rate = 797 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 47036 Tlb_hit: 34348 Tlb_miss: 12688 Tlb_hit_rate: 0.730249
Shader1: Tlb_access: 47550 Tlb_hit: 34911 Tlb_miss: 12639 Tlb_hit_rate: 0.734196
Shader2: Tlb_access: 47781 Tlb_hit: 35147 Tlb_miss: 12634 Tlb_hit_rate: 0.735585
Shader3: Tlb_access: 47328 Tlb_hit: 34817 Tlb_miss: 12511 Tlb_hit_rate: 0.735653
Shader4: Tlb_access: 47276 Tlb_hit: 34569 Tlb_miss: 12707 Tlb_hit_rate: 0.731217
Shader5: Tlb_access: 46829 Tlb_hit: 34323 Tlb_miss: 12506 Tlb_hit_rate: 0.732943
Shader6: Tlb_access: 47198 Tlb_hit: 34715 Tlb_miss: 12483 Tlb_hit_rate: 0.735518
Shader7: Tlb_access: 47023 Tlb_hit: 34639 Tlb_miss: 12384 Tlb_hit_rate: 0.736639
Shader8: Tlb_access: 47193 Tlb_hit: 34710 Tlb_miss: 12483 Tlb_hit_rate: 0.735490
Shader9: Tlb_access: 47639 Tlb_hit: 35302 Tlb_miss: 12337 Tlb_hit_rate: 0.741032
Shader10: Tlb_access: 46958 Tlb_hit: 34385 Tlb_miss: 12573 Tlb_hit_rate: 0.732250
Shader11: Tlb_access: 47362 Tlb_hit: 34863 Tlb_miss: 12499 Tlb_hit_rate: 0.736096
Shader12: Tlb_access: 47596 Tlb_hit: 34863 Tlb_miss: 12733 Tlb_hit_rate: 0.732478
Shader13: Tlb_access: 47736 Tlb_hit: 35247 Tlb_miss: 12489 Tlb_hit_rate: 0.738374
Shader14: Tlb_access: 46927 Tlb_hit: 34512 Tlb_miss: 12415 Tlb_hit_rate: 0.735440
Shader15: Tlb_access: 47416 Tlb_hit: 34996 Tlb_miss: 12420 Tlb_hit_rate: 0.738063
Shader16: Tlb_access: 46886 Tlb_hit: 34488 Tlb_miss: 12398 Tlb_hit_rate: 0.735571
Shader17: Tlb_access: 46519 Tlb_hit: 34037 Tlb_miss: 12482 Tlb_hit_rate: 0.731679
Shader18: Tlb_access: 47495 Tlb_hit: 34844 Tlb_miss: 12651 Tlb_hit_rate: 0.733635
Shader19: Tlb_access: 47275 Tlb_hit: 34703 Tlb_miss: 12572 Tlb_hit_rate: 0.734067
Shader20: Tlb_access: 46695 Tlb_hit: 34058 Tlb_miss: 12637 Tlb_hit_rate: 0.729371
Shader21: Tlb_access: 47338 Tlb_hit: 34806 Tlb_miss: 12532 Tlb_hit_rate: 0.735266
Shader22: Tlb_access: 47673 Tlb_hit: 34834 Tlb_miss: 12839 Tlb_hit_rate: 0.730686
Shader23: Tlb_access: 47116 Tlb_hit: 34497 Tlb_miss: 12619 Tlb_hit_rate: 0.732172
Shader24: Tlb_access: 47363 Tlb_hit: 34819 Tlb_miss: 12544 Tlb_hit_rate: 0.735152
Shader25: Tlb_access: 46984 Tlb_hit: 34460 Tlb_miss: 12524 Tlb_hit_rate: 0.733441
Shader26: Tlb_access: 47314 Tlb_hit: 34687 Tlb_miss: 12627 Tlb_hit_rate: 0.733123
Shader27: Tlb_access: 47346 Tlb_hit: 34552 Tlb_miss: 12794 Tlb_hit_rate: 0.729777
Tlb_tot_access: 1322852 Tlb_tot_hit: 971132, Tlb_tot_miss: 351720, Tlb_tot_hit_rate: 0.734120
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1350 Tlb_invalidate: 1221 Tlb_evict: 0 Tlb_page_evict: 1221
Shader1: Tlb_validate: 1356 Tlb_invalidate: 1227 Tlb_evict: 0 Tlb_page_evict: 1227
Shader2: Tlb_validate: 1330 Tlb_invalidate: 1201 Tlb_evict: 0 Tlb_page_evict: 1201
Shader3: Tlb_validate: 1328 Tlb_invalidate: 1199 Tlb_evict: 0 Tlb_page_evict: 1199
Shader4: Tlb_validate: 1338 Tlb_invalidate: 1209 Tlb_evict: 0 Tlb_page_evict: 1209
Shader5: Tlb_validate: 1315 Tlb_invalidate: 1186 Tlb_evict: 0 Tlb_page_evict: 1186
Shader6: Tlb_validate: 1334 Tlb_invalidate: 1205 Tlb_evict: 0 Tlb_page_evict: 1205
Shader7: Tlb_validate: 1340 Tlb_invalidate: 1211 Tlb_evict: 0 Tlb_page_evict: 1211
Shader8: Tlb_validate: 1329 Tlb_invalidate: 1200 Tlb_evict: 0 Tlb_page_evict: 1200
Shader9: Tlb_validate: 1357 Tlb_invalidate: 1228 Tlb_evict: 0 Tlb_page_evict: 1228
Shader10: Tlb_validate: 1339 Tlb_invalidate: 1210 Tlb_evict: 0 Tlb_page_evict: 1210
Shader11: Tlb_validate: 1285 Tlb_invalidate: 1156 Tlb_evict: 0 Tlb_page_evict: 1156
Shader12: Tlb_validate: 1324 Tlb_invalidate: 1195 Tlb_evict: 0 Tlb_page_evict: 1195
Shader13: Tlb_validate: 1338 Tlb_invalidate: 1209 Tlb_evict: 0 Tlb_page_evict: 1209
Shader14: Tlb_validate: 1365 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader15: Tlb_validate: 1320 Tlb_invalidate: 1191 Tlb_evict: 0 Tlb_page_evict: 1191
Shader16: Tlb_validate: 1303 Tlb_invalidate: 1174 Tlb_evict: 0 Tlb_page_evict: 1174
Shader17: Tlb_validate: 1340 Tlb_invalidate: 1211 Tlb_evict: 0 Tlb_page_evict: 1211
Shader18: Tlb_validate: 1382 Tlb_invalidate: 1253 Tlb_evict: 0 Tlb_page_evict: 1253
Shader19: Tlb_validate: 1315 Tlb_invalidate: 1186 Tlb_evict: 0 Tlb_page_evict: 1186
Shader20: Tlb_validate: 1290 Tlb_invalidate: 1161 Tlb_evict: 0 Tlb_page_evict: 1161
Shader21: Tlb_validate: 1359 Tlb_invalidate: 1230 Tlb_evict: 0 Tlb_page_evict: 1230
Shader22: Tlb_validate: 1368 Tlb_invalidate: 1239 Tlb_evict: 0 Tlb_page_evict: 1239
Shader23: Tlb_validate: 1332 Tlb_invalidate: 1203 Tlb_evict: 0 Tlb_page_evict: 1203
Shader24: Tlb_validate: 1321 Tlb_invalidate: 1192 Tlb_evict: 0 Tlb_page_evict: 1192
Shader25: Tlb_validate: 1362 Tlb_invalidate: 1233 Tlb_evict: 0 Tlb_page_evict: 1233
Shader26: Tlb_validate: 1326 Tlb_invalidate: 1197 Tlb_evict: 0 Tlb_page_evict: 1197
Shader27: Tlb_validate: 1325 Tlb_invalidate: 1196 Tlb_evict: 0 Tlb_page_evict: 1196
Tlb_tot_valiate: 37371 Tlb_invalidate: 33759, Tlb_tot_evict: 0, Tlb_tot_evict page: 33759
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:12688 Page_hit: 9097 Page_miss: 3591 Page_hit_rate: 0.716977
Shader1: Page_table_access:12639 Page_hit: 9073 Page_miss: 3566 Page_hit_rate: 0.717857
Shader2: Page_table_access:12634 Page_hit: 9006 Page_miss: 3628 Page_hit_rate: 0.712838
Shader3: Page_table_access:12511 Page_hit: 9112 Page_miss: 3399 Page_hit_rate: 0.728319
Shader4: Page_table_access:12707 Page_hit: 9152 Page_miss: 3555 Page_hit_rate: 0.720233
Shader5: Page_table_access:12506 Page_hit: 9070 Page_miss: 3436 Page_hit_rate: 0.725252
Shader6: Page_table_access:12483 Page_hit: 8752 Page_miss: 3731 Page_hit_rate: 0.701114
Shader7: Page_table_access:12384 Page_hit: 8826 Page_miss: 3558 Page_hit_rate: 0.712694
Shader8: Page_table_access:12483 Page_hit: 8810 Page_miss: 3673 Page_hit_rate: 0.705760
Shader9: Page_table_access:12337 Page_hit: 8805 Page_miss: 3532 Page_hit_rate: 0.713707
Shader10: Page_table_access:12573 Page_hit: 8984 Page_miss: 3589 Page_hit_rate: 0.714547
Shader11: Page_table_access:12499 Page_hit: 9061 Page_miss: 3438 Page_hit_rate: 0.724938
Shader12: Page_table_access:12733 Page_hit: 9145 Page_miss: 3588 Page_hit_rate: 0.718213
Shader13: Page_table_access:12489 Page_hit: 9049 Page_miss: 3440 Page_hit_rate: 0.724558
Shader14: Page_table_access:12415 Page_hit: 8886 Page_miss: 3529 Page_hit_rate: 0.715747
Shader15: Page_table_access:12420 Page_hit: 8946 Page_miss: 3474 Page_hit_rate: 0.720290
Shader16: Page_table_access:12398 Page_hit: 8933 Page_miss: 3465 Page_hit_rate: 0.720519
Shader17: Page_table_access:12482 Page_hit: 8965 Page_miss: 3517 Page_hit_rate: 0.718234
Shader18: Page_table_access:12651 Page_hit: 8965 Page_miss: 3686 Page_hit_rate: 0.708640
Shader19: Page_table_access:12572 Page_hit: 9000 Page_miss: 3572 Page_hit_rate: 0.715877
Shader20: Page_table_access:12637 Page_hit: 8913 Page_miss: 3724 Page_hit_rate: 0.705310
Shader21: Page_table_access:12532 Page_hit: 8851 Page_miss: 3681 Page_hit_rate: 0.706272
Shader22: Page_table_access:12839 Page_hit: 9147 Page_miss: 3692 Page_hit_rate: 0.712439
Shader23: Page_table_access:12619 Page_hit: 9033 Page_miss: 3586 Page_hit_rate: 0.715825
Shader24: Page_table_access:12544 Page_hit: 8881 Page_miss: 3663 Page_hit_rate: 0.707988
Shader25: Page_table_access:12524 Page_hit: 8724 Page_miss: 3800 Page_hit_rate: 0.696583
Shader26: Page_table_access:12627 Page_hit: 8871 Page_miss: 3756 Page_hit_rate: 0.702542
Shader27: Page_table_access:12794 Page_hit: 9122 Page_miss: 3672 Page_hit_rate: 0.712990
Page_table_tot_access: 351720 Page_tot_hit: 251179, Page_tot_miss 100541, Page_tot_hit_rate: 0.714145 Page_tot_fault: 99 Page_tot_pending: 100296
Total_memory_access_page_fault: 99, Average_latency: 2948000.250000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 1024 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 146
dma_migration_read 98
dma_migration_write 4
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.006202
[0-25]: 0.032870, [26-50]: 0.018468, [51-75]: 0.016187, [76-100]: 0.932474
Pcie_write_utilization: 1.122245
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:  1615209 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(940.620544)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   323484 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323484----T:   384320 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393154----T:   395759 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395759----T:   516848 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516848----T:   519453 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519453----T:   527693 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527693----T:   530298 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530298----T:   538538 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   554827----T:   557432 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557432----T:   565672 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   566190----T:   568795 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568795----T:   584490 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584490----T:   587920 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587920----T:   594785 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594785----T:   598597 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598597----T:   601397 	 St: c02f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   601397----T:   614285 	 St: c02f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:   614285----T:   616890 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616890----T:   632585 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   633349----T:   636149 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   636149----T:   666402 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670363----T:   672968 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672968----T:   733804 	 St: c0351000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   742508----T:   745308 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   745308----T:   865926 	 St: c03d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   884627----T:   887232 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887232----T:   895472 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895472----T:   898902 	 St: c04e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   898902----T:   905767 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   906450----T:   909055 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909055----T:   939778 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   939778----T:   942383 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942383----T:   945183 	 St: c04f1000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   945183----T:   959941 	 St: c04f3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   959941----T:   964160 	 St: c0510000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   964160----T:   966765 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966765----T:   994667 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   994667----T:   997272 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997272----T:  1027995 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1029212----T:  1032642 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1032642----T:  1092066 	 St: c0554000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  1100343----T:  1100543 	 St: c05d0080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  1100543----T:  1100743 	 St: c05d0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1100743----T:  1103348 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103348----T:  1224437 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1243242----T:  1245847 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245847----T:  1254087 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1254087----T:  1256887 	 St: c06e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1256887----T:  1264667 	 St: c06e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1265568----T:  1268173 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268173----T:  1283868 	 St: c06f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1283868----T:  1286473 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1286473----T:  1317196 	 St: c0711000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1320750----T:  1323355 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1323355----T:  1384191 	 St: c0751000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1392793----T:  1395398 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1395398----T:  1516487 	 St: c07d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1535253----T:  1537858 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1537858----T:  1546098 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1546098----T:  1548703 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1548703----T:  1556943 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1557862----T:  1560467 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1560467----T:  1576162 	 St: c08f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1576162----T:  1578962 	 St: c0910000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1578962----T:  1609215 	 St: c0912000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  1615209----T:  1617814 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1615209----T:  1623449 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1626054----T:  1628659 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1626054----T:  1634294 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1636899----T:  1639504 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1636899----T:  1652594 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1655199----T:  1657804 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1655199----T:  1685922 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1688527----T:  1691132 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1688527----T:  1749363 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1751968----T:  1754573 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1751968----T:  1873057 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1875662----T:  1878267 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1875662----T:  1883902 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1886507----T:  1889112 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1886507----T:  1894747 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1897352----T:  1899957 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1897352----T:  1913047 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1915652----T:  1918257 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1915652----T:  1946375 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1948980----T:  1951585 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1948980----T:  2009816 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2012421----T:  2015026 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2012421----T:  2133510 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2136115----T:  2138720 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2136115----T:  2144355 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2146960----T:  2149565 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2146960----T:  2155200 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2157805----T:  2160410 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2157805----T:  2173500 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2176105----T:  2178710 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2176105----T:  2206828 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2209433----T:  2212038 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2209433----T:  2270269 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2272874----T:  2275479 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2272874----T:  2393963 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2396568----T:  2399173 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2396568----T:  2404808 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2407413----T:  2410018 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2407413----T:  2415653 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2418258----T:  2420863 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2418258----T:  2433953 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2436558----T:  2439163 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2436558----T:  2467281 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2469886----T:  2472491 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2469886----T:  2530722 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2533327----T:  2535932 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2533327----T:  2654416 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2657021----T:  2659626 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2657021----T:  2665261 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2667866----T:  2670471 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2667866----T:  2676106 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2678711----T:  2681316 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2678711----T:  2694406 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2697011----T:  2699616 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2697011----T:  2727734 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2730339----T:  2732944 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2730339----T:  2791175 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3015930----T:  5925604 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(1964.668457)
F:  3016704----T:  3019309 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019309----T:  3027549 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3027849----T:  3031661 	 St: c11e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3031661----T:  3038073 	 St: c11e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3038073----T:  3041503 	 St: c11f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3041503----T:  3048368 	 St: c11f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3048368----T:  3051798 	 St: c1200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3051798----T:  3066088 	 St: c1204000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3066088----T:  3069518 	 St: c0950000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3069518----T:  3072123 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3072123----T:  3078535 	 St: c0955000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3078535----T:  3081140 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3081140----T:  3089380 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3089380----T:  3092466 	 St: c0970000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3092466----T:  3095071 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095071----T:  3109361 	 St: c0974000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3113506----T:  3119918 	 St: c1220000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3119918----T:  3145940 	 St: c122b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3145940----T:  3148740 	 St: c0990000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3148740----T:  3178993 	 St: c0992000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  3191694----T:  3194494 	 St: c1260000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3194494----T:  3254859 	 St: c1262000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  3254859----T:  3257659 	 St: c09d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3257659----T:  3318024 	 St: c09d2000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  3352118----T:  3354918 	 St: c12e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3354918----T:  3475536 	 St: c12e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3475536----T:  3478141 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478141----T:  3599230 	 St: c0a51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3678347----T:  3680952 	 St: c13e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3680952----T:  3689192 	 St: c13e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3689192----T:  3691797 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3691797----T:  3700037 	 St: c0b51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3702236----T:  3702436 	 St: c13f1980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3702436----T:  3702636 	 St: c13f1a00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3702848----T:  3711088 	 St: c13f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3711088----T:  3713693 	 St: c13ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3713693----T:  3717123 	 St: c1400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3717123----T:  3731413 	 St: c1404000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3731413----T:  3734213 	 St: c0b60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3734213----T:  3741993 	 St: c0b62000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3741993----T:  3744598 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3744598----T:  3760293 	 St: c0b71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3763268----T:  3763468 	 St: c142d700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3763468----T:  3763668 	 St: c142d780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3764480----T:  3769995 	 St: c1420000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3769995----T:  3770195 	 St: c0b9da00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  3770195----T:  3770395 	 St: c0b9da80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  3770395----T:  3797357 	 St: c1429000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  3797357----T:  3805137 	 St: c0b90000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3805137----T:  3829749 	 St: c0b9e000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  3835581----T:  3841096 	 St: c1460000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3841096----T:  3898167 	 St: c1469000 Sz: 487424 	 Sm: 0 	 T: memcpy_h2d(38.535450)
F:  3898167----T:  3903241 	 St: c0bd0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3903241----T:  3960782 	 St: c0bd8000 Sz: 491520 	 Sm: 0 	 T: memcpy_h2d(38.852802)
F:  3994709----T:  3997314 	 St: c14e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3997314----T:  4118403 	 St: c14e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4118403----T:  4121008 	 St: c0c50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4121008----T:  4242097 	 St: c0c51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4323430----T:  4326035 	 St: c15e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4326035----T:  4334275 	 St: c15e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4334275----T:  4334475 	 St: c0d50cc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4334475----T:  4334675 	 St: c0d50d00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4334675----T:  4337280 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4337280----T:  4345520 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4347732----T:  4353247 	 St: c15f0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4353247----T:  4357888 	 St: c15f9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4357888----T:  4360688 	 St: c1600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4360688----T:  4375914 	 St: c1602000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  4375914----T:  4378714 	 St: c0d60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4378714----T:  4386494 	 St: c0d62000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4386494----T:  4389099 	 St: c0d70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4389099----T:  4404794 	 St: c0d71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4408398----T:  4408598 	 St: c162d080 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4408598----T:  4408798 	 St: c162d100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4409018----T:  4416340 	 St: c1620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4416340----T:  4441422 	 St: c162d000 Sz: 208896 	 Sm: 0 	 T: memcpy_h2d(16.935854)
F:  4441422----T:  4449202 	 St: c0d90000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4449202----T:  4473814 	 St: c0d9e000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  4479684----T:  4479884 	 St: c1668100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4479884----T:  4480084 	 St: c1668180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4480084----T:  4480284 	 St: c1667de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4480284----T:  4480484 	 St: c1667e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4480484----T:  4483284 	 St: c1660000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4483284----T:  4483484 	 St: c0dd8100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4483484----T:  4483684 	 St: c0dd8180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4483684----T:  4544049 	 St: c1662000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:  4544049----T:  4546654 	 St: c0dd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4546654----T:  4607490 	 St: c0dd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  4644283----T:  4647083 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4647083----T:  4767701 	 St: c16e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4767701----T:  4770501 	 St: c0e50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4770501----T:  4891119 	 St: c0e52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4970837----T:  4971037 	 St: c17e0400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4971037----T:  4971237 	 St: c17e0480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  4971319----T:  4973924 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4973924----T:  4982164 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4982164----T:  4984769 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4984769----T:  4993009 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4995183----T:  4995383 	 St: c17f3b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4995383----T:  4995583 	 St: c17f3b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  4995827----T:  5000046 	 St: c17f0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5000046----T:  5000246 	 St: c1807f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5000246----T:  5000446 	 St: c1808000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5000446----T:  5000646 	 St: c0f63840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5000646----T:  5000846 	 St: c0f63880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5000846----T:  5001046 	 St: c0f63940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5001046----T:  5001246 	 St: c0f63980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5001246----T:  5001446 	 St: c0f63b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5001446----T:  5001646 	 St: c0f63b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5001646----T:  5001846 	 St: c0f77f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5001846----T:  5002046 	 St: c0f78000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5002046----T:  5008007 	 St: c17f6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5008007----T:  5013522 	 St: c1800000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5013522----T:  5025476 	 St: c1809000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5025476----T:  5028906 	 St: c0f60000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5028906----T:  5035771 	 St: c0f64000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5035771----T:  5041286 	 St: c0f70000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5041286----T:  5053240 	 St: c0f79000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5056814----T:  5064594 	 St: c1820000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5064594----T:  5089206 	 St: c182e000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  5089206----T:  5092006 	 St: c0f90000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5092006----T:  5095818 	 St: c0f92000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5095818----T:  5123720 	 St: c0f97000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  5129298----T:  5129498 	 St: c1861c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5129498----T:  5129698 	 St: c1861c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5129698----T:  5129898 	 St: c1860f40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5129898----T:  5130098 	 St: c1860f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5130372----T:  5132977 	 St: c1860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5132742----T:  5374822 	 St: c0950000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5132977----T:  5133177 	 St: c0fd1c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5133177----T:  5133377 	 St: c0fd1c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5133377----T:  5194213 	 St: c1861000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5194213----T:  5196818 	 St: c0fd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5196818----T:  5257654 	 St: c0fd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5412242----T:  5412442 	 St: c18e0740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5412442----T:  5412642 	 St: c18e0780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5412642----T:  5412842 	 St: c18e0840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5412842----T:  5413042 	 St: c18e0880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5413042----T:  5413242 	 St: c18e0960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5413242----T:  5413442 	 St: c18e0980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5413442----T:  5413642 	 St: c18e0000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5413642----T:  5413842 	 St: c18e0fc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5413842----T:  5414042 	 St: c18e1000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5414042----T:  5414242 	 St: c18e10c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5414242----T:  5414442 	 St: c18e1100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5414442----T:  5414642 	 St: c18e11e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5414642----T:  5414842 	 St: c18e1200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5414842----T:  5415042 	 St: c1050740 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5415042----T:  5415242 	 St: c1050780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5415242----T:  5415442 	 St: c1050840 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5415442----T:  5415642 	 St: c1050880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5415642----T:  5415842 	 St: c1050960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5415842----T:  5416042 	 St: c1050980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5416042----T:  5416242 	 St: c1050a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5416132----T:  5658212 	 St: c0b50000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5416242----T:  5416442 	 St: c1050a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5416442----T:  5416642 	 St: c1050fc0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5416642----T:  5416842 	 St: c1051000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5416842----T:  5417042 	 St: c10500e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5417042----T:  5417242 	 St: c1050100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5417242----T:  5417442 	 St: c1050000 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5417442----T:  5417642 	 St: c10501e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5417642----T:  5417842 	 St: c1050200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5417842----T:  5420642 	 St: c18e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5420642----T:  5541260 	 St: c18e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  5541260----T:  5544060 	 St: c1050000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5544060----T:  5664678 	 St: c1052000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  5744403----T:  5744603 	 St: c19e0c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5744603----T:  5744803 	 St: c19e0d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5744912----T:  5745112 	 St: c19e0d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5745112----T:  5745312 	 St: c19e0e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5745312----T:  5745512 	 St: c19e0e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5745512----T:  5745712 	 St: c19e0f00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5745712----T:  5745912 	 St: c19e0f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5745912----T:  5746112 	 St: c19e1000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5746112----T:  5748912 	 St: c19e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5748912----T:  5749112 	 St: c1150c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5749112----T:  5749312 	 St: c1150d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5749312----T:  5749512 	 St: c1150d80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5749512----T:  5749712 	 St: c1150e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5749712----T:  5749912 	 St: c1150e80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5749912----T:  5750112 	 St: c1150f00 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5750112----T:  5750312 	 St: c1150f80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5750312----T:  5750512 	 St: c1151000 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5750512----T:  5750712 	 St: c1150f00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5750712----T:  5750912 	 St: c1150f80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5750912----T:  5751112 	 St: c1150e00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5751112----T:  5751312 	 St: c1150e80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5751312----T:  5759092 	 St: c19e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5759092----T:  5761892 	 St: c1150000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5761892----T:  5769672 	 St: c1152000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5771850----T:  5772050 	 St: c19f34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5772050----T:  5772250 	 St: c19f3500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772250----T:  5772450 	 St: c19f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5772450----T:  5772650 	 St: c19f8180 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772650----T:  5772850 	 St: c19f6b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5772850----T:  5773050 	 St: c19f6b80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5773050----T:  5773250 	 St: c19f8580 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5773250----T:  5773450 	 St: c19f8600 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5773450----T:  5773650 	 St: c19f56e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5773650----T:  5773850 	 St: c19f5700 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5773850----T:  5774050 	 St: c1a011e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5774050----T:  5774250 	 St: c1a01200 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5774250----T:  5774450 	 St: c1a05c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5774450----T:  5774650 	 St: c1a05c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5774650----T:  5774850 	 St: c1a075c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5774850----T:  5775050 	 St: c1a07600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5775050----T:  5779691 	 St: c19f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5779691----T:  5779891 	 St: c11634e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5779891----T:  5780091 	 St: c1163500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5780091----T:  5780291 	 St: c11775c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5780291----T:  5780491 	 St: c1177600 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5780491----T:  5780691 	 St: c11633e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5780691----T:  5780891 	 St: c1163400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5780891----T:  5781091 	 St: c1166a00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5781091----T:  5781291 	 St: c1166a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5781291----T:  5781491 	 St: c1166b00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5781491----T:  5781691 	 St: c1166b80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5781691----T:  5781891 	 St: c1166c00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5781891----T:  5782091 	 St: c1166c80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5782091----T:  5782291 	 St: c1175c40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5782291----T:  5782491 	 St: c1175c80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5782491----T:  5782691 	 St: c1175b40 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5782691----T:  5782891 	 St: c1175b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5782891----T:  5783091 	 St: c11774c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5783091----T:  5783291 	 St: c1177500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5783291----T:  5783491 	 St: c1166900 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5783491----T:  5783691 	 St: c1166980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5783691----T:  5783891 	 St: c11710e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5783891----T:  5784091 	 St: c1171100 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5784091----T:  5789606 	 St: c19f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5789606----T:  5792406 	 St: c1a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5792406----T:  5807632 	 St: c1a02000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  5807632----T:  5813147 	 St: c1160000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5813147----T:  5817788 	 St: c1169000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5817788----T:  5820588 	 St: c1170000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5820588----T:  5835814 	 St: c1172000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  5838855----T:  5839055 	 St: c1a24940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5839055----T:  5839255 	 St: c1a24980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5839405----T:  5839605 	 St: c1a25b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5839605----T:  5839805 	 St: c1a25b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5839973----T:  5840173 	 St: c1a274e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5840173----T:  5840373 	 St: c1a27500 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5840698----T:  5840898 	 St: c1a2dd00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5840898----T:  5841098 	 St: c1a2dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5841098----T:  5841298 	 St: c1a2de00 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5841298----T:  5841498 	 St: c1a2de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5841498----T:  5841698 	 St: c1a21400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5841698----T:  5841898 	 St: c1a21480 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5841898----T:  5842098 	 St: c11973c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5842098----T:  5842298 	 St: c1197400 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5842298----T:  5846110 	 St: c1a20000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5846110----T:  5846310 	 St: c1194940 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5846310----T:  5846510 	 St: c1194980 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5846510----T:  5846710 	 St: c1194a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5846710----T:  5846910 	 St: c1194a80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5846910----T:  5847110 	 St: c1194b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5847110----T:  5847310 	 St: c1194b80 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5847310----T:  5847510 	 St: c11972c0 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F:  5847510----T:  5847710 	 St: c1197300 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F:  5847710----T:  5876552 	 St: c1a25000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5876552----T:  5880771 	 St: c1190000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5880771----T:  5909143 	 St: c1196000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  5925604----T:  5928209 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5925604----T:  5933844 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5936449----T:  5939054 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5936449----T:  5944689 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  5947294----T:  5949899 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5947294----T:  5962989 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  5965594----T:  5968199 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5965594----T:  5996317 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  5998922----T:  6001527 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  5998922----T:  6059758 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6062363----T:  6064968 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6062363----T:  6183452 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6186057----T:  6188662 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6186057----T:  6194297 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6196902----T:  6199507 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6196902----T:  6205142 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6207747----T:  6210352 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6207747----T:  6223442 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6226047----T:  6228652 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6226047----T:  6256770 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6259375----T:  6261980 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6259375----T:  6320211 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6322816----T:  6325421 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6322816----T:  6443905 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6446510----T:  6449115 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6446510----T:  6454750 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6457355----T:  6459960 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6457355----T:  6465595 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6468200----T:  6470805 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6468200----T:  6483895 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6486500----T:  6489105 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6486500----T:  6517223 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6519828----T:  6522433 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6519828----T:  6580664 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6583269----T:  6585874 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6583269----T:  6704358 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6706963----T:  6709568 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6706963----T:  6715203 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6717808----T:  6720413 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6717808----T:  6726048 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6728653----T:  6731258 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6728653----T:  6744348 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6746953----T:  6749558 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6746953----T:  6777676 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  6780281----T:  6782886 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6780281----T:  6841117 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  6843722----T:  6846327 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6843722----T:  6964811 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  6967416----T:  6970021 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6967416----T:  6975656 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6978261----T:  6980866 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6978261----T:  6986501 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6989106----T:  6991711 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6989106----T:  7004801 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7007406----T:  7010011 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7007406----T:  7038129 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7040734----T:  7043339 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7040734----T:  7101570 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7104175----T:  7106780 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7104175----T:  7225264 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7227869----T:  7230474 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7227869----T:  7236109 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7238714----T:  7241319 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7238714----T:  7246954 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7249559----T:  7252164 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7249559----T:  7265254 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7267859----T:  7270464 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7267859----T:  7298582 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7301187----T:  7303792 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7301187----T:  7362023 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7364628----T:  7367233 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7364628----T:  7485717 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7488322----T:  7490927 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7488322----T:  7496562 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7499167----T:  7501772 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7499167----T:  7507407 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7510012----T:  7512617 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7510012----T:  7525707 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7528312----T:  7530917 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7528312----T:  7559035 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7561640----T:  7564245 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7561640----T:  7622476 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 4302733(cycle), 2905.289062(us)
Tot_kernel_exec_time_and_fault_time: 10900588(cycle), 7360.289062(us)
Tot_memcpy_h2d_time: 3487027(cycle), 2354.508545(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 3487027(cycle), 2354.508545(us)
Tot_devicesync_time: 2878048(cycle), 1943.313965(us)
Tot_writeback_time: 484160(cycle), 326.914246(us)
Tot_dma_time: 29200(cycle), 19.716408(us)
Tot_memcpy_d2h_sync_wb_time: 3362208(cycle), 2270.228271(us)
GPGPU-Sim: *** exit detected ***
