// Seed: 3246422847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  assign module_1.id_8 = 0;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_16 = -1;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4
    , id_10,
    input tri0 id_5,
    output wire id_6,
    output wire id_7,
    output wor id_8
);
  logic id_11, id_12, id_13;
  assign id_1 = 1 - 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_12,
      id_11,
      id_12,
      id_10,
      id_12,
      id_10,
      id_11,
      id_13,
      id_10,
      id_13,
      id_13,
      id_13
  );
endmodule
