Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 15 20:14:04 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1925)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7536)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1925)
---------------------------
 There are 1925 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7536)
---------------------------------------------------
 There are 7536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.018        0.000                      0                   54        0.154        0.000                      0                   54        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.018        0.000                      0                   54        0.154        0.000                      0                   54        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 pdu/cnt_al_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.718ns (18.411%)  route 3.182ns (81.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 15.234 - 10.000 ) 
    Source Clock Delay      (SCD):    5.547ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599     5.547    pdu/clk_IBUF_BUFG
    SLICE_X43Y124        FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.419     5.966 r  pdu/cnt_al_plr_reg[1]/Q
                         net (fo=164, routed)         2.661     8.627    pdu/cnt_al_plr_reg[1]_0
    SLICE_X43Y124        LUT6 (Prop_lut6_I5_O)        0.299     8.926 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.521     9.447    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X43Y124        FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.482    15.234    pdu/clk_IBUF_BUFG
    SLICE_X43Y124        FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.313    15.547    
                         clock uncertainty           -0.035    15.512    
    SLICE_X43Y124        FDCE (Setup_fdce_C_D)       -0.047    15.465    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.089ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.122ns (31.424%)  route 2.449ns (68.576%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 15.234 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.606     5.554    pdu/clk_IBUF_BUFG
    SLICE_X40Y122        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pdu/in_r_reg[0]/Q
                         net (fo=14, routed)          1.164     7.174    pdu/Q[0]
    SLICE_X45Y124        LUT6 (Prop_lut6_I2_O)        0.124     7.298 r  pdu/cnt_m_rf[4]_i_5/O
                         net (fo=1, routed)           0.000     7.298    pdu/cnt_m_rf[4]_i_5_n_0
    SLICE_X45Y124        MUXF7 (Prop_muxf7_I1_O)      0.217     7.515 r  pdu/cnt_m_rf_reg[4]_i_3/O
                         net (fo=1, routed)           0.637     8.152    pdu/cnt_m_rf_reg[4]_i_3_n_0
    SLICE_X44Y124        LUT3 (Prop_lut3_I1_O)        0.325     8.477 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.648     9.125    pdu/p_0_in[4]
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.482    15.234    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.275    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X44Y124        FDCE (Setup_fdce_C_D)       -0.260    15.214    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  6.089    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.580ns (18.983%)  route 2.475ns (81.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 15.234 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 f  pdu/step_r_reg/Q
                         net (fo=22, routed)          2.145     8.160    pdu/step_r
    SLICE_X44Y124        LUT3 (Prop_lut3_I2_O)        0.124     8.284 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.330     8.614    pdu/p_0_in[2]
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.482    15.234    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.275    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X44Y124        FDCE (Setup_fdce_C_D)       -0.061    15.413    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.608ns (22.039%)  route 2.151ns (77.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 f  pdu/step_r_reg/Q
                         net (fo=22, routed)          1.768     7.783    pdu/step_r
    SLICE_X45Y123        LUT3 (Prop_lut3_I2_O)        0.152     7.935 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.382     8.318    pdu/p_0_in[3]
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.484    15.236    pdu/clk_IBUF_BUFG
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.275    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X45Y123        FDCE (Setup_fdce_C_D)       -0.264    15.212    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.580ns (20.252%)  route 2.284ns (79.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 f  pdu/step_r_reg/Q
                         net (fo=22, routed)          1.944     7.959    pdu/step_r
    SLICE_X43Y123        LUT5 (Prop_lut5_I3_O)        0.124     8.083 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.340     8.423    pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X43Y123        FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.484    15.236    pdu/clk_IBUF_BUFG
    SLICE_X43Y123        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism              0.275    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X43Y123        FDCE (Setup_fdce_C_D)       -0.047    15.429    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.429    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.575%)  route 2.108ns (78.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 r  pdu/step_r_reg/Q
                         net (fo=22, routed)          1.420     7.435    pdu/step_r
    SLICE_X43Y123        LUT6 (Prop_lut6_I5_O)        0.124     7.559 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.689     8.247    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.484    15.236    pdu/clk_IBUF_BUFG
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.275    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X45Y123        FDCE (Setup_fdce_C_CE)      -0.205    15.271    pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.575%)  route 2.108ns (78.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 r  pdu/step_r_reg/Q
                         net (fo=22, routed)          1.420     7.435    pdu/step_r
    SLICE_X43Y123        LUT6 (Prop_lut6_I5_O)        0.124     7.559 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.689     8.247    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.484    15.236    pdu/clk_IBUF_BUFG
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism              0.275    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X45Y123        FDCE (Setup_fdce_C_CE)      -0.205    15.271    pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.580ns (21.575%)  route 2.108ns (78.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 r  pdu/step_r_reg/Q
                         net (fo=22, routed)          1.420     7.435    pdu/step_r
    SLICE_X43Y123        LUT6 (Prop_lut6_I5_O)        0.124     7.559 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.689     8.247    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.484    15.236    pdu/clk_IBUF_BUFG
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.275    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X45Y123        FDCE (Setup_fdce_C_CE)      -0.205    15.271    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.799%)  route 1.964ns (77.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 15.234 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 r  pdu/step_r_reg/Q
                         net (fo=22, routed)          1.420     7.435    pdu/step_r
    SLICE_X43Y123        LUT6 (Prop_lut6_I5_O)        0.124     7.559 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.544     8.103    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.482    15.234    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/C
                         clock pessimism              0.275    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X44Y124        FDCE (Setup_fdce_C_CE)      -0.205    15.269    pdu/cnt_m_rf_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.580ns (22.799%)  route 1.964ns (77.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 15.234 - 10.000 ) 
    Source Clock Delay      (SCD):    5.559ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.611     5.559    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.456     6.015 r  pdu/step_r_reg/Q
                         net (fo=22, routed)          1.420     7.435    pdu/step_r
    SLICE_X43Y123        LUT6 (Prop_lut6_I5_O)        0.124     7.559 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.544     8.103    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.482    15.234    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C
                         clock pessimism              0.275    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X44Y124        FDCE (Setup_fdce_C_CE)      -0.205    15.269    pdu/cnt_m_rf_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  7.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.553     1.688    pdu/clk_IBUF_BUFG
    SLICE_X39Y120        FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.102     1.932    pdu/valid_2r
    SLICE_X38Y120        LUT6 (Prop_lut6_I1_O)        0.045     1.977 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    pdu/check_r[0]_i_1_n_0
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.823     2.213    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.511     1.701    
    SLICE_X38Y120        FDCE (Hold_fdce_C_D)         0.121     1.822    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pdu/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.777%)  route 0.180ns (49.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.555     1.690    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141     1.831 f  pdu/run_r_reg/Q
                         net (fo=4, routed)           0.180     2.012    pdu/run_r
    SLICE_X38Y120        LUT6 (Prop_lut6_I3_O)        0.045     2.057 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    pdu/check_r[1]_i_1_n_0
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.823     2.213    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.488     1.724    
    SLICE_X38Y120        FDCE (Hold_fdce_C_D)         0.120     1.844    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 pdu/cnt_ah_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.973%)  route 0.124ns (40.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.549     1.684    pdu/clk_IBUF_BUFG
    SLICE_X43Y124        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDCE (Prop_fdce_C_Q)         0.141     1.825 r  pdu/cnt_ah_plr_reg[1]/Q
                         net (fo=36, routed)          0.124     1.950    pdu/cnt_ah_plr_reg[1]_0
    SLICE_X43Y124        LUT6 (Prop_lut6_I5_O)        0.045     1.995 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.995    pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X43Y124        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.816     2.206    pdu/clk_IBUF_BUFG
    SLICE_X43Y124        FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.521     1.684    
    SLICE_X43Y124        FDCE (Hold_fdce_C_D)         0.091     1.775    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.550     1.685    pdu/clk_IBUF_BUFG
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDCE (Prop_fdce_C_Q)         0.141     1.826 f  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=11, routed)          0.155     1.981    pdu/cnt_m_rf_reg[0]
    SLICE_X44Y123        LUT3 (Prop_lut3_I1_O)        0.045     2.026 r  pdu/cnt_m_rf[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.026    pdu/cnt_m_rf[0]_rep_i_1_n_0
    SLICE_X44Y123        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     2.207    pdu/clk_IBUF_BUFG
    SLICE_X44Y123        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C
                         clock pessimism             -0.508     1.698    
    SLICE_X44Y123        FDCE (Hold_fdce_C_D)         0.091     1.789    pdu/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.550     1.685    pdu/clk_IBUF_BUFG
    SLICE_X45Y123        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDCE (Prop_fdce_C_Q)         0.141     1.826 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=11, routed)          0.156     1.982    pdu/cnt_m_rf_reg[0]
    SLICE_X44Y123        LUT6 (Prop_lut6_I3_O)        0.045     2.027 r  pdu/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     2.027    pdu/p_0_in[1]
    SLICE_X44Y123        FDCE                                         r  pdu/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.817     2.207    pdu/clk_IBUF_BUFG
    SLICE_X44Y123        FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.508     1.698    
    SLICE_X44Y123        FDCE (Hold_fdce_C_D)         0.092     1.790    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.555     1.690    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.212     2.043    pdu/valid_r
    SLICE_X39Y120        FDRE                                         r  pdu/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.823     2.213    pdu/clk_IBUF_BUFG
    SLICE_X39Y120        FDRE                                         r  pdu/valid_2r_reg/C
                         clock pessimism             -0.488     1.724    
    SLICE_X39Y120        FDRE (Hold_fdre_C_D)         0.070     1.794    pdu/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.738    pdu/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  pdu/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.879 r  pdu/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.988    pdu/cnt_reg_n_0_[11]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.096 r  pdu/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.096    pdu/cnt_reg[8]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  pdu/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.266    pdu/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  pdu/cnt_reg[11]/C
                         clock pessimism             -0.528     1.738    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105     1.843    pdu/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.738    pdu/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  pdu/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     1.879 r  pdu/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.988    pdu/cnt_reg_n_0_[15]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.096 r  pdu/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.096    pdu/cnt_reg[12]_i_1_n_4
    SLICE_X1Y92          FDCE                                         r  pdu/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.266    pdu/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  pdu/cnt_reg[15]/C
                         clock pessimism             -0.528     1.738    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.105     1.843    pdu/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.737    pdu/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  pdu/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.878 r  pdu/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.987    pdu/cnt_reg_n_0_[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.095 r  pdu/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.095    pdu/cnt_reg[0]_i_1_n_4
    SLICE_X1Y89          FDCE                                         r  pdu/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.265    pdu/clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  pdu/cnt_reg[3]/C
                         clock pessimism             -0.528     1.737    
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.105     1.842    pdu/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.738    pdu/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  pdu/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.879 r  pdu/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.988    pdu/cnt_reg_n_0_[7]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.096 r  pdu/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.096    pdu/cnt_reg[4]_i_1_n_4
    SLICE_X1Y90          FDCE                                         r  pdu/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.266    pdu/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  pdu/cnt_reg[7]/C
                         clock pessimism             -0.528     1.738    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105     1.843    pdu/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y120   pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y120   pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y120   pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y123   pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y124   pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y123   pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y124   pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y124   pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y123   pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y120   pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y120   pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y123   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y123   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y124   pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y124   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y120   pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y120   pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y120   pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y123   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y123   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y124   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y124   pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7540 Endpoints
Min Delay          7540 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.832ns  (logic 7.282ns (25.256%)  route 21.550ns (74.744%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.245    13.875    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.999 r  cpu/id_ex/pc[31]_i_5/O
                         net (fo=62, routed)          1.484    15.482    cpu/id_ex/pc[31]_i_5_n_0
    SLICE_X32Y131        LUT4 (Prop_lut4_I1_O)        0.124    15.606 r  cpu/id_ex/d_OBUF[3]_inst_i_105/O
                         net (fo=1, routed)           0.805    16.411    cpu/id_ex/d_OBUF[3]_inst_i_105_n_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I0_O)        0.124    16.535 r  cpu/id_ex/d_OBUF[3]_inst_i_54/O
                         net (fo=1, routed)           0.982    17.518    cpu/id_ex/d_OBUF[3]_inst_i_54_n_0
    SLICE_X43Y132        LUT5 (Prop_lut5_I4_O)        0.124    17.642 r  cpu/id_ex/d_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.941    18.583    cpu/id_ex/d_OBUF[3]_inst_i_22_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    18.707 r  cpu/id_ex/d_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    18.707    cpu/id_ex/d_OBUF[3]_inst_i_10_n_0
    SLICE_X45Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    18.919 r  cpu/id_ex/d_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.985    19.904    cpu/id_ex/d_OBUF[3]_inst_i_4_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I3_O)        0.299    20.203 r  cpu/id_ex/d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.072    25.275    d_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         3.557    28.832 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.832    d[3]
    T13                                                               r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.609ns  (logic 7.307ns (25.541%)  route 21.302ns (74.459%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.030    13.660    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.784 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          2.135    15.919    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y128        LUT4 (Prop_lut4_I3_O)        0.124    16.043 r  cpu/id_ex/pc[4]_i_2/O
                         net (fo=2, routed)           0.832    16.875    cpu/id_ex/pc[4]_i_2_n_0
    SLICE_X31Y129        LUT6 (Prop_lut6_I1_O)        0.124    16.999 r  cpu/id_ex/d_OBUF[0]_inst_i_67/O
                         net (fo=1, routed)           1.097    18.096    cpu/id_ex/d_OBUF[0]_inst_i_67_n_0
    SLICE_X39Y128        LUT6 (Prop_lut6_I5_O)        0.124    18.220 r  cpu/id_ex/d_OBUF[0]_inst_i_28/O
                         net (fo=1, routed)           0.771    18.991    cpu/id_ex/d_OBUF[0]_inst_i_28_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I0_O)        0.124    19.115 r  cpu/id_ex/d_OBUF[0]_inst_i_13/O
                         net (fo=1, routed)           0.000    19.115    cpu/id_ex/d_OBUF[0]_inst_i_13_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    19.332 r  cpu/id_ex/d_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.774    20.106    cpu/id_ex/d_OBUF[0]_inst_i_5_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I5_O)        0.299    20.405 r  cpu/id_ex/d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.627    25.032    d_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    28.609 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.609    d[0]
    T10                                                               r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.378ns  (logic 7.278ns (25.648%)  route 21.100ns (74.352%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.030    13.660    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.784 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          1.736    15.520    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.124    15.644 r  cpu/id_ex/pc[2]_i_2/O
                         net (fo=2, routed)           0.733    16.377    cpu/id_ex/pc[2]_i_2_n_0
    SLICE_X33Y127        LUT6 (Prop_lut6_I1_O)        0.124    16.501 r  cpu/id_ex/d_OBUF[2]_inst_i_63/O
                         net (fo=1, routed)           0.448    16.950    cpu/id_ex/d_OBUF[2]_inst_i_63_n_0
    SLICE_X36Y126        LUT6 (Prop_lut6_I5_O)        0.124    17.074 r  cpu/id_ex/d_OBUF[2]_inst_i_26/O
                         net (fo=1, routed)           1.178    18.252    cpu/id_ex/d_OBUF[2]_inst_i_26_n_0
    SLICE_X39Y127        LUT6 (Prop_lut6_I0_O)        0.124    18.376 r  cpu/id_ex/d_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           0.000    18.376    cpu/id_ex/d_OBUF[2]_inst_i_12_n_0
    SLICE_X39Y127        MUXF7 (Prop_muxf7_I0_O)      0.212    18.588 r  cpu/id_ex/d_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.023    19.610    cpu/id_ex/d_OBUF[2]_inst_i_5_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I5_O)        0.299    19.909 r  cpu/id_ex/d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.916    24.825    d_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.553    28.378 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.378    d[2]
    U13                                                               r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.866ns  (logic 7.299ns (26.195%)  route 20.567ns (73.805%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=1 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.245    13.875    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.999 r  cpu/id_ex/pc[31]_i_5/O
                         net (fo=62, routed)          2.080    16.078    cpu/id_ex/pc[31]_i_5_n_0
    SLICE_X33Y138        LUT4 (Prop_lut4_I1_O)        0.124    16.202 r  cpu/id_ex/d_OBUF[1]_inst_i_72/O
                         net (fo=1, routed)           0.665    16.868    cpu/id_ex/d_OBUF[1]_inst_i_72_n_0
    SLICE_X33Y138        LUT6 (Prop_lut6_I0_O)        0.124    16.992 r  cpu/id_ex/d_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.446    17.438    cpu/id_ex/d_OBUF[1]_inst_i_32_n_0
    SLICE_X36Y140        LUT5 (Prop_lut5_I4_O)        0.124    17.562 r  cpu/id_ex/d_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           0.706    18.268    cpu/id_ex/d_OBUF[1]_inst_i_14_n_0
    SLICE_X37Y140        LUT6 (Prop_lut6_I0_O)        0.124    18.392 r  cpu/id_ex/d_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000    18.392    cpu/id_ex/d_OBUF[1]_inst_i_6_n_0
    SLICE_X37Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    18.604 r  cpu/id_ex/d_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.762    19.366    cpu/id_ex/d_OBUF[1]_inst_i_2_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I0_O)        0.299    19.665 r  cpu/id_ex/d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.627    24.292    d_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.574    27.866 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.866    d[1]
    T9                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.700ns  (logic 4.280ns (18.854%)  route 18.420ns (81.146%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 r  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 r  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 r  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 f  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 f  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           0.872    13.502    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.626 r  cpu/id_ex/pc[31]_i_12/O
                         net (fo=32, routed)          2.278    15.904    cpu/id_ex/pc[31]_i_12_n_0
    SLICE_X33Y127        LUT4 (Prop_lut4_I1_O)        0.124    16.028 r  cpu/id_ex/pc[5]_i_2/O
                         net (fo=2, routed)           0.818    16.846    cpu/id_ex/pc[5]_i_2_n_0
    SLICE_X33Y128        LUT5 (Prop_lut5_I4_O)        0.152    16.998 r  cpu/id_ex/pc[5]_i_1/O
                         net (fo=3, routed)           0.808    17.805    cpu/id_ex/pc_add_imm_reg_reg[31]_0[5]
    SLICE_X31Y128        LUT3 (Prop_lut3_I0_O)        0.326    18.131 r  cpu/id_ex/inst_mem_i_5/O
                         net (fo=128, routed)         1.696    19.828    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/A3
    SLICE_X14Y124        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.311    20.139 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    20.139    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/OA
    SLICE_X14Y124        MUXF7 (Prop_muxf7_I1_O)      0.214    20.353 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F7.A/O
                         net (fo=1, routed)           0.000    20.353    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/O1
    SLICE_X14Y124        MUXF8 (Prop_muxf8_I1_O)      0.088    20.441 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F8/O
                         net (fo=1, routed)           1.265    21.706    cpu/inst_mem/inst[17]
    SLICE_X31Y124        LUT2 (Prop_lut2_I0_O)        0.347    22.053 r  cpu/inst_mem/inst_id[17]_i_1/O
                         net (fo=1, routed)           0.647    22.700    cpu/if_id/D[17]
    SLICE_X31Y124        FDCE                                         r  cpu/if_id/inst_id_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.585ns  (logic 4.106ns (18.180%)  route 18.479ns (81.820%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.030    13.660    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.784 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          2.135    15.919    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y128        LUT4 (Prop_lut4_I3_O)        0.124    16.043 r  cpu/id_ex/pc[4]_i_2/O
                         net (fo=2, routed)           0.730    16.773    cpu/id_ex/pc[4]_i_2_n_0
    SLICE_X31Y129        LUT5 (Prop_lut5_I4_O)        0.150    16.923 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=3, routed)           0.810    17.733    cpu/id_ex/pc_add_imm_reg_reg[31]_0[4]
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.332    18.065 r  cpu/id_ex/inst_mem_i_6/O
                         net (fo=128, routed)         2.604    20.670    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A2
    SLICE_X14Y126        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.794 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.794    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OD
    SLICE_X14Y126        MUXF7 (Prop_muxf7_I0_O)      0.241    21.035 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    21.035    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X14Y126        MUXF8 (Prop_muxf8_I0_O)      0.098    21.133 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.133    22.266    cpu/inst_mem/inst[23]
    SLICE_X31Y125        LUT2 (Prop_lut2_I0_O)        0.319    22.585 r  cpu/inst_mem/inst_id[23]_i_1/O
                         net (fo=1, routed)           0.000    22.585    cpu/if_id/D[23]
    SLICE_X31Y125        FDCE                                         r  cpu/if_id/inst_id_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.305ns  (logic 4.100ns (18.381%)  route 18.205ns (81.618%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.030    13.660    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.784 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          1.736    15.520    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.124    15.644 r  cpu/id_ex/pc[2]_i_2/O
                         net (fo=2, routed)           0.888    16.532    cpu/id_ex/pc[2]_i_2_n_0
    SLICE_X32Y129        LUT5 (Prop_lut5_I4_O)        0.150    16.682 r  cpu/id_ex/pc[2]_i_1/O
                         net (fo=3, routed)           1.028    17.710    cpu/id_ex/pc_add_imm_reg_reg[31]_0[2]
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.326    18.036 r  cpu/id_ex/inst_mem_i_8/O
                         net (fo=128, routed)         2.518    20.554    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A0
    SLICE_X38Y122        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    20.678 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.678    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OD
    SLICE_X38Y122        MUXF7 (Prop_muxf7_I0_O)      0.241    20.919 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    20.919    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X38Y122        MUXF8 (Prop_muxf8_I0_O)      0.098    21.017 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.969    21.986    cpu/inst_mem/inst[0]
    SLICE_X37Y124        LUT2 (Prop_lut2_I0_O)        0.319    22.305 r  cpu/inst_mem/inst_id[0]_i_1/O
                         net (fo=1, routed)           0.000    22.305    cpu/if_id/D[0]
    SLICE_X37Y124        FDCE                                         r  cpu/if_id/inst_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.281ns  (logic 4.131ns (18.540%)  route 18.150ns (81.460%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.030    13.660    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.784 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          2.135    15.919    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y128        LUT4 (Prop_lut4_I3_O)        0.124    16.043 r  cpu/id_ex/pc[4]_i_2/O
                         net (fo=2, routed)           0.730    16.773    cpu/id_ex/pc[4]_i_2_n_0
    SLICE_X31Y129        LUT5 (Prop_lut5_I4_O)        0.150    16.923 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=3, routed)           0.810    17.733    cpu/id_ex/pc_add_imm_reg_reg[31]_0[4]
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.332    18.065 r  cpu/id_ex/inst_mem_i_6/O
                         net (fo=128, routed)         2.341    20.406    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A2
    SLICE_X14Y129        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.530 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.530    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X14Y129        MUXF7 (Prop_muxf7_I0_O)      0.241    20.771 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    20.771    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X14Y129        MUXF8 (Prop_muxf8_I0_O)      0.098    20.869 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.068    21.937    cpu/inst_mem/inst[31]
    SLICE_X31Y130        LUT2 (Prop_lut2_I0_O)        0.344    22.281 r  cpu/inst_mem/inst_id[31]_i_2/O
                         net (fo=1, routed)           0.000    22.281    cpu/if_id/D[31]
    SLICE_X31Y130        FDCE                                         r  cpu/if_id/inst_id_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[15]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.189ns  (logic 4.106ns (18.505%)  route 18.083ns (81.495%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.030    13.660    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.784 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          2.135    15.919    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y128        LUT4 (Prop_lut4_I3_O)        0.124    16.043 r  cpu/id_ex/pc[4]_i_2/O
                         net (fo=2, routed)           0.730    16.773    cpu/id_ex/pc[4]_i_2_n_0
    SLICE_X31Y129        LUT5 (Prop_lut5_I4_O)        0.150    16.923 r  cpu/id_ex/pc[4]_i_1/O
                         net (fo=3, routed)           0.810    17.733    cpu/id_ex/pc_add_imm_reg_reg[31]_0[4]
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.332    18.065 r  cpu/id_ex/inst_mem_i_6/O
                         net (fo=128, routed)         2.381    20.446    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/A2
    SLICE_X30Y135        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.570 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.570    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/OD
    SLICE_X30Y135        MUXF7 (Prop_muxf7_I0_O)      0.241    20.811 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000    20.811    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/O0
    SLICE_X30Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    20.909 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/F8/O
                         net (fo=3, routed)           0.961    21.870    cpu/inst_mem/inst[15]
    SLICE_X35Y136        LUT2 (Prop_lut2_I0_O)        0.319    22.189 r  cpu/inst_mem/inst_id[15]_rep_i_1/O
                         net (fo=1, routed)           0.000    22.189    cpu/if_id/inst_id_reg[15]_rep_1
    SLICE_X35Y136        FDCE                                         r  cpu/if_id/inst_id_reg[15]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.121ns  (logic 4.100ns (18.535%)  route 18.021ns (81.465%))
  Logic Levels:           20  (CARRY4=3 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y125        FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[2]/C
    SLICE_X36Y125        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  cpu/mem_wb/wb_src_wb_reg[2]/Q
                         net (fo=38, routed)          2.488     2.907    cpu/mem_wb/Q[2]
    SLICE_X40Y126        LUT6 (Prop_lut6_I2_O)        0.297     3.204 r  cpu/mem_wb/b_mem[31]_i_9/O
                         net (fo=2, routed)           0.813     4.017    cpu/mem_wb/wb_src_wb_reg[3]_1
    SLICE_X39Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.141 r  cpu/mem_wb/b_mem[31]_i_3/O
                         net (fo=32, routed)          2.950     7.090    cpu/mem_wb/b_mem[31]_i_3_n_0
    SLICE_X36Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.214 r  cpu/mem_wb/b_mem[23]_i_1/O
                         net (fo=3, routed)           0.979     8.193    cpu/id_ex/alu_result_mem_reg[31][23]
    SLICE_X41Y138        LUT5 (Prop_lut5_I0_O)        0.124     8.317 r  cpu/id_ex/i__carry__4_i_5/O
                         net (fo=1, routed)           0.000     8.317    cpu/alu/alu_result_mem_reg[23][3]
    SLICE_X41Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.718 r  cpu/alu/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.718    cpu/alu/_inferred__0/i__carry__4_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  cpu/alu/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.832    cpu/alu/_inferred__0/i__carry__5_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.145 f  cpu/alu/_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           1.006    10.151    cpu/alu/p_0_in__0[31]
    SLICE_X40Y133        LUT2 (Prop_lut2_I0_O)        0.306    10.457 f  cpu/alu/alu_result_mem[31]_i_2/O
                         net (fo=1, routed)           0.842    11.299    cpu/id_ex/alu_result_mem_reg[31]_0
    SLICE_X39Y139        LUT6 (Prop_lut6_I0_O)        0.124    11.423 f  cpu/id_ex/alu_result_mem[31]_i_1/O
                         net (fo=2, routed)           0.308    11.731    cpu/id_ex/ALUScr_reg_reg_1[31]
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.124    11.855 r  cpu/id_ex/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.651    12.506    cpu/id_ex/FSM_sequential_state[1]_i_5_n_0
    SLICE_X39Y140        LUT4 (Prop_lut4_I3_O)        0.124    12.630 r  cpu/id_ex/pc[31]_i_10/O
                         net (fo=4, routed)           1.030    13.660    cpu/id_ex/pc[31]_i_10_n_0
    SLICE_X36Y134        LUT6 (Prop_lut6_I3_O)        0.124    13.784 r  cpu/id_ex/pc[13]_i_2/O
                         net (fo=34, routed)          1.736    15.520    cpu/id_ex/pc[13]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I3_O)        0.124    15.644 r  cpu/id_ex/pc[2]_i_2/O
                         net (fo=2, routed)           0.888    16.532    cpu/id_ex/pc[2]_i_2_n_0
    SLICE_X32Y129        LUT5 (Prop_lut5_I4_O)        0.150    16.682 r  cpu/id_ex/pc[2]_i_1/O
                         net (fo=3, routed)           1.028    17.710    cpu/id_ex/pc_add_imm_reg_reg[31]_0[2]
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.326    18.036 r  cpu/id_ex/inst_mem_i_8/O
                         net (fo=128, routed)         2.357    20.393    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/A0
    SLICE_X30Y134        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    20.517 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000    20.517    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/OD
    SLICE_X30Y134        MUXF7 (Prop_muxf7_I0_O)      0.241    20.758 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F7.B/O
                         net (fo=1, routed)           0.000    20.758    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/O0
    SLICE_X30Y134        MUXF8 (Prop_muxf8_I0_O)      0.098    20.856 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/F8/O
                         net (fo=1, routed)           0.946    21.802    cpu/inst_mem/inst[12]
    SLICE_X31Y133        LUT2 (Prop_lut2_I0_O)        0.319    22.121 r  cpu/inst_mem/inst_id[12]_i_1/O
                         net (fo=1, routed)           0.000    22.121    cpu/if_id/D[12]
    SLICE_X31Y133        FDCE                                         r  cpu/if_id/inst_id_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[24]/C
    SLICE_X35Y138        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[24]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/D[24]
    SLICE_X35Y138        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[6]/C
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[6]/Q
                         net (fo=1, routed)           0.058     0.199    cpu/mem_wb/D[6]
    SLICE_X40Y130        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[7]/C
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[7]/Q
                         net (fo=1, routed)           0.059     0.200    cpu/mem_wb/D[7]
    SLICE_X40Y130        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/id_ex/MemWrite_ex_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_mem/MemWrite_mem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE                         0.000     0.000 r  cpu/id_ex/MemWrite_ex_reg/C
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/id_ex/MemWrite_ex_reg/Q
                         net (fo=2, routed)           0.077     0.218    cpu/ex_mem/ctrl[1]
    SLICE_X40Y130        FDCE                                         r  cpu/ex_mem/MemWrite_mem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/wb_src_wb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[0]/C
    SLICE_X37Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/wb_src_mem_reg[0]/Q
                         net (fo=5, routed)           0.080     0.221    cpu/mem_wb/wb_src_wb_reg[4]_1[0]
    SLICE_X37Y126        FDCE                                         r  cpu/mem_wb/wb_src_wb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/wb_src_wb_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=5, routed)           0.080     0.221    cpu/mem_wb/wb_src_wb_reg[4]_1[1]
    SLICE_X39Y125        FDCE                                         r  cpu/mem_wb/wb_src_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[13]/C
    SLICE_X28Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/if_id/pc_add_4_d_reg[13]/Q
                         net (fo=1, routed)           0.086     0.227    cpu/id_ex/pc_add_4_ex_reg[31]_1[13]
    SLICE_X29Y130        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[17]/C
    SLICE_X28Y134        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/if_id/pc_add_4_d_reg[17]/Q
                         net (fo=1, routed)           0.086     0.227    cpu/id_ex/pc_add_4_ex_reg[31]_1[17]
    SLICE_X29Y134        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[19]/C
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/if_id/pc_add_4_d_reg[19]/Q
                         net (fo=1, routed)           0.086     0.227    cpu/id_ex/pc_add_4_ex_reg[31]_1[19]
    SLICE_X29Y132        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y135        FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[21]/C
    SLICE_X28Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/if_id/pc_add_4_d_reg[21]/Q
                         net (fo=1, routed)           0.086     0.227    cpu/id_ex/pc_add_4_ex_reg[31]_1[21]
    SLICE_X29Y135        FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.968ns  (logic 5.389ns (26.988%)  route 14.579ns (73.012%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599     5.547    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.456     6.003 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.568    12.571    cpu/regs/dpra[2]
    SLICE_X59Y147        MUXF7 (Prop_muxf7_S_O)       0.296    12.867 r  cpu/regs/d_OBUF[0]_inst_i_98/O
                         net (fo=1, routed)           0.000    12.867    cpu/regs/d_OBUF[0]_inst_i_98_n_0
    SLICE_X59Y147        MUXF8 (Prop_muxf8_I0_O)      0.104    12.971 r  cpu/regs/d_OBUF[0]_inst_i_48/O
                         net (fo=1, routed)           0.891    13.862    cpu/regs/d_OBUF[0]_inst_i_48_n_0
    SLICE_X55Y147        LUT6 (Prop_lut6_I0_O)        0.316    14.178 r  cpu/regs/d_OBUF[0]_inst_i_21/O
                         net (fo=1, routed)           1.123    15.301    cpu/id_ex/rf_data[20]
    SLICE_X43Y140        LUT6 (Prop_lut6_I3_O)        0.124    15.425 r  cpu/id_ex/d_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.000    15.425    cpu/id_ex/d_OBUF[0]_inst_i_9_n_0
    SLICE_X43Y140        MUXF7 (Prop_muxf7_I1_O)      0.217    15.642 r  cpu/id_ex/d_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.370    17.013    cpu/id_ex/d_OBUF[0]_inst_i_3_n_0
    SLICE_X37Y132        LUT6 (Prop_lut6_I1_O)        0.299    17.312 r  cpu/id_ex/d_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.627    21.938    d_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    25.515 r  d_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.515    d[0]
    T10                                                               r  d[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.392ns  (logic 4.901ns (25.273%)  route 14.491ns (74.727%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599     5.547    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.456     6.003 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         4.624    10.628    pdu/dpra[2]
    SLICE_X49Y144        LUT5 (Prop_lut5_I4_O)        0.124    10.752 r  pdu/d_OBUF[3]_inst_i_36/O
                         net (fo=32, routed)          3.539    14.291    cpu/regs/d_OBUF[0]_inst_i_12
    SLICE_X45Y132        LUT6 (Prop_lut6_I5_O)        0.124    14.415 r  cpu/regs/d_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           0.772    15.187    cpu/id_ex/rf_data[7]
    SLICE_X39Y129        LUT6 (Prop_lut6_I3_O)        0.124    15.311 r  cpu/id_ex/d_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000    15.311    cpu/id_ex/d_OBUF[3]_inst_i_13_n_0
    SLICE_X39Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    15.528 r  cpu/id_ex/d_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.484    16.011    cpu/id_ex/d_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I5_O)        0.299    16.310 r  cpu/id_ex/d_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.072    21.382    d_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         3.557    24.939 r  d_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.939    d[3]
    T13                                                               r  d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.268ns  (logic 4.897ns (25.417%)  route 14.371ns (74.583%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599     5.547    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.456     6.003 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         4.624    10.628    pdu/dpra[2]
    SLICE_X49Y144        LUT5 (Prop_lut5_I4_O)        0.124    10.752 r  pdu/d_OBUF[3]_inst_i_36/O
                         net (fo=32, routed)          2.459    13.211    cpu/regs/d_OBUF[0]_inst_i_12
    SLICE_X55Y128        LUT6 (Prop_lut6_I5_O)        0.124    13.335 r  cpu/regs/d_OBUF[2]_inst_i_29/O
                         net (fo=1, routed)           1.349    14.683    cpu/id_ex/rf_data[6]
    SLICE_X39Y127        LUT6 (Prop_lut6_I3_O)        0.124    14.807 r  cpu/id_ex/d_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           0.000    14.807    cpu/id_ex/d_OBUF[2]_inst_i_13_n_0
    SLICE_X39Y127        MUXF7 (Prop_muxf7_I1_O)      0.217    15.024 r  cpu/id_ex/d_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.023    16.047    cpu/id_ex/d_OBUF[2]_inst_i_5_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I5_O)        0.299    16.346 r  cpu/id_ex/d_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.916    21.262    d_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.553    24.815 r  d_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.815    d[2]
    U13                                                               r  d[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.129ns  (logic 4.918ns (25.712%)  route 14.210ns (74.288%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599     5.547    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.456     6.003 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         4.624    10.628    pdu/dpra[2]
    SLICE_X49Y144        LUT5 (Prop_lut5_I4_O)        0.124    10.752 r  pdu/d_OBUF[3]_inst_i_36/O
                         net (fo=32, routed)          3.198    13.950    cpu/regs/d_OBUF[0]_inst_i_12
    SLICE_X48Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.074 r  cpu/regs/d_OBUF[1]_inst_i_29/O
                         net (fo=1, routed)           0.987    15.061    cpu/id_ex/rf_data[5]
    SLICE_X41Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.185 r  cpu/id_ex/d_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.000    15.185    cpu/id_ex/d_OBUF[1]_inst_i_13_n_0
    SLICE_X41Y128        MUXF7 (Prop_muxf7_I1_O)      0.217    15.402 r  cpu/id_ex/d_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.774    16.176    cpu/id_ex/d_OBUF[1]_inst_i_5_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I5_O)        0.299    16.475 r  cpu/id_ex/d_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.627    21.101    d_OBUF[1]
    T9                   OBUF (Prop_obuf_I_O)         3.574    24.676 r  d_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.676    d[1]
    T9                                                                r  d[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 4.118ns (42.555%)  route 5.559ns (57.445%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599     5.547    pdu/clk_IBUF_BUFG
    SLICE_X44Y124        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.456     6.003 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         2.210     8.213    pdu/dpra[2]
    SLICE_X35Y125        LUT5 (Prop_lut5_I2_O)        0.124     8.337 r  pdu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.349    11.686    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    15.224 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.224    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.976ns  (logic 4.178ns (46.550%)  route 4.798ns (53.450%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.610     5.558    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.518     6.076 r  pdu/check_r_reg[0]/Q
                         net (fo=40, routed)          1.811     7.887    pdu/led_OBUF[5]
    SLICE_X36Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.987    10.998    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.536    14.534 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.534    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 4.085ns (46.343%)  route 4.730ns (53.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.610     5.558    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.518     6.076 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          4.730    10.806    led_OBUF[6]
    R12                  OBUF (Prop_obuf_I_O)         3.567    14.374 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.374    led[6]
    R12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 4.179ns (47.778%)  route 4.568ns (52.222%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.610     5.558    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.518     6.076 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          1.571     7.647    pdu/led_OBUF[6]
    SLICE_X37Y125        LUT5 (Prop_lut5_I2_O)        0.124     7.771 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.997    10.768    led_OBUF[4]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.306 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.306    led[4]
    L18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 4.186ns (48.514%)  route 4.442ns (51.486%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.610     5.558    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.518     6.076 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          1.130     7.206    pdu/led_OBUF[6]
    SLICE_X40Y124        LUT5 (Prop_lut5_I1_O)        0.124     7.330 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.312    10.642    led_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.544    14.186 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.186    led[1]
    K18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.239ns  (logic 4.252ns (51.609%)  route 3.987ns (48.391%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601     5.549    pdu/clk_IBUF_BUFG
    SLICE_X43Y123        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDCE (Prop_fdce_C_Q)         0.419     5.968 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=176, routed)         0.857     6.825    pdu/cnt_al_plr_reg[0]_0
    SLICE_X40Y123        LUT5 (Prop_lut5_I0_O)        0.299     7.124 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.130    10.254    led_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.534    13.788 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.788    led[0]
    K17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.209ns (44.200%)  route 0.264ns (55.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.555     1.690    pdu/clk_IBUF_BUFG
    SLICE_X34Y120        FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE (Prop_fdre_C_Q)         0.164     1.854 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.264     2.118    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X35Y125        LUT4 (Prop_lut4_I1_O)        0.045     2.163 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.163    cpu/mem_wb/mem_rd_reg_reg[31]_0[3]
    SLICE_X35Y125        FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.186ns (34.882%)  route 0.347ns (65.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.557     1.692    pdu/clk_IBUF_BUFG
    SLICE_X28Y120        FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141     1.833 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.347     2.181    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X32Y125        LUT4 (Prop_lut4_I1_O)        0.045     2.226 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.226    cpu/mem_wb/mem_rd_reg_reg[31]_0[2]
    SLICE_X32Y125        FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.186ns (29.922%)  route 0.436ns (70.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.555     1.690    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.436     2.267    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X41Y125        LUT4 (Prop_lut4_I1_O)        0.045     2.312 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.312    cpu/mem_wb/mem_rd_reg_reg[31]_0[4]
    SLICE_X41Y125        FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.186ns (25.936%)  route 0.531ns (74.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.555     1.690    pdu/clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.531     2.363    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X43Y125        LUT4 (Prop_lut4_I1_O)        0.045     2.408 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.408    cpu/mem_wb/mem_rd_reg_reg[31]_0[1]
    SLICE_X43Y125        FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.276ns (24.055%)  route 0.871ns (75.945%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.555     1.690    pdu/clk_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.401     2.232    cpu/ex_mem/valid_r
    SLICE_X40Y125        LUT6 (Prop_lut6_I1_O)        0.045     2.277 r  cpu/ex_mem/mem_rd_reg[0]_i_4/O
                         net (fo=1, routed)           0.176     2.453    cpu/ex_mem/mem_rd_reg[0]_i_4_n_0
    SLICE_X40Y125        LUT5 (Prop_lut5_I3_O)        0.045     2.498 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.294     2.793    cpu/ex_mem/io_din[0]
    SLICE_X36Y125        LUT3 (Prop_lut3_I0_O)        0.045     2.838 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.838    cpu/mem_wb/mem_rd_reg_reg[31]_0[0]
    SLICE_X36Y125        FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.394ns (60.950%)  route 0.893ns (39.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.604     1.739    pdu/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  pdu/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.880 r  pdu/cnt_reg[18]/Q
                         net (fo=6, routed)           0.893     2.774    an_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         1.253     4.027 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.027    an[1]
    U14                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.396ns (60.956%)  route 0.894ns (39.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.604     1.739    pdu/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  pdu/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.880 r  pdu/cnt_reg[17]/Q
                         net (fo=18, routed)          0.894     2.774    an_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.255     4.029 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.029    an[0]
    V14                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.410ns (60.663%)  route 0.915ns (39.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.604     1.739    pdu/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.880 r  pdu/cnt_reg[19]/Q
                         net (fo=6, routed)           0.915     2.795    an_OBUF[2]
    V11                  OBUF (Prop_obuf_I_O)         1.269     4.064 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.064    an[2]
    V11                                                               r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.423ns (59.637%)  route 0.963ns (40.363%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.551     1.686    pdu/clk_IBUF_BUFG
    SLICE_X37Y125        FDPE                                         r  pdu/out0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.827 r  pdu/out0_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.887    pdu/out0_r_reg_n_0_[3]
    SLICE_X36Y125        LUT5 (Prop_lut5_I3_O)        0.045     1.932 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.904     2.836    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.237     4.073 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.073    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.405ns (55.162%)  route 1.142ns (44.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.553     1.688    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDCE (Prop_fdce_C_Q)         0.164     1.852 r  pdu/check_r_reg[0]/Q
                         net (fo=40, routed)          1.142     2.995    led_OBUF[5]
    M18                  OBUF (Prop_obuf_I_O)         1.241     4.236 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.236    led[5]
    M18                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/check_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.789ns  (logic 1.510ns (8.993%)  route 15.279ns (91.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       15.279    16.789    pdu/sw_IBUF[7]
    SLICE_X38Y120        FDCE                                         f  pdu/check_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.491     5.243    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/check_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.789ns  (logic 1.510ns (8.993%)  route 15.279ns (91.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       15.279    16.789    pdu/sw_IBUF[7]
    SLICE_X38Y120        FDCE                                         f  pdu/check_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.491     5.243    pdu/clk_IBUF_BUFG
    SLICE_X38Y120        FDCE                                         r  pdu/check_r_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.632ns  (logic 1.510ns (9.079%)  route 15.122ns (90.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       15.122    16.632    pdu/sw_IBUF[7]
    SLICE_X40Y123        FDPE                                         f  pdu/out0_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.487     5.239    pdu/clk_IBUF_BUFG
    SLICE_X40Y123        FDPE                                         r  pdu/out0_r_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/ready_r_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.481ns  (logic 1.510ns (9.162%)  route 14.971ns (90.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       14.971    16.481    pdu/sw_IBUF[7]
    SLICE_X40Y124        FDPE                                         f  pdu/ready_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.485     5.237    pdu/clk_IBUF_BUFG
    SLICE_X40Y124        FDPE                                         r  pdu/ready_r_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.309ns  (logic 1.510ns (9.258%)  route 14.799ns (90.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       14.799    16.309    pdu/sw_IBUF[7]
    SLICE_X40Y125        FDPE                                         f  pdu/out0_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.485     5.237    pdu/clk_IBUF_BUFG
    SLICE_X40Y125        FDPE                                         r  pdu/out0_r_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.299ns  (logic 1.510ns (9.264%)  route 14.789ns (90.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       14.789    16.299    pdu/sw_IBUF[7]
    SLICE_X37Y125        FDPE                                         f  pdu/out0_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.486     5.238    pdu/clk_IBUF_BUFG
    SLICE_X37Y125        FDPE                                         r  pdu/out0_r_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.299ns  (logic 1.510ns (9.264%)  route 14.789ns (90.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       14.789    16.299    pdu/sw_IBUF[7]
    SLICE_X37Y125        FDPE                                         f  pdu/out0_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.486     5.238    pdu/clk_IBUF_BUFG
    SLICE_X37Y125        FDPE                                         r  pdu/out0_r_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.299ns  (logic 1.510ns (9.264%)  route 14.789ns (90.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       14.789    16.299    pdu/sw_IBUF[7]
    SLICE_X37Y125        FDPE                                         f  pdu/out0_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.486     5.238    pdu/clk_IBUF_BUFG
    SLICE_X37Y125        FDPE                                         r  pdu/out0_r_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/clk_cpu_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.040ns  (logic 1.510ns (9.414%)  route 14.530ns (90.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       14.530    16.040    pdu/sw_IBUF[7]
    SLICE_X45Y120        FDCE                                         f  pdu/clk_cpu_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.488     5.240    pdu/clk_IBUF_BUFG
    SLICE_X45Y120        FDCE                                         r  pdu/clk_cpu_r_reg/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.974ns  (logic 1.510ns (9.452%)  route 14.464ns (90.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  sw_IBUF[7]_inst/O
                         net (fo=1618, routed)       14.464    15.974    pdu/sw_IBUF[7]
    SLICE_X41Y127        FDPE                                         f  pdu/out1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198     3.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.488     5.240    pdu/clk_IBUF_BUFG
    SLICE_X41Y127        FDPE                                         r  pdu/out1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.556%)  route 0.122ns (46.444%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[15]/C
    SLICE_X43Y136        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[15]/Q
                         net (fo=10, routed)          0.122     0.263    pdu/D[15]
    SLICE_X45Y135        FDCE                                         r  pdu/out1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.826     2.217    pdu/clk_IBUF_BUFG
    SLICE_X45Y135        FDCE                                         r  pdu/out1_r_reg[15]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.771%)  route 0.126ns (47.229%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[10]/C
    SLICE_X47Y135        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[10]/Q
                         net (fo=10, routed)          0.126     0.267    pdu/D[10]
    SLICE_X45Y134        FDPE                                         r  pdu/out1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.826     2.216    pdu/clk_IBUF_BUFG
    SLICE_X45Y134        FDPE                                         r  pdu/out1_r_reg[10]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.302%)  route 0.134ns (48.698%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[5]/C
    SLICE_X40Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[5]/Q
                         net (fo=10, routed)          0.134     0.275    pdu/D[5]
    SLICE_X41Y128        FDPE                                         r  pdu/out1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.822     2.212    pdu/clk_IBUF_BUFG
    SLICE_X41Y128        FDPE                                         r  pdu/out1_r_reg[5]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.434%)  route 0.139ns (49.566%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X39Y141        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.139     0.280    pdu/D[29]
    SLICE_X37Y140        FDCE                                         r  pdu/out1_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X37Y140        FDCE                                         r  pdu/out1_r_reg[29]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.858%)  route 0.142ns (50.142%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[18]/C
    SLICE_X39Y137        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[18]/Q
                         net (fo=10, routed)          0.142     0.283    pdu/D[18]
    SLICE_X37Y137        FDPE                                         r  pdu/out1_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.831     2.221    pdu/clk_IBUF_BUFG
    SLICE_X37Y137        FDPE                                         r  pdu/out1_r_reg[18]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.709%)  route 0.148ns (51.291%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[27]/C
    SLICE_X33Y140        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[27]/Q
                         net (fo=10, routed)          0.148     0.289    pdu/D[27]
    SLICE_X33Y139        FDCE                                         r  pdu/out1_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X33Y139        FDCE                                         r  pdu/out1_r_reg[27]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.338%)  route 0.151ns (51.662%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[31]/C
    SLICE_X35Y140        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[31]/Q
                         net (fo=10, routed)          0.151     0.292    pdu/D[31]
    SLICE_X33Y139        FDCE                                         r  pdu/out1_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X33Y139        FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.318%)  route 0.170ns (54.681%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[6]/C
    SLICE_X40Y129        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[6]/Q
                         net (fo=10, routed)          0.170     0.311    pdu/D[6]
    SLICE_X39Y127        FDPE                                         r  pdu/out1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.821     2.211    pdu/clk_IBUF_BUFG
    SLICE_X39Y127        FDPE                                         r  pdu/out1_r_reg[6]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.684%)  route 0.187ns (59.316%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[28]/C
    SLICE_X35Y142        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/b_mem_reg[28]/Q
                         net (fo=10, routed)          0.187     0.315    pdu/D[28]
    SLICE_X37Y140        FDPE                                         r  pdu/out1_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.834     2.224    pdu/clk_IBUF_BUFG
    SLICE_X37Y140        FDPE                                         r  pdu/out1_r_reg[28]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.784%)  route 0.174ns (55.216%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y139        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[21]/C
    SLICE_X43Y139        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[21]/Q
                         net (fo=10, routed)          0.174     0.315    pdu/D[21]
    SLICE_X45Y139        FDPE                                         r  pdu/out1_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.830     2.220    pdu/clk_IBUF_BUFG
    SLICE_X45Y139        FDPE                                         r  pdu/out1_r_reg[21]/C





