# SystemVerilog-interleaved-sync-FIFO
Description of low-latency and high-capacity synchronous FIFO for FPGA implementation by using SystemVerilog

## Feature
- 1data/cycle realized by interleaving two fifo
- Don't use distributed RAM, but BRAM

## License
MIT
