/* Generated by Yosys 0.38+129 (git sha1 e9cd6ca9e, g++ 13.2.0-4ubuntu3 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/stabo/servisia/out/servisia.v:2922.1-3039.10" *)
(* dynports =  1  *)
module top(write_o, wdata_o, rst_ni, read_o, rdata_i, gpio_o, gpio_i, clk_i, addr_o);
  (* ROUTING = {0{1'b0}} *)
  wire _000_;
  (* ROUTING = {0{1'b0}} *)
  wire _001_;
  (* ROUTING = "X18/Y10/SLICE1_F;;1;X18/Y10/SLICE3_LUT2;X18/Y10/SLICE1_OUT0_to_SLICE3_IN2_FEEDBACK;1" *)
  wire _002_;
  (* ROUTING = "X18/Y10/SLICE2_F;;1;X18/Y10/SLICE3_LUT1;X18/Y10/SLICE2_OUT0_to_SLICE3_IN1_FEEDBACK;1" *)
  wire _003_;
  (* ROUTING = "X16/Y4/SLICE2_F;;1;X16/Y4/NORTH_OUT0;X16/Y4/SLICE2_NORTH_OUT_F;1;X16/Y3/CHANNEL4;X16/Y3/CLB_TO_QCB_NORTH_OUT0_CHANNEL4;1;X14/Y3/CHANNEL4;X15/Y3/WE_CHANNEL4;1;X14/Y4/NORTH_IN0;X14/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X14/Y4/SLICE3_LUT0;X14/Y4/SLICE3_NORTH_IN_LUT0;1" *)
  wire _004_;
  (* ROUTING = "X16/Y6/SLICE2_F;;1;X16/Y6/WEST_OUT0;X16/Y6/SLICE2_WEST_OUT_F;1;X15/Y6/CHANNEL9;X15/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL9;1;X14/Y5/CHANNEL9;X15/Y5/SW_CHANNEL9;1;X14/Y4/SOUTH_IN2;X14/Y5/QCB_TO_CLB_SOUTH_IN2_CHANNEL9;1;X14/Y4/SLICE3_LUT2;X14/Y4/SLICE3_SOUTH_IN_LUT2;1" *)
  wire _005_;
  (* ROUTING = "X14/Y18/SLICE2_F;;1;X14/Y18/EAST_OUT0;X14/Y18/SLICE2_EAST_OUT_F;1;X15/Y18/CHANNEL1;X15/Y18/CLB_TO_QCB_EAST_OUT0_CHANNEL1;1;X15/Y20/CHANNEL1;X15/Y19/NS_CHANNEL1;1;X14/Y21/CHANNEL1;X15/Y21/NW_CHANNEL1;1;X12/Y21/CHANNEL1;X13/Y21/WE_CHANNEL1;1;X10/Y21/CHANNEL1;X11/Y21/WE_CHANNEL1;1;X8/Y21/CHANNEL1;X9/Y21/WE_CHANNEL1;1;X7/Y20/CHANNEL1;X7/Y21/EN_CHANNEL1;1;X7/Y18/CHANNEL1;X7/Y19/SN_CHANNEL1;1;X8/Y18/WEST_IN2;X7/Y18/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X8/Y18/SLICE1_LUT2;X8/Y18/SLICE1_WEST_IN_LUT2;1" *)
  wire _006_;
  (* ROUTING = "X4/Y18/SLICE0_F;;1;X4/Y18/SOUTH_OUT0;X4/Y18/SLICE0_SOUTH_OUT_F;1;X4/Y19/CHANNEL0;X4/Y19/CLB_TO_QCB_SOUTH_OUT0_CHANNEL0;1;X6/Y19/CHANNEL0;X5/Y19/EW_CHANNEL0;1;X8/Y19/CHANNEL0;X7/Y19/EW_CHANNEL0;1;X8/Y18/SOUTH_IN1;X8/Y19/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X8/Y18/SLICE1_LUT1;X8/Y18/SLICE1_SOUTH_IN_LUT1;1" *)
  wire _007_;
  (* ROUTING = "X8/Y6/SLICE0_F;;1;X8/Y6/SOUTH_OUT0;X8/Y6/SLICE0_SOUTH_OUT_F;1;X8/Y7/CHANNEL10;X8/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X7/Y6/CHANNEL10;X7/Y7/EN_CHANNEL10;1;X6/Y5/CHANNEL10;X7/Y5/SW_CHANNEL10;1;X5/Y6/CHANNEL10;X5/Y5/ES_CHANNEL10;1;X4/Y6/EAST_IN2;X5/Y6/QCB_TO_CLB_EAST_IN2_CHANNEL10;1;X4/Y6/SLICE3_LUT2;X4/Y6/SLICE3_EAST_IN_LUT2;1" *)
  wire _008_;
  (* ROUTING = "X4/Y6/SLICE1_F;;1;X4/Y6/SLICE3_LUT0;X4/Y6/SLICE1_OUT0_to_SLICE3_IN0_FEEDBACK;1" *)
  wire _009_;
  (* ROUTING = "X16/Y4/SLICE1_F;;1;X16/Y4/WEST_OUT0;X16/Y4/SLICE1_WEST_OUT_F;1;X15/Y4/CHANNEL12;X15/Y4/CLB_TO_QCB_WEST_OUT0_CHANNEL12;1;X14/Y4/EAST_IN0;X15/Y4/QCB_TO_CLB_EAST_IN0_CHANNEL12;1;X14/Y4/SLICE2_LUT0;X14/Y4/SLICE2_EAST_IN_LUT0;1" *)
  wire _010_;
  (* ROUTING = "X12/Y20/SLICE3_F;;1;X12/Y20/NORTH_OUT0;X12/Y20/SLICE3_NORTH_OUT_F;1;X12/Y19/CHANNEL4;X12/Y19/CLB_TO_QCB_NORTH_OUT0_CHANNEL4;1;X10/Y19/CHANNEL4;X11/Y19/WE_CHANNEL4;1;X9/Y20/CHANNEL4;X9/Y19/ES_CHANNEL4;1;X8/Y20/EAST_IN2;X9/Y20/QCB_TO_CLB_EAST_IN2_CHANNEL4;1;X8/Y20/SLICE0_LUT2;X8/Y20/SLICE0_EAST_IN_LUT2;1" *)
  wire _011_;
  (* ROUTING = "X8/Y20/SLICE1_F;;1;X8/Y20/SLICE0_LUT1;X8/Y20/SLICE1_OUT0_to_SLICE0_IN1_FEEDBACK;1" *)
  wire _012_;
  (* ROUTING = "X14/Y16/SLICE2_F;;1;X14/Y16/SLICE3_LUT1;X14/Y16/SLICE2_OUT0_to_SLICE3_IN1_FEEDBACK;1" *)
  wire _013_;
  (* ROUTING = "X14/Y16/SLICE3_F;;1;X14/Y16/EAST_OUT0;X14/Y16/SLICE3_EAST_OUT_F;1;X15/Y16/CHANNEL1;X15/Y16/CLB_TO_QCB_EAST_OUT0_CHANNEL1;1;X16/Y16/WEST_IN2;X15/Y16/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X16/Y16/SLICE0_LUT2;X16/Y16/SLICE0_WEST_IN_LUT2;1" *)
  wire _014_;
  (* ROUTING = "X14/Y16/SLICE0_F;;1;X14/Y16/NORTH_OUT0;X14/Y16/SLICE0_NORTH_OUT_F;1;X14/Y15/CHANNEL15;X14/Y15/CLB_TO_QCB_NORTH_OUT0_CHANNEL15;1;X16/Y15/CHANNEL15;X15/Y15/EW_CHANNEL15;1;X16/Y16/NORTH_IN1;X16/Y15/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X16/Y16/SLICE0_LUT1;X16/Y16/SLICE0_NORTH_IN_LUT1;1" *)
  wire _015_;
  (* ROUTING = "X4/Y6/SLICE0_F;;1;X4/Y6/SOUTH_OUT0;X4/Y6/SLICE0_SOUTH_OUT_F;1;X4/Y7/CHANNEL8;X4/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL8;1;X3/Y8/CHANNEL8;X3/Y7/ES_CHANNEL8;1;X2/Y8/EAST_IN2;X3/Y8/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X2/Y8/SLICE2_LUT2;X2/Y8/SLICE2_EAST_IN_LUT2;1" *)
  wire _016_;
  (* ROUTING = "X2/Y8/SLICE3_F;;1;X2/Y8/SLICE2_LUT0;X2/Y8/SLICE3_OUT0_to_SLICE2_IN0_FEEDBACK;1" *)
  wire _017_;
  (* ROUTING = "X16/Y6/SLICE3_F;;1;X16/Y6/NORTH_OUT0;X16/Y6/SLICE3_NORTH_OUT_F;1;X16/Y5/CHANNEL9;X16/Y5/CLB_TO_QCB_NORTH_OUT0_CHANNEL9;1;X15/Y4/CHANNEL9;X15/Y5/EN_CHANNEL9;1;X14/Y4/EAST_IN1;X15/Y4/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X14/Y4/SLICE1_LUT1;X14/Y4/SLICE1_EAST_IN_LUT1;1" *)
  wire _018_;
  (* ROUTING = "X6/Y8/SLICE3_F;;1;X6/Y8/SOUTH_OUT0;X6/Y8/SLICE3_SOUTH_OUT_F;1;X6/Y9/CHANNEL4;X6/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL4;1;X4/Y9/CHANNEL4;X5/Y9/WE_CHANNEL4;1;X4/Y8/SOUTH_IN3;X4/Y9/QCB_TO_CLB_SOUTH_IN3_CHANNEL4;1;X4/Y8/SLICE3_LUT3;X4/Y8/SLICE3_SOUTH_IN_LUT3;1" *)
  wire _019_;
  (* ROUTING = "X4/Y6/SLICE2_F;;1;X4/Y6/WEST_OUT0;X4/Y6/SLICE2_WEST_OUT_F;1;X3/Y6/CHANNEL6;X3/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL6;1;X4/Y7/CHANNEL6;X3/Y7/NE_CHANNEL6;1;X4/Y8/NORTH_IN2;X4/Y7/QCB_TO_CLB_NORTH_IN2_CHANNEL6;1;X4/Y8/SLICE3_LUT2;X4/Y8/SLICE3_NORTH_IN_LUT2;1" *)
  wire _020_;
  (* ROUTING = "X4/Y8/SLICE0_F;;1;X4/Y8/SLICE3_LUT0;X4/Y8/SLICE0_OUT0_to_SLICE3_IN0_FEEDBACK;1" *)
  wire _021_;
  (* ROUTING = "X14/Y18/SLICE3_F;;1;X14/Y18/WEST_OUT0;X14/Y18/SLICE3_WEST_OUT_F;1;X13/Y18/CHANNEL14;X13/Y18/CLB_TO_QCB_WEST_OUT0_CHANNEL14;1;X12/Y19/CHANNEL14;X13/Y19/NW_CHANNEL14;1;X10/Y19/CHANNEL14;X11/Y19/WE_CHANNEL14;1;X10/Y20/NORTH_IN2;X10/Y19/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X10/Y20/SLICE2_LUT2;X10/Y20/SLICE2_NORTH_IN_LUT2;1" *)
  wire _022_;
  (* ROUTING = "X8/Y20/SLICE3_F;;1;X8/Y20/EAST_OUT0;X8/Y20/SLICE3_EAST_OUT_F;1;X9/Y20/CHANNEL6;X9/Y20/CLB_TO_QCB_EAST_OUT0_CHANNEL6;1;X10/Y20/WEST_IN1;X9/Y20/QCB_TO_CLB_WEST_IN1_CHANNEL6;1;X10/Y20/SLICE2_LUT1;X10/Y20/SLICE2_WEST_IN_LUT1;1" *)
  wire _023_;
  (* ROUTING = "X12/Y4/SLICE1_F;;1;X12/Y4/EAST_OUT0;X12/Y4/SLICE1_EAST_OUT_F;1;X13/Y4/CHANNEL12;X13/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL12;1;X14/Y4/WEST_IN1;X13/Y4/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X14/Y4/SLICE0_LUT1;X14/Y4/SLICE0_WEST_IN_LUT1;1" *)
  wire _024_;
  (* ROUTING = "X14/Y18/SLICE1_F;;1;X14/Y18/SOUTH_OUT0;X14/Y18/SLICE1_SOUTH_OUT_F;1;X14/Y19/CHANNEL8;X14/Y19/CLB_TO_QCB_SOUTH_OUT0_CHANNEL8;1;X12/Y19/CHANNEL8;X13/Y19/WE_CHANNEL8;1;X11/Y20/CHANNEL8;X11/Y19/ES_CHANNEL8;1;X10/Y21/CHANNEL8;X11/Y21/NW_CHANNEL8;1;X8/Y21/CHANNEL8;X9/Y21/WE_CHANNEL8;1;X7/Y20/CHANNEL8;X7/Y21/EN_CHANNEL8;1;X6/Y19/CHANNEL8;X7/Y19/SW_CHANNEL8;1;X5/Y18/CHANNEL8;X5/Y19/EN_CHANNEL8;1;X6/Y17/CHANNEL8;X5/Y17/SE_CHANNEL8;1;X6/Y18/NORTH_IN2;X6/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X6/Y18/SLICE3_LUT2;X6/Y18/SLICE3_NORTH_IN_LUT2;1" *)
  wire _025_;
  (* ROUTING = "X4/Y18/SLICE2_F;;1;X4/Y18/NORTH_OUT0;X4/Y18/SLICE2_NORTH_OUT_F;1;X4/Y17/CHANNEL5;X4/Y17/CLB_TO_QCB_NORTH_OUT0_CHANNEL5;1;X6/Y17/CHANNEL5;X5/Y17/EW_CHANNEL5;1;X7/Y18/CHANNEL5;X7/Y17/WS_CHANNEL5;1;X6/Y18/EAST_IN1;X7/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X6/Y18/SLICE3_LUT1;X6/Y18/SLICE3_EAST_IN_LUT1;1" *)
  wire _026_;
  (* ROUTING = "X4/Y18/SLICE1_F;;1;X4/Y18/WEST_OUT0;X4/Y18/SLICE1_WEST_OUT_F;1;X3/Y18/CHANNEL12;X3/Y18/CLB_TO_QCB_WEST_OUT0_CHANNEL12;1;X4/Y17/CHANNEL12;X3/Y17/SE_CHANNEL12;1;X4/Y16/SOUTH_IN1;X4/Y17/QCB_TO_CLB_SOUTH_IN1_CHANNEL12;1;X4/Y16/SLICE3_LUT1;X4/Y16/SLICE3_SOUTH_IN_LUT1;1" *)
  wire _027_;
  (* ROUTING = "X6/Y12/SLICE3_F;;1;X6/Y12/NORTH_OUT0;X6/Y12/SLICE3_NORTH_OUT_F;1;X6/Y11/CHANNEL14;X6/Y11/CLB_TO_QCB_NORTH_OUT0_CHANNEL14;1;X8/Y11/CHANNEL14;X7/Y11/EW_CHANNEL14;1;X8/Y10/SOUTH_IN1;X8/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL14;1;X8/Y10/SLICE0_LUT1;X8/Y10/SLICE0_SOUTH_IN_LUT1;1" *)
  wire _028_;
  (* ROUTING = "X4/Y14/SLICE0_F;;1;X4/Y14/WEST_OUT0;X4/Y14/SLICE0_WEST_OUT_F;1;X3/Y14/CHANNEL9;X3/Y14/CLB_TO_QCB_WEST_OUT0_CHANNEL9;1;X4/Y15/CHANNEL9;X3/Y15/NE_CHANNEL9;1;X4/Y16/NORTH_IN1;X4/Y15/QCB_TO_CLB_NORTH_IN1_CHANNEL9;1;X4/Y16/SLICE2_LUT1;X4/Y16/SLICE2_NORTH_IN_LUT1;1" *)
  wire _029_;
  (* ROUTING = "X2/Y16/SLICE1_F;;1;X2/Y16/EAST_OUT0;X2/Y16/SLICE1_EAST_OUT_F;1;X3/Y16/CHANNEL2;X3/Y16/CLB_TO_QCB_EAST_OUT0_CHANNEL2;1;X4/Y16/WEST_IN1;X3/Y16/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X4/Y16/SLICE1_LUT1;X4/Y16/SLICE1_WEST_IN_LUT1;1" *)
  wire _030_;
  (* ROUTING = "X4/Y18/SLICE3_F;;1;X4/Y18/EAST_OUT0;X4/Y18/SLICE3_EAST_OUT_F;1;X5/Y18/CHANNEL11;X5/Y18/CLB_TO_QCB_EAST_OUT0_CHANNEL11;1;X5/Y16/CHANNEL11;X5/Y17/SN_CHANNEL11;1;X4/Y16/EAST_IN1;X5/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X4/Y16/SLICE0_LUT1;X4/Y16/SLICE0_EAST_IN_LUT1;1" *)
  wire _031_;
  (* ROUTING = "X2/Y16/SLICE3_F;;1;X2/Y16/SOUTH_OUT0;X2/Y16/SLICE3_SOUTH_OUT_F;1;X2/Y17/CHANNEL10;X2/Y17/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X1/Y18/CHANNEL10;X1/Y17/ES_CHANNEL10;1;X2/Y18/WEST_IN1;X1/Y18/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X2/Y18/SLICE3_LUT1;X2/Y18/SLICE3_WEST_IN_LUT1;1" *)
  wire _032_;
  (* ROUTING = "X2/Y16/SLICE2_F;;1;X2/Y16/NORTH_OUT0;X2/Y16/SLICE2_NORTH_OUT_F;1;X2/Y15/CHANNEL15;X2/Y15/CLB_TO_QCB_NORTH_OUT0_CHANNEL15;1;X3/Y16/CHANNEL15;X3/Y15/WS_CHANNEL15;1;X2/Y17/CHANNEL15;X3/Y17/NW_CHANNEL15;1;X2/Y18/NORTH_IN1;X2/Y17/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X2/Y18/SLICE2_LUT1;X2/Y18/SLICE2_NORTH_IN_LUT1;1" *)
  wire _033_;
  (* ROUTING = "X2/Y16/SLICE0_F;;1;X2/Y16/WEST_OUT0;X2/Y16/SLICE0_WEST_OUT_F;1;X1/Y16/CHANNEL2;X1/Y16/CLB_TO_QCB_WEST_OUT0_CHANNEL2;1;X1/Y18/CHANNEL2;X1/Y17/NS_CHANNEL2;1;X2/Y19/CHANNEL2;X1/Y19/NE_CHANNEL2;1;X2/Y18/SOUTH_IN1;X2/Y19/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X2/Y18/SLICE1_LUT1;X2/Y18/SLICE1_SOUTH_IN_LUT1;1" *)
  wire _034_;
  (* ROUTING = "X2/Y14/SLICE0_F;;1;X2/Y14/SOUTH_OUT0;X2/Y14/SLICE0_SOUTH_OUT_F;1;X2/Y15/CHANNEL5;X2/Y15/CLB_TO_QCB_SOUTH_OUT0_CHANNEL5;1;X3/Y16/CHANNEL5;X3/Y15/WS_CHANNEL5;1;X3/Y18/CHANNEL5;X3/Y17/NS_CHANNEL5;1;X2/Y18/EAST_IN1;X3/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X2/Y18/SLICE0_LUT1;X2/Y18/SLICE0_EAST_IN_LUT1;1" *)
  wire _035_;
  (* ROUTING = "X2/Y6/SLICE2_LUT2;X2/Y6/SLICE2_SOUTH_IN_LUT2;1;X9/Y2/CHANNEL1;X9/Y3/WN_CHANNEL1;1;X10/Y2/WEST_IN2;X9/Y2/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X10/Y2/SLICE3_LUT2;X10/Y2/SLICE3_WEST_IN_LUT2;1;X12/Y2/SLICE2_LUT2;X12/Y2/SLICE2_WEST_IN_LUT2;1;X2/Y3/CHANNEL11;X3/Y3/SW_CHANNEL11;1;X2/Y2/SOUTH_IN2;X2/Y3/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X2/Y10/WEST_IN2;X1/Y10/QCB_TO_CLB_WEST_IN2_CHANNEL5;1;X2/Y5/CHANNEL1;X3/Y5/SW_CHANNEL1;1;X1/Y10/CHANNEL5;X1/Y9/ES_CHANNEL5;1;X2/Y9/CHANNEL5;X3/Y9/NW_CHANNEL5;1;X2/Y4/SOUTH_IN2;X2/Y5/QCB_TO_CLB_SOUTH_IN2_CHANNEL1;1;X3/Y4/CHANNEL11;X3/Y5/SN_CHANNEL11;1;X6/Y3/CHANNEL1;X5/Y3/SE_CHANNEL1;1;X4/Y6/SLICE1_LUT2;X4/Y6/SLICE1_SOUTH_IN_LUT2;1;X12/Y2/WEST_IN2;X11/Y2/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X4/Y2/SLICE0_LUT2;X4/Y2/SLICE0_SOUTH_IN_LUT2;1;X8/Y1/CHANNEL11;X7/Y1/EW_CHANNEL11;1;X2/Y4/SLICE3_LUT2;X2/Y4/SLICE3_SOUTH_IN_LUT2;1;X12/Y2/SLICE1_LUT1;X12/Y2/SLICE1_NORTH_IN_LUT1;1;X4/Y7/CHANNEL1;X4/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL1;1;X6/Y4/WEST_IN2;X5/Y4/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X2/Y6/SLICE1_LUT2;X2/Y6/SLICE1_SOUTH_IN_LUT2;1;X4/Y2/SLICE1_LUT2;X4/Y2/SLICE1_SOUTH_IN_LUT2;1;X4/Y8/SLICE0_LUT2;X4/Y8/SLICE2_OUT0_to_SLICE0_IN2_FEEDBACK;1;X4/Y2/SLICE3_LUT2;X4/Y2/SLICE3_SOUTH_IN_LUT2;1;X2/Y8/SLICE1_LUT2;X2/Y8/SLICE1_SOUTH_IN_LUT2;1;X6/Y1/CHANNEL11;X5/Y1/SE_CHANNEL11;1;X12/Y2/NORTH_IN1;X12/Y1/QCB_TO_CLB_NORTH_IN1_CHANNEL11;1;X11/Y2/CHANNEL11;X11/Y1/WS_CHANNEL11;1;X2/Y10/SLICE2_LUT2;X2/Y10/SLICE2_WEST_IN_LUT2;1;X4/Y7/CHANNEL5;X4/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL5;1;X6/Y4/SLICE1_LUT2;X6/Y4/SLICE1_WEST_IN_LUT2;1;X6/Y4/SLICE3_LUT2;X6/Y4/SLICE3_WEST_IN_LUT2;1;X4/Y3/CHANNEL1;X5/Y3/SW_CHANNEL1;1;X2/Y8/SLICE0_LUT2;X2/Y8/SLICE0_SOUTH_IN_LUT2;1;X4/Y8/NORTH_OUT0;X4/Y8/SLICE2_NORTH_OUT_F;1;X2/Y2/SLICE1_LUT2;X2/Y2/SLICE1_SOUTH_IN_LUT2;1;X3/Y8/CHANNEL5;X3/Y7/ES_CHANNEL5;1;X2/Y2/SLICE0_LUT2;X2/Y2/SLICE0_SOUTH_IN_LUT2;1;X5/Y6/CHANNEL1;X5/Y7/WN_CHANNEL1;1;X5/Y6/CHANNEL11;X5/Y7/WN_CHANNEL11;1;X2/Y8/SOUTH_IN2;X2/Y9/QCB_TO_CLB_SOUTH_IN2_CHANNEL5;1;X10/Y1/CHANNEL11;X9/Y1/EW_CHANNEL11;1;X4/Y7/CHANNEL11;X4/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL11;1;X4/Y4/WEST_IN2;X3/Y4/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X3/Y6/CHANNEL11;X3/Y7/EN_CHANNEL11;1;X4/Y6/SOUTH_IN2;X4/Y7/QCB_TO_CLB_SOUTH_IN2_CHANNEL5;1;X3/Y6/CHANNEL1;X3/Y7/EN_CHANNEL1;1;X12/Y2/SLICE0_LUT1;X12/Y2/SLICE0_NORTH_IN_LUT1;1;X5/Y4/CHANNEL11;X5/Y5/SN_CHANNEL11;1;X2/Y10/SLICE3_LUT2;X2/Y10/SLICE3_WEST_IN_LUT2;1;X4/Y2/SOUTH_IN2;X4/Y3/QCB_TO_CLB_SOUTH_IN2_CHANNEL1;1;X4/Y8/SLICE2_F;;1;X2/Y8/SLICE3_LUT2;X2/Y8/SLICE3_SOUTH_IN_LUT2;1;X2/Y7/CHANNEL11;X3/Y7/WE_CHANNEL11;1;X2/Y6/SOUTH_IN2;X2/Y7/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X4/Y4/SLICE1_LUT2;X4/Y4/SLICE1_WEST_IN_LUT2;1;X3/Y4/CHANNEL1;X3/Y5/SN_CHANNEL1;1;X5/Y4/CHANNEL1;X5/Y5/SN_CHANNEL1;1;X5/Y2/CHANNEL11;X5/Y3/SN_CHANNEL11;1;X8/Y3/CHANNEL1;X7/Y3/EW_CHANNEL1;1;X12/Y1/CHANNEL11;X11/Y1/EW_CHANNEL11;1" *)
  wire _036_;
  (* ROUTING = "X13/Y14/CHANNEL12;X13/Y13/ES_CHANNEL12;1;X14/Y14/WEST_IN1;X13/Y14/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X14/Y14/SLICE0_LUT1;X14/Y14/SLICE0_WEST_IN_LUT1;1;X14/Y11/CHANNEL0;X13/Y11/EW_CHANNEL0;1;X14/Y10/SOUTH_IN1;X14/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X14/Y10/SLICE2_LUT1;X14/Y10/SLICE2_SOUTH_IN_LUT1;1;X7/Y16/CHANNEL12;X7/Y15/WS_CHANNEL12;1;X10/Y16/SLICE0_LUT0;X10/Y16/SLICE0_NORTH_IN_LUT0;1;X8/Y16/WEST_IN1;X7/Y16/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X8/Y16/SLICE3_LUT1;X8/Y16/SLICE3_WEST_IN_LUT1;1;X17/Y8/CHANNEL12;X17/Y7/NS_CHANNEL12;1;X5/Y8/CHANNEL12;X5/Y7/NS_CHANNEL12;1;X14/Y6/SLICE2_LUT3;X14/Y6/SLICE2_WEST_IN_LUT3;1;X14/Y6/SOUTH_IN2;X14/Y7/QCB_TO_CLB_SOUTH_IN2_CHANNEL5;1;X14/Y7/CHANNEL5;X13/Y7/EW_CHANNEL5;1;X17/Y12/CHANNEL12;X17/Y11/NS_CHANNEL12;1;X16/Y14/WEST_IN1;X15/Y14/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X14/Y13/CHANNEL12;X15/Y13/WE_CHANNEL12;1;X17/Y6/CHANNEL12;X17/Y5/WS_CHANNEL12;1;X16/Y6/SLICE1_LUT2;X16/Y6/SLICE1_NORTH_IN_LUT2;1;X6/Y10/SLICE1_LUT0;X6/Y10/SLICE1_WEST_IN_LUT0;1;X5/Y10/CHANNEL12;X5/Y9/NS_CHANNEL12;1;X9/Y10/CHANNEL0;X9/Y9/NS_CHANNEL0;1;X6/Y7/CHANNEL11;X7/Y7/WE_CHANNEL11;1;X10/Y7/CHANNEL11;X10/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL11;1;X16/Y14/SLICE2_LUT1;X16/Y14/SLICE2_WEST_IN_LUT1;1;X16/Y5/CHANNEL12;X15/Y5/EW_CHANNEL12;1;X16/Y13/CHANNEL12;X17/Y13/NW_CHANNEL12;1;X6/Y10/WEST_IN0;X5/Y10/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X17/Y10/CHANNEL12;X17/Y9/NS_CHANNEL12;1;X14/Y6/WEST_IN3;X13/Y6/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X9/Y8/CHANNEL0;X9/Y7/ES_CHANNEL0;1;X9/Y12/CHANNEL0;X9/Y11/NS_CHANNEL0;1;X10/Y6/SOUTH_OUT0;X10/Y6/SLICE2_SOUTH_OUT_F;1;X12/Y6/SLICE0_LUT2;X12/Y6/SLICE0_SOUTH_IN_LUT2;1;X12/Y7/CHANNEL5;X11/Y7/EW_CHANNEL5;1;X6/Y15/CHANNEL12;X5/Y15/NE_CHANNEL12;1;X13/Y6/CHANNEL12;X13/Y7/WN_CHANNEL12;1;X14/Y14/SLICE2_LUT2;X14/Y14/SLICE2_NORTH_IN_LUT2;1;X5/Y10/CHANNEL11;X5/Y9/NS_CHANNEL11;1;X8/Y15/CHANNEL12;X7/Y15/EW_CHANNEL12;1;X12/Y10/WEST_IN2;X11/Y10/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X12/Y7/CHANNEL12;X11/Y7/EW_CHANNEL12;1;X6/Y5/CHANNEL12;X7/Y5/SW_CHANNEL12;1;X10/Y7/CHANNEL5;X10/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL5;1;X11/Y8/CHANNEL11;X11/Y7/WS_CHANNEL11;1;X5/Y14/CHANNEL12;X5/Y13/NS_CHANNEL12;1;X12/Y10/SLICE0_LUT2;X12/Y10/SLICE0_WEST_IN_LUT2;1;X10/Y7/CHANNEL0;X10/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL0;1;X12/Y6/SOUTH_IN2;X12/Y7/QCB_TO_CLB_SOUTH_IN2_CHANNEL5;1;X14/Y14/NORTH_IN2;X14/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X14/Y6/SLICE1_LUT2;X14/Y6/SLICE1_SOUTH_IN_LUT2;1;X5/Y6/CHANNEL12;X5/Y5/ES_CHANNEL12;1;X10/Y16/NORTH_IN0;X10/Y15/QCB_TO_CLB_NORTH_IN0_CHANNEL12;1;X16/Y11/CHANNEL12;X17/Y11/NW_CHANNEL12;1;X16/Y6/NORTH_IN2;X16/Y5/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X8/Y7/CHANNEL12;X9/Y7/WE_CHANNEL12;1;X5/Y8/CHANNEL11;X5/Y7/ES_CHANNEL11;1;X14/Y5/CHANNEL12;X13/Y5/SE_CHANNEL12;1;X8/Y7/CHANNEL11;X9/Y7/WE_CHANNEL11;1;X15/Y12/CHANNEL12;X15/Y11/ES_CHANNEL12;1;X10/Y7/CHANNEL12;X10/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL12;1;X15/Y14/CHANNEL12;X15/Y13/ES_CHANNEL12;1;X10/Y12/WEST_IN1;X9/Y12/QCB_TO_CLB_WEST_IN1_CHANNEL0;1;X10/Y12/SLICE0_LUT1;X10/Y12/SLICE0_WEST_IN_LUT1;1;X14/Y6/SLICE0_LUT2;X14/Y6/SLICE0_SOUTH_IN_LUT2;1;X10/Y15/CHANNEL12;X9/Y15/EW_CHANNEL12;1;X11/Y12/CHANNEL0;X11/Y13/WN_CHANNEL0;1;X5/Y12/CHANNEL12;X5/Y11/NS_CHANNEL12;1;X10/Y6/SLICE2_F;;1;X11/Y10/CHANNEL11;X11/Y9/NS_CHANNEL11;1;X7/Y6/CHANNEL12;X7/Y7/EN_CHANNEL12;1;X14/Y12/EAST_IN0;X15/Y12/QCB_TO_CLB_EAST_IN0_CHANNEL12;1;X14/Y12/SLICE3_LUT0;X14/Y12/SLICE3_EAST_IN_LUT0;1;X10/Y13/CHANNEL0;X9/Y13/NE_CHANNEL0;1;X12/Y11/CHANNEL0;X11/Y11/SE_CHANNEL0;1" *)
  wire _037_;
  (* ROUTING = "X14/Y10/SLICE3_F;;1;X14/Y10/SLICE2_LUT0;X14/Y10/SLICE3_OUT0_to_SLICE2_IN0_FEEDBACK;1" *)
  wire _038_;
  (* ROUTING = "X14/Y14/EAST_OUT0;X14/Y14/SLICE1_EAST_OUT_F;1;X15/Y14/CHANNEL11;X15/Y14/CLB_TO_QCB_EAST_OUT0_CHANNEL11;1;X15/Y12/CHANNEL11;X15/Y13/SN_CHANNEL11;1;X14/Y12/EAST_IN3;X15/Y12/QCB_TO_CLB_EAST_IN3_CHANNEL11;1;X14/Y12/SLICE1_LUT3;X14/Y12/SLICE1_EAST_IN_LUT3;1;X14/Y14/SLICE1_F;;1;X14/Y14/SLICE0_LUT3;X14/Y14/SLICE1_OUT0_to_SLICE0_IN3_FEEDBACK;1" *)
  wire _039_;
  (* ROUTING = "X14/Y14/SLICE2_F;;1;X14/Y14/SLICE0_LUT2;X14/Y14/SLICE2_OUT0_to_SLICE0_IN2_FEEDBACK;1" *)
  wire _040_;
  (* ROUTING = "X14/Y12/SLICE1_F;;1;X14/Y12/SLICE3_LUT2;X14/Y12/SLICE1_OUT0_to_SLICE3_IN2_FEEDBACK;1" *)
  wire _041_;
  (* ROUTING = "X15/Y4/CHANNEL4;X15/Y5/WN_CHANNEL4;1;X15/Y2/CHANNEL4;X15/Y3/SN_CHANNEL4;1;X14/Y2/EAST_IN2;X15/Y2/QCB_TO_CLB_EAST_IN2_CHANNEL4;1;X14/Y2/SLICE0_LUT2;X14/Y2/SLICE0_EAST_IN_LUT2;1;X10/Y6/SLICE0_LUT2;X10/Y6/SLICE0_NORTH_IN_LUT2;1;X12/Y2/SLICE2_LUT3;X12/Y2/SLICE2_SOUTH_IN_LUT3;1;X12/Y2/SOUTH_IN3;X12/Y3/QCB_TO_CLB_SOUTH_IN3_CHANNEL4;1;X10/Y6/NORTH_IN2;X10/Y5/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X14/Y5/CHANNEL4;X14/Y5/CLB_TO_QCB_NORTH_OUT0_CHANNEL4;1;X14/Y6/SLICE2_F;;1;X14/Y6/NORTH_OUT0;X14/Y6/SLICE2_NORTH_OUT_F;1;X10/Y5/CHANNEL8;X11/Y5/WE_CHANNEL8;1;X12/Y5/CHANNEL8;X13/Y5/WE_CHANNEL8;1;X14/Y5/CHANNEL8;X14/Y5/CLB_TO_QCB_NORTH_OUT0_CHANNEL8;1;X12/Y3/CHANNEL4;X13/Y3/SW_CHANNEL4;1;X13/Y4/CHANNEL4;X13/Y5/EN_CHANNEL4;1" *)
  wire _042_;
  (* ROUTING = "X4/Y18/SLICE3_LUT2;X4/Y18/SLICE3_NORTH_IN_LUT2;1;X4/Y18/SLICE1_LUT2;X4/Y18/SLICE1_NORTH_IN_LUT2;1;X20/Y8/WEST_IN2;X19/Y8/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X20/Y8/SLICE0_LUT2;X20/Y8/SLICE0_WEST_IN_LUT2;1;X3/Y6/CHANNEL8;X3/Y5/NS_CHANNEL8;1;X2/Y7/CHANNEL8;X3/Y7/NW_CHANNEL8;1;X1/Y8/CHANNEL8;X1/Y7/ES_CHANNEL8;1;X1/Y10/CHANNEL8;X1/Y9/NS_CHANNEL8;1;X1/Y12/CHANNEL8;X1/Y11/NS_CHANNEL8;1;X2/Y13/CHANNEL8;X1/Y13/NE_CHANNEL8;1;X4/Y13/CHANNEL8;X3/Y13/EW_CHANNEL8;1;X4/Y14/NORTH_IN2;X4/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X4/Y14/SLICE0_LUT2;X4/Y14/SLICE0_NORTH_IN_LUT2;1;X10/Y2/SLICE3_LUT1;X10/Y2/SLICE3_SOUTH_IN_LUT1;1;X1/Y14/CHANNEL8;X1/Y13/NS_CHANNEL8;1;X10/Y2/SOUTH_IN1;X10/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL8;1;X14/Y2/SLICE0_LUT1;X14/Y2/SLICE0_EAST_IN_LUT1;1;X4/Y3/CHANNEL8;X5/Y3/WE_CHANNEL8;1;X3/Y4/CHANNEL8;X3/Y3/ES_CHANNEL8;1;X12/Y3/CHANNEL8;X11/Y3/SE_CHANNEL8;1;X16/Y7/CHANNEL11;X15/Y7/NE_CHANNEL11;1;X15/Y2/CHANNEL11;X15/Y3/SN_CHANNEL11;1;X2/Y9/CHANNEL14;X3/Y9/NW_CHANNEL14;1;X2/Y17/CHANNEL14;X1/Y17/NE_CHANNEL14;1;X16/Y6/WEST_IN2;X15/Y6/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X11/Y4/CHANNEL8;X11/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL8;1;X19/Y8/CHANNEL11;X19/Y7/WS_CHANNEL11;1;X8/Y3/CHANNEL14;X9/Y3/WE_CHANNEL14;1;X2/Y14/SLICE0_LUT2;X2/Y14/SLICE0_NORTH_IN_LUT2;1;X18/Y6/SLICE2_LUT2;X18/Y6/SLICE2_SOUTH_IN_LUT2;1;X10/Y6/SLICE0_LUT1;X10/Y6/SLICE0_EAST_IN_LUT1;1;X16/Y8/WEST_IN2;X15/Y8/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X3/Y6/CHANNEL14;X3/Y5/NS_CHANNEL14;1;X4/Y3/CHANNEL14;X5/Y3/WE_CHANNEL14;1;X15/Y4/CHANNEL11;X15/Y5/WN_CHANNEL11;1;X12/Y2/SOUTH_IN1;X12/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL8;1;X15/Y6/CHANNEL11;X15/Y5/WS_CHANNEL11;1;X10/Y6/EAST_IN1;X11/Y6/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X1/Y10/CHANNEL14;X1/Y9/ES_CHANNEL14;1;X15/Y8/CHANNEL11;X15/Y7/NS_CHANNEL11;1;X18/Y6/SOUTH_IN2;X18/Y7/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X12/Y4/SOUTH_IN2;X12/Y5/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X18/Y7/CHANNEL11;X17/Y7/EW_CHANNEL11;1;X16/Y4/WEST_IN2;X15/Y4/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X1/Y16/CHANNEL14;X1/Y15/NS_CHANNEL14;1;X16/Y8/SLICE3_LUT2;X16/Y8/SLICE3_WEST_IN_LUT2;1;X3/Y8/CHANNEL14;X3/Y7/NS_CHANNEL14;1;X2/Y16/SLICE0_LUT2;X2/Y16/SLICE0_NORTH_IN_LUT2;1;X4/Y17/CHANNEL14;X3/Y17/EW_CHANNEL14;1;X3/Y4/CHANNEL14;X3/Y3/ES_CHANNEL14;1;X2/Y16/NORTH_IN2;X2/Y15/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X14/Y2/EAST_IN1;X15/Y2/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X8/Y3/CHANNEL8;X9/Y3/WE_CHANNEL8;1;X6/Y3/CHANNEL14;X7/Y3/WE_CHANNEL14;1;X4/Y18/NORTH_IN2;X4/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X14/Y5/CHANNEL11;X13/Y5/EW_CHANNEL11;1;X2/Y16/SLICE3_LUT2;X2/Y16/SLICE3_NORTH_IN_LUT2;1;X2/Y15/CHANNEL8;X1/Y15/NE_CHANNEL8;1;X2/Y16/SLICE2_LUT2;X2/Y16/SLICE2_NORTH_IN_LUT2;1;X11/Y4/CHANNEL11;X11/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL11;1;X11/Y6/CHANNEL11;X11/Y5/NS_CHANNEL11;1;X10/Y3/CHANNEL8;X10/Y3/CLB_TO_QCB_NORTH_OUT0_CHANNEL8;1;X2/Y14/NORTH_IN2;X2/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X1/Y14/CHANNEL14;X1/Y13/NS_CHANNEL14;1;X10/Y4/EAST_OUT0;X10/Y4/SLICE2_EAST_OUT_F;1;X18/Y6/SLICE3_LUT2;X18/Y6/SLICE3_SOUTH_IN_LUT2;1;X12/Y2/SLICE2_LUT1;X12/Y2/SLICE2_SOUTH_IN_LUT1;1;X10/Y6/SLICE3_LUT1;X10/Y6/SLICE3_EAST_IN_LUT1;1;X12/Y5/CHANNEL11;X11/Y5/NE_CHANNEL11;1;X6/Y3/CHANNEL8;X7/Y3/WE_CHANNEL8;1;X12/Y4/SLICE1_LUT2;X12/Y4/SLICE1_SOUTH_IN_LUT2;1;X16/Y4/SLICE1_LUT2;X16/Y4/SLICE1_WEST_IN_LUT2;1;X16/Y4/SLICE2_LUT2;X16/Y4/SLICE2_WEST_IN_LUT2;1;X16/Y6/SLICE3_LUT2;X16/Y6/SLICE3_WEST_IN_LUT2;1;X10/Y4/SLICE2_F;;1;X10/Y4/NORTH_OUT0;X10/Y4/SLICE2_NORTH_OUT_F;1;X2/Y16/SLICE1_LUT2;X2/Y16/SLICE1_NORTH_IN_LUT2;1;X1/Y12/CHANNEL14;X1/Y11/NS_CHANNEL14;1;X10/Y3/CHANNEL14;X10/Y3/CLB_TO_QCB_NORTH_OUT0_CHANNEL14;1" *)
  wire _043_;
  (* ROUTING = "X12/Y2/NORTH_OUT0;X12/Y2/SLICE2_NORTH_OUT_F;1;X12/Y1/CHANNEL10;X12/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL10;1;X13/Y2/CHANNEL10;X13/Y1/WS_CHANNEL10;1;X14/Y2/WEST_IN3;X13/Y2/QCB_TO_CLB_WEST_IN3_CHANNEL10;1;X14/Y2/SLICE2_LUT3;X14/Y2/SLICE2_WEST_IN_LUT3;1;X12/Y2/SLICE2_F;;1;X12/Y2/SLICE3_LUT1;X12/Y2/SLICE2_OUT0_to_SLICE3_IN1_FEEDBACK;1" *)
  wire _044_;
  (* ROUTING = "X18/Y9/CHANNEL7;X19/Y9/NW_CHANNEL7;1;X18/Y10/NORTH_IN3;X18/Y9/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X18/Y10/SLICE3_LUT3;X18/Y10/SLICE3_NORTH_IN_LUT3;1;X20/Y2/NORTH_IN1;X20/Y1/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X20/Y2/SLICE2_LUT1;X20/Y2/SLICE2_NORTH_IN_LUT1;1;X20/Y4/SLICE1_LUT1;X20/Y4/SLICE1_EAST_IN_LUT1;1;X18/Y16/SLICE2_LUT3;X18/Y16/SLICE2_NORTH_IN_LUT3;1;X18/Y14/SLICE3_LUT3;X18/Y14/SLICE3_EAST_IN_LUT3;1;X19/Y10/CHANNEL7;X19/Y9/ES_CHANNEL7;1;X16/Y3/CHANNEL7;X15/Y3/NE_CHANNEL7;1;X2/Y19/CHANNEL12;X1/Y19/NE_CHANNEL12;1;X11/Y2/CHANNEL7;X11/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL7;1;X2/Y8/SLICE1_LUT3;X2/Y8/SLICE1_WEST_IN_LUT3;1;X8/Y17/CHANNEL12;X7/Y17/SE_CHANNEL12;1;X2/Y3/CHANNEL12;X3/Y3/WE_CHANNEL12;1;X4/Y8/WEST_IN1;X3/Y8/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X16/Y2/SLICE3_LUT2;X16/Y2/SLICE3_SOUTH_IN_LUT2;1;X9/Y18/CHANNEL12;X9/Y17/WS_CHANNEL12;1;X19/Y14/CHANNEL7;X19/Y13/NS_CHANNEL7;1;X2/Y2/SLICE0_LUT3;X2/Y2/SLICE0_SOUTH_IN_LUT3;1;X2/Y4/SLICE3_LUT3;X2/Y4/SLICE3_WEST_IN_LUT3;1;X4/Y19/CHANNEL12;X3/Y19/EW_CHANNEL12;1;X6/Y18/SLICE3_LUT3;X6/Y18/SLICE3_SOUTH_IN_LUT3;1;X1/Y8/CHANNEL12;X1/Y7/ES_CHANNEL12;1;X2/Y10/SLICE3_LUT3;X2/Y10/SLICE3_WEST_IN_LUT3;1;X12/Y1/CHANNEL7;X11/Y1/SE_CHANNEL7;1;X7/Y18/CHANNEL12;X7/Y19/WN_CHANNEL12;1;X20/Y1/CHANNEL7;X19/Y1/EW_CHANNEL7;1;X2/Y2/SOUTH_IN3;X2/Y3/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X2/Y4/WEST_IN3;X1/Y4/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X2/Y8/WEST_IN3;X1/Y8/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X20/Y3/CHANNEL7;X19/Y3/EW_CHANNEL7;1;X3/Y4/CHANNEL12;X3/Y3/ES_CHANNEL12;1;X11/Y2/CHANNEL1;X11/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL1;1;X4/Y3/CHANNEL12;X5/Y3/WE_CHANNEL12;1;X19/Y8/CHANNEL7;X19/Y7/NS_CHANNEL7;1;X8/Y3/CHANNEL12;X9/Y3/WE_CHANNEL12;1;X1/Y14/CHANNEL12;X1/Y13/NS_CHANNEL12;1;X15/Y2/CHANNEL7;X15/Y1/WS_CHANNEL7;1;X4/Y2/SLICE3_LUT3;X4/Y2/SLICE3_SOUTH_IN_LUT3;1;X3/Y8/CHANNEL12;X3/Y7/NS_CHANNEL12;1;X6/Y19/CHANNEL12;X5/Y19/EW_CHANNEL12;1;X1/Y4/CHANNEL12;X1/Y3/ES_CHANNEL12;1;X4/Y4/SLICE1_LUT3;X4/Y4/SLICE1_WEST_IN_LUT3;1;X18/Y15/CHANNEL7;X19/Y15/NW_CHANNEL7;1;X4/Y6/WEST_IN1;X3/Y6/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X16/Y1/CHANNEL7;X15/Y1/EW_CHANNEL7;1;X7/Y20/CHANNEL12;X7/Y19/WS_CHANNEL12;1;X10/Y2/SLICE0_LUT2;X10/Y2/SLICE0_EAST_IN_LUT2;1;X4/Y2/SLICE1_LUT3;X4/Y2/SLICE1_SOUTH_IN_LUT3;1;X2/Y7/CHANNEL12;X3/Y7/NW_CHANNEL12;1;X2/Y6/SLICE2_LUT3;X2/Y6/SLICE2_SOUTH_IN_LUT3;1;X2/Y8/WEST_IN1;X1/Y8/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X1/Y10/CHANNEL12;X1/Y9/NS_CHANNEL12;1;X14/Y1/CHANNEL7;X13/Y1/EW_CHANNEL7;1;X18/Y16/NORTH_IN3;X18/Y15/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X18/Y3/CHANNEL7;X17/Y3/EW_CHANNEL7;1;X1/Y16/CHANNEL12;X1/Y15/NS_CHANNEL12;1;X2/Y10/SLICE2_LUT3;X2/Y10/SLICE2_WEST_IN_LUT3;1;X2/Y8/SLICE0_LUT3;X2/Y8/SLICE0_WEST_IN_LUT3;1;X10/Y2/SLICE1_LUT1;X10/Y2/SLICE1_EAST_IN_LUT1;1;X10/Y3/CHANNEL12;X11/Y3/NW_CHANNEL12;1;X10/Y2/EAST_IN1;X11/Y2/QCB_TO_CLB_EAST_IN1_CHANNEL1;1;X10/Y20/SLICE2_LUT3;X10/Y20/SLICE2_WEST_IN_LUT3;1;X6/Y2/SOUTH_IN1;X6/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL12;1;X1/Y12/CHANNEL12;X1/Y11/NS_CHANNEL12;1;X6/Y18/SOUTH_IN3;X6/Y19/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X11/Y2/CHANNEL12;X11/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL12;1;X3/Y6/CHANNEL12;X3/Y5/NS_CHANNEL12;1;X4/Y2/SLICE0_LUT3;X4/Y2/SLICE0_SOUTH_IN_LUT3;1;X10/Y2/EAST_IN2;X11/Y2/QCB_TO_CLB_EAST_IN2_CHANNEL12;1;X12/Y2/WEST_OUT0;X12/Y2/SLICE3_WEST_OUT_F;1;X18/Y1/CHANNEL7;X17/Y1/EW_CHANNEL7;1;X4/Y6/SLICE3_LUT1;X4/Y6/SLICE3_WEST_IN_LUT1;1;X10/Y20/WEST_IN3;X9/Y20/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X8/Y18/SLICE1_LUT3;X8/Y18/SLICE1_WEST_IN_LUT3;1;X8/Y20/SLICE0_LUT3;X8/Y20/SLICE0_WEST_IN_LUT3;1;X4/Y8/SLICE3_LUT1;X4/Y8/SLICE3_WEST_IN_LUT1;1;X2/Y2/SLICE1_LUT3;X2/Y2/SLICE1_SOUTH_IN_LUT3;1;X19/Y12/CHANNEL7;X19/Y11/NS_CHANNEL7;1;X6/Y3/CHANNEL12;X7/Y3/WE_CHANNEL12;1;X18/Y14/EAST_IN3;X19/Y14/QCB_TO_CLB_EAST_IN3_CHANNEL7;1;X20/Y4/EAST_IN1;X21/Y4/QCB_TO_CLB_EAST_IN1_CHANNEL7;1;X8/Y18/WEST_IN3;X7/Y18/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X6/Y2/SLICE1_LUT1;X6/Y2/SLICE1_SOUTH_IN_LUT1;1;X10/Y2/SLICE2_LUT1;X10/Y2/SLICE2_EAST_IN_LUT1;1;X19/Y4/CHANNEL7;X19/Y3/WS_CHANNEL7;1;X2/Y8/SLICE2_LUT1;X2/Y8/SLICE2_WEST_IN_LUT1;1;X8/Y20/WEST_IN3;X7/Y20/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X4/Y2/SOUTH_IN3;X4/Y3/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X20/Y9/CHANNEL7;X19/Y9/NE_CHANNEL7;1;X2/Y6/SOUTH_IN3;X2/Y7/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X4/Y4/WEST_IN3;X3/Y4/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X21/Y4/CHANNEL7;X21/Y3/WS_CHANNEL7;1;X2/Y6/SLICE1_LUT3;X2/Y6/SLICE1_SOUTH_IN_LUT3;1;X1/Y18/CHANNEL12;X1/Y17/NS_CHANNEL12;1;X9/Y20/CHANNEL12;X9/Y19/NS_CHANNEL12;1;X16/Y2/SOUTH_IN2;X16/Y3/QCB_TO_CLB_SOUTH_IN2_CHANNEL7;1;X12/Y2/SLICE3_F;;1;X19/Y6/CHANNEL7;X19/Y5/NS_CHANNEL7;1;X6/Y2/SLICE0_LUT1;X6/Y2/SLICE0_SOUTH_IN_LUT1;1;X2/Y10/WEST_IN3;X1/Y10/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X18/Y14/SLICE0_LUT3;X18/Y14/SLICE0_EAST_IN_LUT3;1" *)
  wire _045_;
  (* ROUTING = "X14/Y6/SLICE3_F;;1;X14/Y6/SOUTH_OUT0;X14/Y6/SLICE3_SOUTH_OUT_F;1;X14/Y7/CHANNEL8;X14/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL8;1;X16/Y7/CHANNEL8;X15/Y7/EW_CHANNEL8;1;X16/Y6/SOUTH_IN1;X16/Y7/QCB_TO_CLB_SOUTH_IN1_CHANNEL8;1;X16/Y6/SLICE1_LUT1;X16/Y6/SLICE1_SOUTH_IN_LUT1;1" *)
  wire _046_;
  (* ROUTING = "X12/Y18/SLICE3_LUT2;X12/Y18/SLICE3_WEST_IN_LUT2;1;X8/Y19/CHANNEL15;X7/Y19/EW_CHANNEL15;1;X12/Y17/CHANNEL15;X11/Y17/SE_CHANNEL15;1;X12/Y18/NORTH_IN1;X12/Y17/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X12/Y18/SLICE0_LUT1;X12/Y18/SLICE0_NORTH_IN_LUT1;1;X8/Y12/SLICE1_LUT2;X8/Y12/SLICE1_WEST_IN_LUT2;1;X11/Y18/CHANNEL15;X11/Y19/WN_CHANNEL15;1;X8/Y12/SLICE3_LUT2;X8/Y12/SLICE3_WEST_IN_LUT2;1;X5/Y16/CHANNEL15;X5/Y15/ES_CHANNEL15;1;X9/Y4/CHANNEL15;X9/Y3/NS_CHANNEL15;1;X16/Y1/CHANNEL6;X15/Y1/EW_CHANNEL6;1;X16/Y10/SLICE1_LUT2;X16/Y10/SLICE1_EAST_IN_LUT2;1;X16/Y10/SLICE2_LUT2;X16/Y10/SLICE2_EAST_IN_LUT2;1;X6/Y19/CHANNEL15;X5/Y19/NE_CHANNEL15;1;X12/Y18/SLICE2_LUT2;X12/Y18/SLICE2_WEST_IN_LUT2;1;X12/Y1/CHANNEL6;X11/Y1/EW_CHANNEL6;1;X16/Y10/EAST_IN2;X17/Y10/QCB_TO_CLB_EAST_IN2_CHANNEL6;1;X10/Y6/SLICE3_LUT2;X10/Y6/SLICE3_WEST_IN_LUT2;1;X16/Y12/EAST_IN2;X17/Y12/QCB_TO_CLB_EAST_IN2_CHANNEL6;1;X17/Y12/CHANNEL6;X17/Y11/NS_CHANNEL6;1;X17/Y2/CHANNEL6;X17/Y1/WS_CHANNEL6;1;X10/Y1/CHANNEL6;X10/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL6;1;X8/Y12/SLICE2_LUT2;X8/Y12/SLICE2_WEST_IN_LUT2;1;X17/Y6/CHANNEL6;X17/Y5/NS_CHANNEL6;1;X12/Y18/SLICE1_LUT2;X12/Y18/SLICE1_WEST_IN_LUT2;1;X7/Y14/CHANNEL15;X7/Y13/NS_CHANNEL15;1;X16/Y12/SLICE1_LUT2;X16/Y12/SLICE1_EAST_IN_LUT2;1;X16/Y10/SLICE3_LUT2;X16/Y10/SLICE3_EAST_IN_LUT2;1;X7/Y8/CHANNEL15;X7/Y7/ES_CHANNEL15;1;X16/Y12/SLICE2_LUT2;X16/Y12/SLICE2_EAST_IN_LUT2;1;X10/Y19/CHANNEL15;X9/Y19/EW_CHANNEL15;1;X5/Y18/CHANNEL15;X5/Y17/NS_CHANNEL15;1;X6/Y15/CHANNEL15;X7/Y15/NW_CHANNEL15;1;X16/Y10/SLICE0_LUT2;X16/Y10/SLICE0_EAST_IN_LUT2;1;X17/Y10/CHANNEL6;X17/Y9/NS_CHANNEL6;1;X10/Y2/NORTH_OUT0;X10/Y2/SLICE3_NORTH_OUT_F;1;X17/Y8/CHANNEL6;X17/Y7/NS_CHANNEL6;1;X7/Y12/CHANNEL15;X7/Y11/NS_CHANNEL15;1;X8/Y12/WEST_IN2;X7/Y12/QCB_TO_CLB_WEST_IN2_CHANNEL15;1;X16/Y12/SLICE3_LUT2;X16/Y12/SLICE3_EAST_IN_LUT2;1;X8/Y12/SLICE0_LUT2;X8/Y12/SLICE0_WEST_IN_LUT2;1;X12/Y18/WEST_IN2;X11/Y18/QCB_TO_CLB_WEST_IN2_CHANNEL15;1;X10/Y6/WEST_IN2;X9/Y6/QCB_TO_CLB_WEST_IN2_CHANNEL15;1;X10/Y2/WEST_OUT0;X10/Y2/SLICE3_WEST_OUT_F;1;X8/Y7/CHANNEL15;X9/Y7/NW_CHANNEL15;1;X10/Y2/SLICE3_F;;1;X9/Y2/CHANNEL15;X9/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL15;1;X14/Y1/CHANNEL6;X13/Y1/EW_CHANNEL6;1;X7/Y10/CHANNEL15;X7/Y9/NS_CHANNEL15;1;X9/Y6/CHANNEL15;X9/Y5/NS_CHANNEL15;1;X17/Y4/CHANNEL6;X17/Y3/NS_CHANNEL6;1;X16/Y12/SLICE0_LUT2;X16/Y12/SLICE0_EAST_IN_LUT2;1" *)
  wire _047_;
  (* ROUTING = "X4/Y16/SLICE3_LUT2;X4/Y16/SLICE3_NORTH_IN_LUT2;1;X2/Y18/SLICE1_LUT2;X2/Y18/SLICE1_EAST_IN_LUT2;1;X9/Y6/CHANNEL8;X9/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL8;1;X8/Y12/SLICE0_LUT3;X8/Y12/SLICE0_NORTH_IN_LUT3;1;X16/Y10/SLICE3_LUT3;X16/Y10/SLICE3_EAST_IN_LUT3;1;X3/Y14/CHANNEL8;X3/Y13/NS_CHANNEL8;1;X4/Y16/SLICE1_LUT2;X4/Y16/SLICE1_NORTH_IN_LUT2;1;X14/Y8/NORTH_IN3;X14/Y7/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X16/Y5/CHANNEL7;X15/Y5/SE_CHANNEL7;1;X8/Y12/NORTH_IN3;X8/Y11/QCB_TO_CLB_NORTH_IN3_CHANNEL9;1;X14/Y4/SLICE2_LUT1;X14/Y4/SLICE2_NORTH_IN_LUT1;1;X12/Y18/SLICE2_LUT3;X12/Y18/SLICE2_NORTH_IN_LUT3;1;X16/Y12/NORTH_IN3;X16/Y11/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X9/Y8/CHANNEL9;X9/Y7/NS_CHANNEL9;1;X8/Y12/SLICE3_LUT3;X8/Y12/SLICE3_NORTH_IN_LUT3;1;X4/Y9/CHANNEL8;X5/Y9/WE_CHANNEL8;1;X16/Y12/SLICE0_LUT3;X16/Y12/SLICE0_NORTH_IN_LUT3;1;X14/Y4/SLICE1_LUT2;X14/Y4/SLICE1_WEST_IN_LUT2;1;X16/Y10/SLICE0_LUT3;X16/Y10/SLICE0_EAST_IN_LUT3;1;X11/Y6/CHANNEL5;X11/Y6/CLB_TO_QCB_EAST_OUT0_CHANNEL5;1;X3/Y12/CHANNEL8;X3/Y11/NS_CHANNEL8;1;X11/Y4/CHANNEL5;X11/Y5/SN_CHANNEL5;1;X18/Y8/SLICE0_LUT1;X18/Y8/SLICE0_NORTH_IN_LUT1;1;X17/Y10/CHANNEL7;X17/Y11/WN_CHANNEL7;1;X12/Y18/SLICE1_LUT3;X12/Y18/SLICE1_NORTH_IN_LUT3;1;X8/Y12/SLICE1_LUT3;X8/Y12/SLICE1_NORTH_IN_LUT3;1;X18/Y8/SLICE1_LUT1;X18/Y8/SLICE1_NORTH_IN_LUT1;1;X14/Y8/SLICE3_LUT3;X14/Y8/SLICE3_NORTH_IN_LUT3;1;X15/Y10/CHANNEL7;X15/Y9/NS_CHANNEL7;1;X12/Y17/CHANNEL7;X13/Y17/WE_CHANNEL7;1;X2/Y18/SLICE3_LUT2;X2/Y18/SLICE3_EAST_IN_LUT2;1;X15/Y8/CHANNEL7;X15/Y7/WS_CHANNEL7;1;X9/Y8/CHANNEL8;X9/Y7/NS_CHANNEL8;1;X17/Y14/CHANNEL7;X17/Y13/NS_CHANNEL7;1;X13/Y4/CHANNEL5;X13/Y3/WS_CHANNEL5;1;X8/Y9/CHANNEL8;X9/Y9/NW_CHANNEL8;1;X2/Y18/SLICE2_LUT2;X2/Y18/SLICE2_EAST_IN_LUT2;1;X18/Y7/CHANNEL7;X17/Y7/EW_CHANNEL7;1;X12/Y18/SLICE3_LUT3;X12/Y18/SLICE3_NORTH_IN_LUT3;1;X17/Y16/CHANNEL7;X17/Y15/NS_CHANNEL7;1;X15/Y6/CHANNEL7;X15/Y7/WN_CHANNEL7;1;X16/Y6/SLICE1_LUT3;X16/Y6/SLICE1_NORTH_IN_LUT3;1;X14/Y3/CHANNEL7;X15/Y3/SW_CHANNEL7;1;X2/Y18/EAST_IN2;X3/Y18/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X8/Y12/SLICE2_LUT3;X8/Y12/SLICE2_NORTH_IN_LUT3;1;X14/Y4/SLICE3_LUT1;X14/Y4/SLICE3_NORTH_IN_LUT1;1;X9/Y10/CHANNEL9;X9/Y9/NS_CHANNEL9;1;X16/Y12/SLICE2_LUT3;X16/Y12/SLICE2_NORTH_IN_LUT3;1;X16/Y6/NORTH_IN3;X16/Y5/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X12/Y3/CHANNEL5;X11/Y3/SE_CHANNEL5;1;X15/Y4/CHANNEL7;X15/Y5/SN_CHANNEL7;1;X16/Y17/CHANNEL7;X17/Y17/NW_CHANNEL7;1;X16/Y10/SLICE1_LUT3;X16/Y10/SLICE1_EAST_IN_LUT3;1;X18/Y8/NORTH_IN1;X18/Y7/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X3/Y18/CHANNEL8;X3/Y17/NS_CHANNEL8;1;X14/Y17/CHANNEL7;X15/Y17/WE_CHANNEL7;1;X9/Y6/CHANNEL9;X9/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL9;1;X12/Y18/NORTH_IN3;X12/Y17/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X4/Y16/SLICE2_LUT2;X4/Y16/SLICE2_NORTH_IN_LUT2;1;X6/Y9/CHANNEL8;X7/Y9/WE_CHANNEL8;1;X8/Y11/CHANNEL9;X9/Y11/NW_CHANNEL9;1;X16/Y12/SLICE3_LUT3;X16/Y12/SLICE3_NORTH_IN_LUT3;1;X14/Y4/WEST_IN2;X13/Y4/QCB_TO_CLB_WEST_IN2_CHANNEL5;1;X10/Y6/WEST_OUT0;X10/Y6/SLICE3_WEST_OUT_F;1;X4/Y16/NORTH_IN2;X4/Y15/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X14/Y4/SLICE0_LUT2;X14/Y4/SLICE0_WEST_IN_LUT2;1;X12/Y7/CHANNEL7;X11/Y7/NE_CHANNEL7;1;X2/Y18/SLICE0_LUT2;X2/Y18/SLICE0_EAST_IN_LUT2;1;X17/Y12/CHANNEL7;X17/Y11/WS_CHANNEL7;1;X12/Y18/SLICE0_LUT3;X12/Y18/SLICE0_NORTH_IN_LUT3;1;X10/Y6/EAST_OUT0;X10/Y6/SLICE3_EAST_OUT_F;1;X16/Y10/EAST_IN3;X17/Y10/QCB_TO_CLB_EAST_IN3_CHANNEL7;1;X14/Y4/NORTH_IN1;X14/Y3/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X18/Y8/SLICE3_LUT1;X18/Y8/SLICE3_NORTH_IN_LUT1;1;X3/Y10/CHANNEL8;X3/Y9/ES_CHANNEL8;1;X4/Y15/CHANNEL8;X3/Y15/NE_CHANNEL8;1;X16/Y10/SLICE2_LUT3;X16/Y10/SLICE2_EAST_IN_LUT3;1;X3/Y16/CHANNEL8;X3/Y15/NS_CHANNEL8;1;X16/Y12/SLICE1_LUT3;X16/Y12/SLICE1_NORTH_IN_LUT3;1;X10/Y6/SLICE3_F;;1;X11/Y6/CHANNEL7;X11/Y6/CLB_TO_QCB_EAST_OUT0_CHANNEL7;1;X16/Y7/CHANNEL7;X15/Y7/EW_CHANNEL7;1;X14/Y7/CHANNEL7;X13/Y7/EW_CHANNEL7;1;X4/Y16/SLICE0_LUT2;X4/Y16/SLICE0_NORTH_IN_LUT2;1;X16/Y11/CHANNEL7;X15/Y11/NE_CHANNEL7;1;X18/Y8/SLICE2_LUT1;X18/Y8/SLICE2_NORTH_IN_LUT1;1" *)
  wire _048_;
  (* ROUTING = "X12/Y8/SOUTH_OUT0;X12/Y8/SLICE2_SOUTH_OUT_F;1;X12/Y9/CHANNEL14;X12/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL14;1;X12/Y10/NORTH_IN2;X12/Y9/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X12/Y10/SLICE3_LUT2;X12/Y10/SLICE3_NORTH_IN_LUT2;1;X16/Y6/SLICE1_LUT0;X16/Y6/SLICE1_SOUTH_IN_LUT0;1;X14/Y8/EAST_IN1;X15/Y8/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X15/Y8/CHANNEL5;X15/Y9/WN_CHANNEL5;1;X13/Y8/CHANNEL5;X13/Y8/CLB_TO_QCB_EAST_OUT0_CHANNEL5;1;X12/Y8/EAST_OUT0;X12/Y8/SLICE2_EAST_OUT_F;1;X14/Y9/CHANNEL5;X13/Y9/NE_CHANNEL5;1;X16/Y8/SLICE0_LUT0;X16/Y8/SLICE0_WEST_IN_LUT0;1;X14/Y8/SOUTH_IN0;X14/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X14/Y8/WEST_IN2;X13/Y8/QCB_TO_CLB_WEST_IN2_CHANNEL5;1;X14/Y8/SLICE1_LUT2;X14/Y8/SLICE1_WEST_IN_LUT2;1;X14/Y8/SLICE0_LUT0;X14/Y8/SLICE0_SOUTH_IN_LUT0;1;X12/Y8/SLICE2_F;;1;X16/Y6/SOUTH_IN0;X16/Y7/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X14/Y8/SLICE2_LUT1;X14/Y8/SLICE2_EAST_IN_LUT1;1;X16/Y8/WEST_IN0;X15/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL5;1;X16/Y7/CHANNEL5;X15/Y7/SE_CHANNEL5;1" *)
  wire _049_;
  (* ROUTING = "X17/Y4/CHANNEL15;X17/Y4/CLB_TO_QCB_WEST_OUT0_CHANNEL15;1;X17/Y2/CHANNEL15;X17/Y3/SN_CHANNEL15;1;X16/Y2/EAST_IN1;X17/Y2/QCB_TO_CLB_EAST_IN1_CHANNEL15;1;X16/Y2/SLICE0_LUT1;X16/Y2/SLICE0_EAST_IN_LUT1;1;X18/Y3/CHANNEL10;X17/Y3/SE_CHANNEL10;1;X18/Y2/SLICE0_LUT1;X18/Y2/SLICE0_SOUTH_IN_LUT1;1;X18/Y4/WEST_OUT0;X18/Y4/SLICE1_WEST_OUT_F;1;X18/Y2/SOUTH_IN1;X18/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X17/Y4/CHANNEL10;X17/Y4/CLB_TO_QCB_WEST_OUT0_CHANNEL10;1;X18/Y4/SLICE1_F;;1" *)
  wire _050_;
  (* ROUTING = "X16/Y2/SLICE1_F;;1;X16/Y2/SLICE0_LUT2;X16/Y2/SLICE1_OUT0_to_SLICE0_IN2_FEEDBACK;1" *)
  wire _051_;
  (* ROUTING = "X12/Y12/SLICE1_F;;1;X12/Y12/EAST_OUT0;X12/Y12/SLICE1_EAST_OUT_F;1;X13/Y12/CHANNEL11;X13/Y12/CLB_TO_QCB_EAST_OUT0_CHANNEL11;1;X14/Y11/CHANNEL11;X13/Y11/SE_CHANNEL11;1;X14/Y10/SOUTH_IN2;X14/Y11/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X14/Y10/SLICE1_LUT2;X14/Y10/SLICE1_SOUTH_IN_LUT2;1" *)
  wire _052_;
  (* ROUTING = "X12/Y9/CHANNEL0;X13/Y9/SW_CHANNEL0;1;X10/Y9/CHANNEL0;X11/Y9/WE_CHANNEL0;1;X10/Y10/NORTH_IN2;X10/Y9/QCB_TO_CLB_NORTH_IN2_CHANNEL0;1;X10/Y10/SLICE1_LUT2;X10/Y10/SLICE1_NORTH_IN_LUT2;1;X12/Y10/SLICE1_LUT2;X12/Y10/SLICE1_EAST_IN_LUT2;1;X14/Y10/WEST_OUT0;X14/Y10/SLICE1_WEST_OUT_F;1;X12/Y10/EAST_IN2;X13/Y10/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X13/Y10/CHANNEL0;X13/Y10/CLB_TO_QCB_WEST_OUT0_CHANNEL0;1;X14/Y10/SLICE1_F;;1;X14/Y10/SLICE0_LUT1;X14/Y10/SLICE1_OUT0_to_SLICE0_IN1_FEEDBACK;1" *)
  wire _053_;
  (* ROUTING = "X10/Y4/SLICE0_LUT2;X10/Y4/SLICE0_WEST_IN_LUT2;1;X10/Y4/SLICE1_LUT2;X10/Y4/SLICE1_WEST_IN_LUT2;1;X16/Y8/SLICE0_LUT1;X16/Y8/SLICE0_SOUTH_IN_LUT1;1;X8/Y6/SLICE2_LUT2;X8/Y6/SLICE2_WEST_IN_LUT2;1;X10/Y3/CHANNEL1;X11/Y3/SW_CHANNEL1;1;X14/Y8/SOUTH_IN3;X14/Y9/QCB_TO_CLB_SOUTH_IN3_CHANNEL14;1;X16/Y8/SOUTH_IN1;X16/Y9/QCB_TO_CLB_SOUTH_IN1_CHANNEL14;1;X9/Y4/CHANNEL1;X9/Y3/ES_CHANNEL1;1;X10/Y4/WEST_IN2;X9/Y4/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X10/Y9/CHANNEL1;X11/Y9/WE_CHANNEL1;1;X8/Y9/CHANNEL1;X9/Y9/WE_CHANNEL1;1;X7/Y8/CHANNEL1;X7/Y9/EN_CHANNEL1;1;X16/Y9/CHANNEL14;X15/Y9/EW_CHANNEL14;1;X14/Y9/CHANNEL14;X14/Y9/CLB_TO_QCB_NORTH_OUT0_CHANNEL14;1;X6/Y10/NORTH_IN1;X6/Y9/QCB_TO_CLB_NORTH_IN1_CHANNEL1;1;X10/Y10/SLICE0_LUT1;X10/Y10/SLICE0_NORTH_IN_LUT1;1;X12/Y9/CHANNEL1;X13/Y9/WE_CHANNEL1;1;X10/Y4/SLICE3_LUT1;X10/Y4/SLICE3_NORTH_IN_LUT1;1;X14/Y10/NORTH_OUT0;X14/Y10/SLICE0_NORTH_OUT_F;1;X11/Y6/CHANNEL1;X11/Y7/SN_CHANNEL1;1;X6/Y9/CHANNEL1;X7/Y9/WE_CHANNEL1;1;X14/Y8/SLICE0_LUT3;X14/Y8/SLICE0_SOUTH_IN_LUT3;1;X6/Y10/SLICE1_LUT1;X6/Y10/SLICE1_NORTH_IN_LUT1;1;X8/Y6/WEST_IN2;X7/Y6/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X14/Y10/SLICE0_F;;1;X14/Y9/CHANNEL1;X14/Y9/CLB_TO_QCB_NORTH_OUT0_CHANNEL1;1;X7/Y6/CHANNEL1;X7/Y7/SN_CHANNEL1;1;X11/Y8/CHANNEL1;X11/Y9/EN_CHANNEL1;1;X11/Y4/CHANNEL1;X11/Y5/SN_CHANNEL1;1;X10/Y4/NORTH_IN1;X10/Y3/QCB_TO_CLB_NORTH_IN1_CHANNEL1;1;X10/Y10/NORTH_IN1;X10/Y9/QCB_TO_CLB_NORTH_IN1_CHANNEL1;1" *)
  wire _054_;
  (* ROUTING = "X16/Y9/CHANNEL2;X16/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL2;1;X18/Y9/CHANNEL2;X17/Y9/EW_CHANNEL2;1;X20/Y9/CHANNEL2;X19/Y9/EW_CHANNEL2;1;X21/Y8/CHANNEL2;X21/Y9/WN_CHANNEL2;1;X20/Y8/EAST_IN2;X21/Y8/QCB_TO_CLB_EAST_IN2_CHANNEL2;1;X20/Y8/SLICE1_LUT2;X20/Y8/SLICE1_EAST_IN_LUT2;1;X18/Y5/CHANNEL10;X17/Y5/SE_CHANNEL10;1;X17/Y6/CHANNEL10;X17/Y7/SN_CHANNEL10;1;X18/Y6/SOUTH_IN3;X18/Y7/QCB_TO_CLB_SOUTH_IN3_CHANNEL10;1;X16/Y9/CHANNEL10;X16/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X17/Y8/CHANNEL10;X17/Y9/WN_CHANNEL10;1;X18/Y7/CHANNEL10;X17/Y7/SE_CHANNEL10;1;X18/Y6/SLICE1_LUT3;X18/Y6/SLICE1_SOUTH_IN_LUT3;1;X16/Y7/CHANNEL10;X17/Y7/SW_CHANNEL10;1;X16/Y8/SLICE1_LUT2;X16/Y8/SLICE0_OUT0_to_SLICE1_IN2_FEEDBACK;1;X16/Y8/SLICE0_F;;1;X16/Y6/SOUTH_IN3;X16/Y7/QCB_TO_CLB_SOUTH_IN3_CHANNEL10;1;X16/Y6/SLICE2_LUT3;X16/Y6/SLICE2_SOUTH_IN_LUT3;1;X16/Y8/SOUTH_OUT0;X16/Y8/SLICE0_SOUTH_OUT_F;1;X18/Y6/NORTH_IN2;X18/Y5/QCB_TO_CLB_NORTH_IN2_CHANNEL10;1;X18/Y6/SLICE0_LUT2;X18/Y6/SLICE0_NORTH_IN_LUT2;1" *)
  wire _055_;
  (* ROUTING = "X18/Y10/EAST_OUT0;X18/Y10/SLICE0_EAST_OUT_F;1;X19/Y10/CHANNEL15;X19/Y10/CLB_TO_QCB_EAST_OUT0_CHANNEL15;1;X19/Y8/CHANNEL15;X19/Y9/SN_CHANNEL15;1;X18/Y7/CHANNEL15;X19/Y7/SW_CHANNEL15;1;X16/Y7/CHANNEL15;X17/Y7/WE_CHANNEL15;1;X16/Y6/SOUTH_IN2;X16/Y7/QCB_TO_CLB_SOUTH_IN2_CHANNEL15;1;X16/Y6/SLICE2_LUT2;X16/Y6/SLICE2_SOUTH_IN_LUT2;1;X16/Y8/SLICE2_LUT2;X16/Y8/SLICE2_SOUTH_IN_LUT2;1;X16/Y8/SOUTH_IN2;X16/Y9/QCB_TO_CLB_SOUTH_IN2_CHANNEL15;1;X18/Y10/SLICE0_F;;1;X17/Y10/CHANNEL15;X17/Y10/CLB_TO_QCB_WEST_OUT0_CHANNEL15;1;X16/Y9/CHANNEL15;X17/Y9/SW_CHANNEL15;1;X18/Y10/WEST_OUT0;X18/Y10/SLICE0_WEST_OUT_F;1" *)
  wire _056_;
  (* ROUTING = "X16/Y8/SLICE2_F;;1;X16/Y8/WEST_OUT0;X16/Y8/SLICE2_WEST_OUT_F;1;X15/Y8/CHANNEL0;X15/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL0;1;X14/Y8/EAST_IN2;X15/Y8/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X14/Y8/SLICE0_LUT2;X14/Y8/SLICE0_EAST_IN_LUT2;1" *)
  wire _057_;
  (* ROUTING = "X14/Y8/SLICE1_F;;1;X14/Y8/SLICE0_LUT1;X14/Y8/SLICE1_OUT0_to_SLICE0_IN1_FEEDBACK;1" *)
  wire _058_;
  (* ROUTING = "X14/Y8/EAST_OUT0;X14/Y8/SLICE0_EAST_OUT_F;1;X15/Y8/CHANNEL6;X15/Y8/CLB_TO_QCB_EAST_OUT0_CHANNEL6;1;X15/Y6/CHANNEL6;X15/Y7/SN_CHANNEL6;1;X15/Y4/CHANNEL6;X15/Y5/SN_CHANNEL6;1;X14/Y4/EAST_IN2;X15/Y4/QCB_TO_CLB_EAST_IN2_CHANNEL6;1;X14/Y4/SLICE2_LUT2;X14/Y4/SLICE2_EAST_IN_LUT2;1;X14/Y8/SLICE0_F;;1;X14/Y8/SLICE2_LUT3;X14/Y8/SLICE0_OUT0_to_SLICE2_IN3_FEEDBACK;1" *)
  wire _059_;
  (* ROUTING = "X12/Y8/SLICE3_F;;1;X12/Y8/NORTH_OUT0;X12/Y8/SLICE3_NORTH_OUT_F;1;X12/Y7/CHANNEL0;X12/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL0;1;X14/Y7/CHANNEL0;X13/Y7/EW_CHANNEL0;1;X14/Y8/NORTH_IN2;X14/Y7/QCB_TO_CLB_NORTH_IN2_CHANNEL0;1;X14/Y8/SLICE3_LUT2;X14/Y8/SLICE3_NORTH_IN_LUT2;1" *)
  wire _060_;
  (* ROUTING = "X14/Y8/SLICE3_F;;1;X14/Y8/SLICE2_LUT2;X14/Y8/SLICE3_OUT0_to_SLICE2_IN2_FEEDBACK;1" *)
  wire _061_;
  (* ROUTING = "X14/Y6/SLICE1_LUT3;X14/Y6/SLICE1_SOUTH_IN_LUT3;1;X14/Y6/SLICE0_LUT3;X14/Y6/SLICE0_SOUTH_IN_LUT3;1;X14/Y6/SOUTH_IN3;X14/Y7/QCB_TO_CLB_SOUTH_IN3_CHANNEL6;1;X14/Y8/NORTH_OUT0;X14/Y8/SLICE2_NORTH_OUT_F;1;X14/Y7/CHANNEL6;X14/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL6;1;X14/Y8/SLICE2_F;;1" *)
  wire _062_;
  (* ROUTING = "X16/Y4/WEST_IN1;X15/Y4/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X16/Y4/SLICE3_LUT1;X16/Y4/SLICE3_WEST_IN_LUT1;1;X16/Y4/SLICE0_LUT3;X16/Y4/SLICE0_WEST_IN_LUT3;1;X16/Y4/WEST_IN3;X15/Y4/QCB_TO_CLB_WEST_IN3_CHANNEL2;1;X15/Y6/CHANNEL2;X15/Y6/CLB_TO_QCB_EAST_OUT0_CHANNEL2;1;X15/Y4/CHANNEL2;X15/Y5/SN_CHANNEL2;1;X14/Y6/EAST_OUT0;X14/Y6/SLICE1_EAST_OUT_F;1;X14/Y6/SLICE1_F;;1" *)
  wire _063_;
  (* ROUTING = "X10/Y18/NORTH_OUT0;X10/Y18/SLICE2_NORTH_OUT_F;1;X10/Y17/CHANNEL13;X10/Y17/CLB_TO_QCB_NORTH_OUT0_CHANNEL13;1;X9/Y16/CHANNEL13;X9/Y17/EN_CHANNEL13;1;X9/Y14/CHANNEL13;X9/Y15/SN_CHANNEL13;1;X10/Y14/WEST_IN0;X9/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL13;1;X10/Y14/SLICE1_LUT0;X10/Y14/SLICE1_WEST_IN_LUT0;1;X10/Y18/SLICE2_F;;1;X10/Y18/SLICE1_LUT1;X10/Y18/SLICE2_OUT0_to_SLICE1_IN1_FEEDBACK;1" *)
  wire _064_;
  (* ROUTING = "X11/Y18/CHANNEL2;X11/Y17/NS_CHANNEL2;1;X10/Y18/EAST_IN2;X11/Y18/QCB_TO_CLB_EAST_IN2_CHANNEL2;1;X10/Y18/SLICE3_LUT2;X10/Y18/SLICE3_EAST_IN_LUT2;1;X9/Y10/CHANNEL2;X9/Y11/EN_CHANNEL2;1;X10/Y9/CHANNEL2;X9/Y9/SE_CHANNEL2;1;X10/Y8/SOUTH_IN3;X10/Y9/QCB_TO_CLB_SOUTH_IN3_CHANNEL2;1;X10/Y8/SLICE2_LUT3;X10/Y8/SLICE2_SOUTH_IN_LUT3;1;X10/Y11/CHANNEL2;X11/Y11/SW_CHANNEL2;1;X10/Y14/SLICE2_LUT1;X10/Y14/SLICE2_EAST_IN_LUT1;1;X11/Y14/CHANNEL2;X11/Y15/SN_CHANNEL2;1;X10/Y16/SLICE1_LUT1;X10/Y16/SLICE1_EAST_IN_LUT1;1;X11/Y14/CHANNEL9;X11/Y15/SN_CHANNEL9;1;X11/Y16/CHANNEL9;X11/Y16/CLB_TO_QCB_WEST_OUT0_CHANNEL9;1;X11/Y12/CHANNEL2;X11/Y13/SN_CHANNEL2;1;X10/Y16/SLICE2_LUT1;X10/Y16/SLICE2_EAST_IN_LUT1;1;X12/Y16/SLICE3_F;;1;X10/Y16/EAST_IN1;X11/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X11/Y16/CHANNEL2;X11/Y16/CLB_TO_QCB_WEST_OUT0_CHANNEL2;1;X12/Y16/WEST_OUT0;X12/Y16/SLICE3_WEST_OUT_F;1;X10/Y14/EAST_IN1;X11/Y14/QCB_TO_CLB_EAST_IN1_CHANNEL9;1" *)
  wire _065_;
  (* ROUTING = "X10/Y16/WEST_OUT0;X10/Y16/SLICE1_WEST_OUT_F;1;X9/Y16/CHANNEL2;X9/Y16/CLB_TO_QCB_WEST_OUT0_CHANNEL2;1;X10/Y15/CHANNEL2;X9/Y15/SE_CHANNEL2;1;X10/Y14/SOUTH_IN1;X10/Y15/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X10/Y14/SLICE3_LUT1;X10/Y14/SLICE3_SOUTH_IN_LUT1;1;X10/Y16/SLICE3_LUT1;X10/Y16/SLICE1_OUT0_to_SLICE3_IN1_FEEDBACK;1;X10/Y16/SLICE1_F;;1" *)
  wire _066_;
  (* ROUTING = "X12/Y12/SLICE2_F;;1;X12/Y12/SOUTH_OUT0;X12/Y12/SLICE2_SOUTH_OUT_F;1;X12/Y13/CHANNEL11;X12/Y13/CLB_TO_QCB_SOUTH_OUT0_CHANNEL11;1;X12/Y14/NORTH_IN1;X12/Y13/QCB_TO_CLB_NORTH_IN1_CHANNEL11;1;X12/Y14/SLICE1_LUT1;X12/Y14/SLICE1_NORTH_IN_LUT1;1" *)
  wire _067_;
  (* ROUTING = "X10/Y17/CHANNEL0;X11/Y17/NW_CHANNEL0;1;X10/Y16/SOUTH_IN1;X10/Y17/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X10/Y16/SLICE0_LUT1;X10/Y16/SLICE0_SOUTH_IN_LUT1;1;X10/Y16/SLICE3_LUT0;X10/Y16/SLICE3_EAST_IN_LUT0;1;X10/Y14/SLICE3_LUT0;X10/Y14/SLICE3_EAST_IN_LUT0;1;X10/Y16/SLICE2_LUT2;X10/Y16/SLICE2_EAST_IN_LUT2;1;X12/Y14/WEST_OUT0;X12/Y14/SLICE1_WEST_OUT_F;1;X12/Y14/SLICE1_F;;1;X10/Y16/EAST_IN0;X11/Y16/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X11/Y14/CHANNEL0;X11/Y14/CLB_TO_QCB_WEST_OUT0_CHANNEL0;1;X11/Y16/CHANNEL0;X11/Y15/NS_CHANNEL0;1;X10/Y14/EAST_IN0;X11/Y14/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X10/Y16/EAST_IN2;X11/Y16/QCB_TO_CLB_EAST_IN2_CHANNEL0;1" *)
  wire _068_;
  (* ROUTING = "X12/Y16/NORTH_OUT0;X12/Y16/SLICE1_NORTH_OUT_F;1;X12/Y15/CHANNEL1;X12/Y15/CLB_TO_QCB_NORTH_OUT0_CHANNEL1;1;X14/Y15/CHANNEL1;X13/Y15/EW_CHANNEL1;1;X14/Y16/NORTH_IN1;X14/Y15/QCB_TO_CLB_NORTH_IN1_CHANNEL1;1;X14/Y16/SLICE1_LUT1;X14/Y16/SLICE1_NORTH_IN_LUT1;1;X12/Y16/SLICE1_F;;1;X12/Y16/SLICE2_LUT3;X12/Y16/SLICE1_OUT0_to_SLICE2_IN3_FEEDBACK;1" *)
  wire _069_;
  (* ROUTING = "X12/Y16/SLICE2_F;;1;X12/Y16/SOUTH_OUT0;X12/Y16/SLICE2_SOUTH_OUT_F;1;X12/Y17/CHANNEL3;X12/Y17/CLB_TO_QCB_SOUTH_OUT0_CHANNEL3;1;X10/Y17/CHANNEL3;X11/Y17/WE_CHANNEL3;1;X9/Y16/CHANNEL3;X9/Y17/EN_CHANNEL3;1;X8/Y16/EAST_IN3;X9/Y16/QCB_TO_CLB_EAST_IN3_CHANNEL3;1;X8/Y16/SLICE0_LUT3;X8/Y16/SLICE0_EAST_IN_LUT3;1" *)
  wire _070_;
  (* ROUTING = "X8/Y17/CHANNEL7;X9/Y17/NW_CHANNEL7;1;X6/Y17/CHANNEL7;X7/Y17/WE_CHANNEL7;1;X5/Y16/CHANNEL7;X5/Y17/EN_CHANNEL7;1;X5/Y14/CHANNEL7;X5/Y15/SN_CHANNEL7;1;X6/Y13/CHANNEL7;X5/Y13/SE_CHANNEL7;1;X6/Y12/SOUTH_IN2;X6/Y13/QCB_TO_CLB_SOUTH_IN2_CHANNEL7;1;X6/Y12/SLICE3_LUT2;X6/Y12/SLICE3_SOUTH_IN_LUT2;1;X14/Y16/NORTH_IN3;X14/Y15/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X10/Y15/CHANNEL7;X11/Y15/WE_CHANNEL7;1;X14/Y15/CHANNEL7;X13/Y15/NE_CHANNEL7;1;X14/Y12/SLICE2_F;;1;X12/Y15/CHANNEL7;X13/Y15/NW_CHANNEL7;1;X13/Y14/CHANNEL7;X13/Y13/ES_CHANNEL7;1;X14/Y16/SLICE3_LUT3;X14/Y16/SLICE3_NORTH_IN_LUT3;1;X8/Y16/SLICE2_LUT1;X8/Y16/SLICE2_EAST_IN_LUT1;1;X14/Y13/CHANNEL7;X14/Y13/CLB_TO_QCB_SOUTH_OUT0_CHANNEL7;1;X14/Y12/SOUTH_OUT0;X14/Y12/SLICE2_SOUTH_OUT_F;1;X9/Y16/CHANNEL7;X9/Y15/ES_CHANNEL7;1;X8/Y16/EAST_IN1;X9/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL7;1" *)
  wire _071_;
  (* ROUTING = "X8/Y16/SLICE0_LUT2;X8/Y16/SLICE2_OUT0_to_SLICE0_IN2_FEEDBACK;1;X8/Y16/SLICE2_F;;1;X8/Y16/SLICE1_LUT1;X8/Y16/SLICE2_OUT0_to_SLICE1_IN1_FEEDBACK;1" *)
  wire _072_;
  (* ROUTING = "X8/Y14/SLICE0_F;;1;X8/Y14/SLICE3_LUT3;X8/Y14/SLICE0_OUT0_to_SLICE3_IN3_FEEDBACK;1" *)
  wire _073_;
  (* ROUTING = "X8/Y16/NORTH_IN1;X8/Y15/QCB_TO_CLB_NORTH_IN1_CHANNEL13;1;X8/Y16/SLICE0_LUT1;X8/Y16/SLICE0_NORTH_IN_LUT1;1;X8/Y16/WEST_IN0;X7/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL13;1;X8/Y16/SLICE1_LUT0;X8/Y16/SLICE1_WEST_IN_LUT0;1;X8/Y14/SLICE3_F;;1;X8/Y14/SOUTH_OUT0;X8/Y14/SLICE3_SOUTH_OUT_F;1;X7/Y16/CHANNEL13;X7/Y15/ES_CHANNEL13;1;X8/Y15/CHANNEL13;X8/Y15/CLB_TO_QCB_SOUTH_OUT0_CHANNEL13;1" *)
  wire _074_;
  (* ROUTING = "X8/Y16/WEST_OUT0;X8/Y16/SLICE1_WEST_OUT_F;1;X7/Y16/CHANNEL10;X7/Y16/CLB_TO_QCB_WEST_OUT0_CHANNEL10;1;X7/Y14/CHANNEL10;X7/Y15/SN_CHANNEL10;1;X7/Y12/CHANNEL10;X7/Y13/SN_CHANNEL10;1;X6/Y12/EAST_IN2;X7/Y12/QCB_TO_CLB_EAST_IN2_CHANNEL10;1;X6/Y12/SLICE1_LUT2;X6/Y12/SLICE1_EAST_IN_LUT2;1;X10/Y12/SLICE1_LUT3;X10/Y12/SLICE1_WEST_IN_LUT3;1;X10/Y12/WEST_IN3;X9/Y12/QCB_TO_CLB_WEST_IN3_CHANNEL2;1;X8/Y15/CHANNEL2;X8/Y15/CLB_TO_QCB_NORTH_OUT0_CHANNEL2;1;X9/Y12/CHANNEL2;X9/Y13/SN_CHANNEL2;1;X9/Y14/CHANNEL2;X9/Y15/WN_CHANNEL2;1;X8/Y16/NORTH_OUT0;X8/Y16/SLICE1_NORTH_OUT_F;1;X8/Y16/SLICE1_F;;1" *)
  wire _075_;
  (* ROUTING = "X10/Y18/WEST_IN3;X9/Y18/QCB_TO_CLB_WEST_IN3_CHANNEL0;1;X10/Y18/SLICE3_LUT3;X10/Y18/SLICE3_WEST_IN_LUT3;1;X12/Y17/CHANNEL0;X11/Y17/SE_CHANNEL0;1;X12/Y18/NORTH_IN2;X12/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL0;1;X12/Y18/SLICE0_LUT2;X12/Y18/SLICE0_NORTH_IN_LUT2;1;X10/Y14/SLICE3_LUT3;X10/Y14/SLICE3_WEST_IN_LUT3;1;X9/Y14/CHANNEL14;X9/Y15/SN_CHANNEL14;1;X10/Y16/WEST_IN2;X9/Y16/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X9/Y14/CHANNEL11;X9/Y15/SN_CHANNEL11;1;X11/Y18/CHANNEL0;X11/Y19/WN_CHANNEL0;1;X10/Y14/SLICE2_LUT2;X10/Y14/SLICE2_WEST_IN_LUT2;1;X10/Y14/WEST_IN3;X9/Y14/QCB_TO_CLB_WEST_IN3_CHANNEL14;1;X10/Y16/WEST_IN3;X9/Y16/QCB_TO_CLB_WEST_IN3_CHANNEL0;1;X10/Y19/CHANNEL0;X9/Y19/NE_CHANNEL0;1;X10/Y14/WEST_IN2;X9/Y14/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X9/Y18/CHANNEL0;X9/Y17/NS_CHANNEL0;1;X10/Y16/SLICE3_LUT2;X10/Y16/SLICE3_WEST_IN_LUT2;1;X8/Y16/SLICE0_F;;1;X10/Y16/SLICE2_LUT3;X10/Y16/SLICE2_WEST_IN_LUT3;1;X8/Y16/EAST_OUT0;X8/Y16/SLICE0_EAST_OUT_F;1;X9/Y16/CHANNEL14;X9/Y16/CLB_TO_QCB_EAST_OUT0_CHANNEL14;1;X9/Y16/CHANNEL0;X9/Y16/CLB_TO_QCB_EAST_OUT0_CHANNEL0;1;X9/Y16/CHANNEL11;X9/Y16/CLB_TO_QCB_EAST_OUT0_CHANNEL11;1" *)
  wire _076_;
  (* ROUTING = "X10/Y16/SLICE3_F;;1;X10/Y16/SOUTH_OUT0;X10/Y16/SLICE3_SOUTH_OUT_F;1;X10/Y17/CHANNEL8;X10/Y17/CLB_TO_QCB_SOUTH_OUT0_CHANNEL8;1;X10/Y18/NORTH_IN2;X10/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X10/Y18/SLICE1_LUT2;X10/Y18/SLICE1_NORTH_IN_LUT2;1" *)
  wire _077_;
  (* ROUTING = "X10/Y8/EAST_OUT0;X10/Y8/SLICE0_EAST_OUT_F;1;X11/Y8/CHANNEL8;X11/Y8/CLB_TO_QCB_EAST_OUT0_CHANNEL8;1;X11/Y6/CHANNEL8;X11/Y7/SN_CHANNEL8;1;X10/Y6/EAST_IN2;X11/Y6/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X10/Y6/SLICE1_LUT2;X10/Y6/SLICE1_EAST_IN_LUT2;1;X10/Y8/SLICE1_LUT1;X10/Y8/SLICE0_OUT0_to_SLICE1_IN1_FEEDBACK;1;X10/Y8/SLICE0_F;;1;X10/Y8/SLICE3_LUT1;X10/Y8/SLICE0_OUT0_to_SLICE3_IN1_FEEDBACK;1" *)
  wire _078_;
  (* ROUTING = "X8/Y17/CHANNEL5;X9/Y17/NW_CHANNEL5;1;X7/Y16/CHANNEL5;X7/Y17/EN_CHANNEL5;1;X6/Y16/EAST_IN1;X7/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X6/Y16/SLICE1_LUT1;X6/Y16/SLICE1_EAST_IN_LUT1;1;X10/Y17/CHANNEL5;X9/Y17/NE_CHANNEL5;1;X10/Y18/NORTH_IN3;X10/Y17/QCB_TO_CLB_NORTH_IN3_CHANNEL5;1;X10/Y18/SLICE0_LUT3;X10/Y18/SLICE0_NORTH_IN_LUT3;1;X9/Y16/CHANNEL5;X9/Y15/NS_CHANNEL5;1;X9/Y8/CHANNEL5;X9/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL5;1;X10/Y14/SLICE0_LUT1;X10/Y14/SLICE0_NORTH_IN_LUT1;1;X9/Y14/CHANNEL5;X9/Y13/NS_CHANNEL5;1;X6/Y12/SLICE2_LUT3;X6/Y12/SLICE2_EAST_IN_LUT3;1;X10/Y14/NORTH_IN1;X10/Y13/QCB_TO_CLB_NORTH_IN1_CHANNEL11;1;X6/Y12/EAST_IN3;X7/Y12/QCB_TO_CLB_EAST_IN3_CHANNEL11;1;X7/Y12/CHANNEL11;X7/Y11/ES_CHANNEL11;1;X6/Y11/CHANNEL11;X7/Y11/WE_CHANNEL11;1;X9/Y10/CHANNEL11;X9/Y9/NS_CHANNEL11;1;X9/Y12/CHANNEL5;X9/Y11/NS_CHANNEL5;1;X6/Y12/NORTH_IN1;X6/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL11;1;X10/Y8/SLICE1_F;;1;X9/Y8/CHANNEL11;X9/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL11;1;X8/Y11/CHANNEL11;X9/Y11/NW_CHANNEL11;1;X9/Y10/CHANNEL5;X9/Y9/NS_CHANNEL5;1;X9/Y12/CHANNEL11;X9/Y11/NS_CHANNEL11;1;X10/Y13/CHANNEL11;X9/Y13/NE_CHANNEL11;1;X10/Y8/WEST_OUT0;X10/Y8/SLICE1_WEST_OUT_F;1;X6/Y12/SLICE0_LUT1;X6/Y12/SLICE0_NORTH_IN_LUT1;1" *)
  wire _079_;
  (* ROUTING = "X10/Y14/SLICE0_F;;1;X10/Y14/SLICE3_LUT2;X10/Y14/SLICE0_OUT0_to_SLICE3_IN2_FEEDBACK;1" *)
  wire _080_;
  (* ROUTING = "X10/Y14/SLICE3_F;;1;X10/Y14/SLICE1_LUT3;X10/Y14/SLICE3_OUT0_to_SLICE1_IN3_FEEDBACK;1" *)
  wire _081_;
  (* ROUTING = "X10/Y16/NORTH_OUT0;X10/Y16/SLICE2_NORTH_OUT_F;1;X10/Y15/CHANNEL9;X10/Y15/CLB_TO_QCB_NORTH_OUT0_CHANNEL9;1;X10/Y14/SOUTH_IN2;X10/Y15/QCB_TO_CLB_SOUTH_IN2_CHANNEL9;1;X10/Y14/SLICE1_LUT2;X10/Y14/SLICE1_SOUTH_IN_LUT2;1;X10/Y16/SLICE2_F;;1;X10/Y16/SLICE0_LUT2;X10/Y16/SLICE2_OUT0_to_SLICE0_IN2_FEEDBACK;1" *)
  wire _082_;
  (* ROUTING = "X12/Y14/SLICE3_F;;1;X12/Y14/EAST_OUT0;X12/Y14/SLICE3_EAST_OUT_F;1;X13/Y14/CHANNEL13;X13/Y14/CLB_TO_QCB_EAST_OUT0_CHANNEL13;1;X12/Y15/CHANNEL13;X13/Y15/NW_CHANNEL13;1;X10/Y15/CHANNEL13;X11/Y15/WE_CHANNEL13;1;X10/Y14/SOUTH_IN0;X10/Y15/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1;X10/Y14/SLICE2_LUT0;X10/Y14/SLICE2_SOUTH_IN_LUT0;1" *)
  wire _083_;
  (* ROUTING = "X10/Y14/SLICE2_F;;1;X10/Y14/SLICE1_LUT1;X10/Y14/SLICE2_OUT0_to_SLICE1_IN1_FEEDBACK;1" *)
  wire _084_;
  (* ROUTING = "X10/Y13/CHANNEL2;X10/Y13/CLB_TO_QCB_NORTH_OUT0_CHANNEL2;1;X10/Y12/SOUTH_IN3;X10/Y13/QCB_TO_CLB_SOUTH_IN3_CHANNEL2;1;X10/Y12/SLICE2_LUT3;X10/Y12/SLICE2_SOUTH_IN_LUT3;1;X10/Y14/SLICE1_F;;1;X10/Y14/NORTH_OUT0;X10/Y14/SLICE1_NORTH_OUT_F;1;X10/Y12/SOUTH_IN2;X10/Y13/QCB_TO_CLB_SOUTH_IN2_CHANNEL9;1;X10/Y13/CHANNEL9;X10/Y13/CLB_TO_QCB_NORTH_OUT0_CHANNEL9;1;X10/Y12/SLICE0_LUT2;X10/Y12/SLICE0_SOUTH_IN_LUT2;1" *)
  wire _085_;
  (* ROUTING = "X18/Y6/SLICE0_F;;1;X18/Y6/SOUTH_OUT0;X18/Y6/SLICE0_SOUTH_OUT_F;1;X18/Y7/CHANNEL8;X18/Y7/CLB_TO_QCB_SOUTH_OUT0_CHANNEL8;1;X18/Y8/NORTH_IN2;X18/Y7/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X18/Y8/SLICE3_LUT2;X18/Y8/SLICE3_NORTH_IN_LUT2;1" *)
  wire _086_;
  (* ROUTING = "X16/Y8/SLICE3_F;;1;X16/Y8/NORTH_OUT0;X16/Y8/SLICE3_NORTH_OUT_F;1;X16/Y7/CHANNEL2;X16/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL2;1;X18/Y7/CHANNEL2;X17/Y7/EW_CHANNEL2;1;X18/Y8/NORTH_IN0;X18/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X18/Y8/SLICE3_LUT0;X18/Y8/SLICE3_NORTH_IN_LUT0;1" *)
  wire _087_;
  (* ROUTING = "X13/Y6/CHANNEL5;X13/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL5;1;X12/Y6/EAST_IN3;X13/Y6/QCB_TO_CLB_EAST_IN3_CHANNEL5;1;X12/Y6/SLICE0_LUT3;X12/Y6/SLICE0_EAST_IN_LUT3;1;X12/Y4/SLICE0_LUT2;X12/Y4/SLICE0_EAST_IN_LUT2;1;X12/Y4/EAST_IN2;X13/Y4/QCB_TO_CLB_EAST_IN2_CHANNEL10;1;X14/Y6/WEST_OUT0;X14/Y6/SLICE0_WEST_OUT_F;1;X13/Y6/CHANNEL10;X13/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL10;1;X13/Y4/CHANNEL10;X13/Y5/SN_CHANNEL10;1;X14/Y6/SLICE0_F;;1" *)
  wire _088_;
  (* ROUTING = "X10/Y12/SLICE3_F;;1;X10/Y12/SLICE2_LUT2;X10/Y12/SLICE3_OUT0_to_SLICE2_IN2_FEEDBACK;1" *)
  wire _089_;
  (* ROUTING = "X10/Y12/SLICE2_F;;1;X10/Y12/NORTH_OUT0;X10/Y12/SLICE2_NORTH_OUT_F;1;X10/Y11/CHANNEL11;X10/Y11/CLB_TO_QCB_NORTH_OUT0_CHANNEL11;1;X10/Y10/SOUTH_IN2;X10/Y11/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X10/Y10/SLICE3_LUT2;X10/Y10/SLICE3_SOUTH_IN_LUT2;1" *)
  wire _090_;
  (* ROUTING = "X3/Y12/CHANNEL2;X3/Y11/ES_CHANNEL2;1;X3/Y14/CHANNEL2;X3/Y13/NS_CHANNEL2;1;X4/Y14/WEST_IN3;X3/Y14/QCB_TO_CLB_WEST_IN3_CHANNEL2;1;X4/Y14/SLICE1_LUT3;X4/Y14/SLICE1_WEST_IN_LUT3;1;X4/Y10/SLICE0_LUT1;X4/Y10/SLICE0_SOUTH_IN_LUT1;1;X4/Y12/SLICE0_LUT2;X4/Y12/SLICE0_NORTH_IN_LUT2;1;X4/Y12/NORTH_IN2;X4/Y11/QCB_TO_CLB_NORTH_IN2_CHANNEL2;1;X6/Y10/SOUTH_OUT0;X6/Y10/SLICE1_SOUTH_OUT_F;1;X6/Y10/SLICE1_F;;1;X4/Y10/SOUTH_IN1;X4/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X6/Y11/CHANNEL2;X6/Y11/CLB_TO_QCB_SOUTH_OUT0_CHANNEL2;1;X4/Y10/SOUTH_IN3;X4/Y11/QCB_TO_CLB_SOUTH_IN3_CHANNEL2;1;X4/Y10/SLICE2_LUT3;X4/Y10/SLICE2_SOUTH_IN_LUT3;1;X4/Y11/CHANNEL2;X5/Y11/WE_CHANNEL2;1" *)
  wire _091_;
  (* ROUTING = "X4/Y8/SLICE1_F;;1;X4/Y8/WEST_OUT0;X4/Y8/SLICE1_WEST_OUT_F;1;X3/Y8/CHANNEL4;X3/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL4;1;X3/Y10/CHANNEL4;X3/Y9/NS_CHANNEL4;1;X4/Y10/WEST_IN1;X3/Y10/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X4/Y10/SLICE3_LUT1;X4/Y10/SLICE3_WEST_IN_LUT1;1" *)
  wire _092_;
  (* ROUTING = "X10/Y18/SLICE1_F;;1;X10/Y18/SOUTH_OUT0;X10/Y18/SLICE1_SOUTH_OUT_F;1;X10/Y19/CHANNEL12;X10/Y19/CLB_TO_QCB_SOUTH_OUT0_CHANNEL12;1;X8/Y19/CHANNEL12;X9/Y19/WE_CHANNEL12;1;X8/Y18/SOUTH_IN3;X8/Y19/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X8/Y18/SLICE0_LUT3;X8/Y18/SLICE0_SOUTH_IN_LUT3;1" *)
  wire _093_;
  (* ROUTING = "X10/Y18/SLICE3_F;;1;X10/Y18/WEST_OUT0;X10/Y18/SLICE3_WEST_OUT_F;1;X9/Y18/CHANNEL7;X9/Y18/CLB_TO_QCB_WEST_OUT0_CHANNEL7;1;X8/Y18/EAST_IN1;X9/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL7;1;X8/Y18/SLICE3_LUT1;X8/Y18/SLICE3_EAST_IN_LUT1;1" *)
  wire _094_;
  (* ROUTING = "X8/Y18/SLICE3_F;;1;X8/Y18/SLICE0_LUT2;X8/Y18/SLICE3_OUT0_to_SLICE0_IN2_FEEDBACK;1" *)
  wire _095_;
  (* ROUTING = "X12/Y10/SLICE0_F;;1;X12/Y10/SLICE1_LUT1;X12/Y10/SLICE0_OUT0_to_SLICE1_IN1_FEEDBACK;1" *)
  wire _096_;
  (* ROUTING = "X12/Y10/SLICE2_F;;1;X12/Y10/SLICE3_LUT1;X12/Y10/SLICE2_OUT0_to_SLICE3_IN1_FEEDBACK;1" *)
  wire _097_;
  (* ROUTING = "X12/Y10/SLICE3_F;;1;X12/Y10/SLICE1_LUT0;X12/Y10/SLICE3_OUT0_to_SLICE1_IN0_FEEDBACK;1" *)
  wire _098_;
  (* ROUTING = "X4/Y14/EAST_OUT0;X4/Y14/SLICE3_EAST_OUT_F;1;X5/Y14/CHANNEL9;X5/Y14/CLB_TO_QCB_EAST_OUT0_CHANNEL9;1;X5/Y16/CHANNEL9;X5/Y15/NS_CHANNEL9;1;X6/Y17/CHANNEL9;X5/Y17/NE_CHANNEL9;1;X8/Y17/CHANNEL9;X7/Y17/EW_CHANNEL9;1;X8/Y18/NORTH_IN1;X8/Y17/QCB_TO_CLB_NORTH_IN1_CHANNEL9;1;X8/Y18/SLICE0_LUT1;X8/Y18/SLICE0_NORTH_IN_LUT1;1;X4/Y12/SLICE3_LUT2;X4/Y12/SLICE3_SOUTH_IN_LUT2;1;X4/Y12/SOUTH_IN3;X4/Y13/QCB_TO_CLB_SOUTH_IN3_CHANNEL4;1;X4/Y12/SOUTH_IN2;X4/Y13/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X4/Y14/SLICE3_F;;1;X4/Y12/SLICE1_LUT3;X4/Y12/SLICE1_SOUTH_IN_LUT3;1;X4/Y14/NORTH_OUT0;X4/Y14/SLICE3_NORTH_OUT_F;1;X4/Y13/CHANNEL11;X4/Y13/CLB_TO_QCB_NORTH_OUT0_CHANNEL11;1;X4/Y13/CHANNEL4;X4/Y13/CLB_TO_QCB_NORTH_OUT0_CHANNEL4;1" *)
  wire _099_;
  (* ROUTING = "X10/Y18/SLICE0_F;;1;X10/Y18/EAST_OUT0;X10/Y18/SLICE0_EAST_OUT_F;1;X11/Y18/CHANNEL9;X11/Y18/CLB_TO_QCB_EAST_OUT0_CHANNEL9;1;X10/Y19/CHANNEL9;X11/Y19/NW_CHANNEL9;1;X8/Y19/CHANNEL9;X9/Y19/WE_CHANNEL9;1;X8/Y18/SOUTH_IN0;X8/Y19/QCB_TO_CLB_SOUTH_IN0_CHANNEL9;1;X8/Y18/SLICE0_LUT0;X8/Y18/SLICE0_SOUTH_IN_LUT0;1" *)
  wire _100_;
  (* ROUTING = "X8/Y18/SLICE0_F;;1;X8/Y18/WEST_OUT0;X8/Y18/SLICE0_WEST_OUT_F;1;X7/Y18/CHANNEL10;X7/Y18/CLB_TO_QCB_WEST_OUT0_CHANNEL10;1;X6/Y18/EAST_IN2;X7/Y18/QCB_TO_CLB_EAST_IN2_CHANNEL10;1;X6/Y18/SLICE0_LUT2;X6/Y18/SLICE0_EAST_IN_LUT2;1" *)
  wire _101_;
  (* ROUTING = "X6/Y18/SLICE1_F;;1;X6/Y18/SLICE0_LUT0;X6/Y18/SLICE1_OUT0_to_SLICE0_IN0_FEEDBACK;1" *)
  wire _102_;
  (* ROUTING = "X4/Y12/SLICE3_LUT0;X4/Y12/SLICE3_EAST_IN_LUT0;1;X4/Y12/SLICE1_LUT0;X4/Y12/SLICE1_EAST_IN_LUT0;1;X6/Y16/WEST_OUT0;X6/Y16/SLICE2_WEST_OUT_F;1;X5/Y14/CHANNEL2;X5/Y15/SN_CHANNEL2;1;X6/Y16/SLICE1_LUT0;X6/Y16/SLICE2_OUT0_to_SLICE1_IN0_FEEDBACK;1;X6/Y16/SLICE2_F;;1;X4/Y12/EAST_IN0;X5/Y12/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X5/Y16/CHANNEL2;X5/Y16/CLB_TO_QCB_WEST_OUT0_CHANNEL2;1;X5/Y12/CHANNEL2;X5/Y13/SN_CHANNEL2;1" *)
  wire _103_;
  (* ROUTING = "X12/Y12/SLICE3_F;;1;X12/Y12/NORTH_OUT0;X12/Y12/SLICE3_NORTH_OUT_F;1;X12/Y11/CHANNEL1;X12/Y11/CLB_TO_QCB_NORTH_OUT0_CHANNEL1;1;X10/Y11/CHANNEL1;X11/Y11/WE_CHANNEL1;1;X8/Y11/CHANNEL1;X9/Y11/WE_CHANNEL1;1;X7/Y10/CHANNEL1;X7/Y11/EN_CHANNEL1;1;X6/Y10/EAST_IN3;X7/Y10/QCB_TO_CLB_EAST_IN3_CHANNEL1;1;X6/Y10/SLICE0_LUT3;X6/Y10/SLICE0_EAST_IN_LUT3;1" *)
  wire _104_;
  (* ROUTING = "X6/Y10/SLICE0_F;;1;X6/Y10/WEST_OUT0;X6/Y10/SLICE0_WEST_OUT_F;1;X5/Y10/CHANNEL13;X5/Y10/CLB_TO_QCB_WEST_OUT0_CHANNEL13;1;X4/Y10/EAST_IN1;X5/Y10/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X4/Y10/SLICE1_LUT1;X4/Y10/SLICE1_EAST_IN_LUT1;1" *)
  wire _105_;
  (* ROUTING = "X4/Y12/SLICE0_LUT1;X4/Y12/SLICE0_NORTH_IN_LUT1;1;X4/Y12/NORTH_IN1;X4/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X4/Y12/SLICE2_LUT1;X4/Y12/SLICE2_NORTH_IN_LUT1;1;X4/Y10/SOUTH_OUT0;X4/Y10/SLICE1_SOUTH_OUT_F;1;X4/Y11/CHANNEL3;X4/Y11/CLB_TO_QCB_SOUTH_OUT0_CHANNEL3;1;X4/Y10/SLICE1_F;;1" *)
  wire _106_;
  (* ROUTING = "X4/Y12/SLICE2_F;;1;X4/Y12/SLICE1_LUT2;X4/Y12/SLICE2_OUT0_to_SLICE1_IN2_FEEDBACK;1" *)
  wire _107_;
  (* ROUTING = "X4/Y12/SLICE3_LUT1;X4/Y12/SLICE3_EAST_IN_LUT1;1;X4/Y12/SLICE1_LUT1;X4/Y12/SLICE1_EAST_IN_LUT1;1;X5/Y12/CHANNEL9;X5/Y13/EN_CHANNEL9;1;X4/Y12/EAST_IN1;X5/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X8/Y13/CHANNEL9;X9/Y13/NW_CHANNEL9;1;X10/Y12/WEST_OUT0;X10/Y12/SLICE1_WEST_OUT_F;1;X10/Y12/SLICE1_F;;1;X9/Y12/CHANNEL9;X9/Y12/CLB_TO_QCB_WEST_OUT0_CHANNEL9;1;X6/Y13/CHANNEL9;X7/Y13/WE_CHANNEL9;1" *)
  wire _108_;
  (* ROUTING = "X4/Y12/SLICE3_F;;1;X4/Y12/SLICE0_LUT3;X4/Y12/SLICE3_OUT0_to_SLICE0_IN3_FEEDBACK;1" *)
  wire _109_;
  (* ROUTING = "X5/Y12/CHANNEL4;X5/Y12/CLB_TO_QCB_EAST_OUT0_CHANNEL4;1;X6/Y12/WEST_IN3;X5/Y12/QCB_TO_CLB_WEST_IN3_CHANNEL4;1;X6/Y12/SLICE0_LUT3;X6/Y12/SLICE0_WEST_IN_LUT3;1;X6/Y16/NORTH_IN3;X6/Y15/QCB_TO_CLB_NORTH_IN3_CHANNEL13;1;X6/Y16/SLICE1_LUT3;X6/Y16/SLICE1_NORTH_IN_LUT3;1;X4/Y12/EAST_OUT0;X4/Y12/SLICE1_EAST_OUT_F;1;X5/Y12/CHANNEL13;X5/Y12/CLB_TO_QCB_EAST_OUT0_CHANNEL13;1;X5/Y14/CHANNEL13;X5/Y13/NS_CHANNEL13;1;X4/Y12/SLICE1_F;;1;X6/Y15/CHANNEL13;X5/Y15/NE_CHANNEL13;1" *)
  wire _110_;
  (* ROUTING = "X6/Y19/CHANNEL3;X5/Y19/NE_CHANNEL3;1;X6/Y20/NORTH_IN1;X6/Y19/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X6/Y20/SLICE0_LUT1;X6/Y20/SLICE0_NORTH_IN_LUT1;1;X6/Y18/SLICE2_LUT2;X6/Y18/SLICE2_WEST_IN_LUT2;1;X5/Y18/CHANNEL3;X5/Y17/NS_CHANNEL3;1;X12/Y12/WEST_OUT0;X12/Y12/SLICE0_WEST_OUT_F;1;X10/Y13/CHANNEL3;X11/Y13/NW_CHANNEL3;1;X7/Y14/CHANNEL3;X7/Y13/ES_CHANNEL3;1;X8/Y13/CHANNEL3;X9/Y13/WE_CHANNEL3;1;X12/Y12/SLICE0_F;;1;X6/Y15/CHANNEL3;X7/Y15/NW_CHANNEL3;1;X5/Y16/CHANNEL3;X5/Y15/ES_CHANNEL3;1;X8/Y14/SLICE2_LUT3;X8/Y14/SLICE2_NORTH_IN_LUT3;1;X6/Y18/WEST_IN2;X5/Y18/QCB_TO_CLB_WEST_IN2_CHANNEL3;1;X11/Y12/CHANNEL3;X11/Y12/CLB_TO_QCB_WEST_OUT0_CHANNEL3;1;X8/Y14/NORTH_IN3;X8/Y13/QCB_TO_CLB_NORTH_IN3_CHANNEL3;1" *)
  wire _111_;
  (* ROUTING = "X8/Y14/SLICE1_F;;1;X8/Y14/SLICE2_LUT2;X8/Y14/SLICE1_OUT0_to_SLICE2_IN2_FEEDBACK;1" *)
  wire _112_;
  (* ROUTING = "X12/Y14/SLICE2_F;;1;X12/Y14/SOUTH_OUT0;X12/Y14/SLICE2_SOUTH_OUT_F;1;X12/Y15/CHANNEL10;X12/Y15/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X10/Y15/CHANNEL10;X11/Y15/WE_CHANNEL10;1;X8/Y15/CHANNEL10;X9/Y15/WE_CHANNEL10;1;X8/Y14/SOUTH_IN1;X8/Y15/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X8/Y14/SLICE2_LUT1;X8/Y14/SLICE2_SOUTH_IN_LUT1;1" *)
  wire _113_;
  (* ROUTING = "X7/Y20/CHANNEL11;X7/Y19/NS_CHANNEL11;1;X6/Y21/CHANNEL11;X7/Y21/NW_CHANNEL11;1;X6/Y20/SOUTH_IN2;X6/Y21/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X6/Y20/SLICE0_LUT2;X6/Y20/SLICE0_SOUTH_IN_LUT2;1;X6/Y18/EAST_IN3;X7/Y18/QCB_TO_CLB_EAST_IN3_CHANNEL11;1;X8/Y14/SLICE2_F;;1;X7/Y14/CHANNEL11;X7/Y14/CLB_TO_QCB_WEST_OUT0_CHANNEL11;1;X8/Y14/WEST_OUT0;X8/Y14/SLICE2_WEST_OUT_F;1;X6/Y18/SLICE2_LUT3;X6/Y18/SLICE2_EAST_IN_LUT3;1;X7/Y18/CHANNEL11;X7/Y17/NS_CHANNEL11;1;X7/Y16/CHANNEL11;X7/Y15/NS_CHANNEL11;1" *)
  wire _114_;
  (* ROUTING = "X6/Y18/SLICE2_F;;1;X6/Y18/NORTH_OUT0;X6/Y18/SLICE2_NORTH_OUT_F;1;X6/Y17/CHANNEL15;X6/Y17/CLB_TO_QCB_NORTH_OUT0_CHANNEL15;1;X6/Y16/SOUTH_IN2;X6/Y17/QCB_TO_CLB_SOUTH_IN2_CHANNEL15;1;X6/Y16/SLICE3_LUT2;X6/Y16/SLICE3_SOUTH_IN_LUT2;1" *)
  wire _115_;
  (* ROUTING = "X4/Y14/SLICE1_LUT2;X4/Y14/SLICE1_EAST_IN_LUT2;1;X4/Y14/SLICE2_LUT2;X4/Y14/SLICE2_EAST_IN_LUT2;1;X8/Y9/CHANNEL14;X9/Y9/WE_CHANNEL14;1;X5/Y14/CHANNEL14;X5/Y13/NS_CHANNEL14;1;X6/Y9/CHANNEL14;X7/Y9/WE_CHANNEL14;1;X5/Y12/CHANNEL14;X5/Y11/NS_CHANNEL14;1;X10/Y8/SOUTH_OUT0;X10/Y8/SLICE3_SOUTH_OUT_F;1;X10/Y9/CHANNEL14;X10/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL14;1;X4/Y14/EAST_IN2;X5/Y14/QCB_TO_CLB_EAST_IN2_CHANNEL14;1;X5/Y10/CHANNEL14;X5/Y9/ES_CHANNEL14;1;X10/Y8/SLICE3_F;;1" *)
  wire _116_;
  (* ROUTING = "X4/Y15/CHANNEL12;X4/Y15/CLB_TO_QCB_SOUTH_OUT0_CHANNEL12;1;X3/Y14/CHANNEL12;X3/Y15/EN_CHANNEL12;1;X3/Y12/CHANNEL12;X3/Y13/SN_CHANNEL12;1;X4/Y11/CHANNEL12;X3/Y11/SE_CHANNEL12;1;X6/Y11/CHANNEL12;X5/Y11/EW_CHANNEL12;1;X6/Y12/NORTH_IN2;X6/Y11/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X6/Y12/SLICE0_LUT2;X6/Y12/SLICE0_NORTH_IN_LUT2;1;X6/Y16/SLICE0_LUT1;X6/Y16/SLICE0_WEST_IN_LUT1;1;X4/Y15/CHANNEL10;X4/Y15/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X6/Y16/WEST_IN1;X5/Y16/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X5/Y16/CHANNEL10;X5/Y15/WS_CHANNEL10;1;X4/Y14/SOUTH_OUT0;X4/Y14/SLICE2_SOUTH_OUT_F;1;X4/Y14/SLICE2_F;;1" *)
  wire _117_;
  (* ROUTING = "X6/Y16/SLICE0_F;;1;X6/Y16/SLICE3_LUT3;X6/Y16/SLICE0_OUT0_to_SLICE3_IN3_FEEDBACK;1" *)
  wire _118_;
  (* ROUTING = "X6/Y16/SLICE3_F;;1;X6/Y16/SLICE1_LUT2;X6/Y16/SLICE3_OUT0_to_SLICE1_IN2_FEEDBACK;1" *)
  wire _119_;
  (* ROUTING = "X6/Y16/SLICE1_F;;1;X6/Y16/SOUTH_OUT0;X6/Y16/SLICE1_SOUTH_OUT_F;1;X6/Y17/CHANNEL11;X6/Y17/CLB_TO_QCB_SOUTH_OUT0_CHANNEL11;1;X6/Y18/NORTH_IN1;X6/Y17/QCB_TO_CLB_NORTH_IN1_CHANNEL11;1;X6/Y18/SLICE0_LUT1;X6/Y18/SLICE0_NORTH_IN_LUT1;1" *)
  wire _120_;
  (* ROUTING = "X6/Y17/CHANNEL13;X7/Y17/WE_CHANNEL13;1;X4/Y17/CHANNEL13;X5/Y17/WE_CHANNEL13;1;X2/Y17/CHANNEL13;X3/Y17/WE_CHANNEL13;1;X1/Y16/CHANNEL13;X1/Y17/EN_CHANNEL13;1;X1/Y14/CHANNEL13;X1/Y15/SN_CHANNEL13;1;X1/Y12/CHANNEL13;X1/Y13/SN_CHANNEL13;1;X2/Y11/CHANNEL13;X1/Y11/SE_CHANNEL13;1;X4/Y11/CHANNEL13;X3/Y11/EW_CHANNEL13;1;X4/Y10/SOUTH_IN2;X4/Y11/QCB_TO_CLB_SOUTH_IN2_CHANNEL13;1;X4/Y10/SLICE2_LUT2;X4/Y10/SLICE2_SOUTH_IN_LUT2;1;X8/Y16/SOUTH_IN0;X8/Y17/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1;X8/Y17/CHANNEL13;X8/Y17/CLB_TO_QCB_NORTH_OUT0_CHANNEL13;1;X8/Y16/SLICE3_LUT0;X8/Y16/SLICE3_SOUTH_IN_LUT0;1;X8/Y18/NORTH_OUT0;X8/Y18/SLICE2_NORTH_OUT_F;1;X8/Y18/SLICE2_F;;1" *)
  wire _121_;
  (* ROUTING = "X6/Y10/SLICE2_F;;1;X6/Y10/NORTH_OUT0;X6/Y10/SLICE2_NORTH_OUT_F;1;X6/Y9/CHANNEL3;X6/Y9/CLB_TO_QCB_NORTH_OUT0_CHANNEL3;1;X4/Y9/CHANNEL3;X5/Y9/WE_CHANNEL3;1;X4/Y10/NORTH_IN1;X4/Y9/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X4/Y10/SLICE2_LUT1;X4/Y10/SLICE2_NORTH_IN_LUT1;1" *)
  wire _122_;
  (* ROUTING = "X12/Y8/SLICE0_F;;1;X12/Y8/WEST_OUT0;X12/Y8/SLICE0_WEST_OUT_F;1;X11/Y8/CHANNEL13;X11/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL13;1;X11/Y6/CHANNEL13;X11/Y7/SN_CHANNEL13;1;X11/Y4/CHANNEL13;X11/Y5/SN_CHANNEL13;1;X12/Y4/WEST_IN2;X11/Y4/QCB_TO_CLB_WEST_IN2_CHANNEL13;1;X12/Y4/SLICE3_LUT2;X12/Y4/SLICE3_WEST_IN_LUT2;1" *)
  wire _123_;
  (* ROUTING = "X12/Y4/SLICE2_F;;1;X12/Y4/SLICE3_LUT3;X12/Y4/SLICE2_OUT0_to_SLICE3_IN3_FEEDBACK;1" *)
  wire _124_;
  (* ROUTING = "X12/Y4/SLICE3_F;;1;X12/Y4/NORTH_OUT0;X12/Y4/SLICE3_NORTH_OUT_F;1;X12/Y3/CHANNEL9;X12/Y3/CLB_TO_QCB_NORTH_OUT0_CHANNEL9;1;X13/Y2/CHANNEL9;X13/Y3/WN_CHANNEL9;1;X14/Y2/WEST_IN2;X13/Y2/QCB_TO_CLB_WEST_IN2_CHANNEL9;1;X14/Y2/SLICE2_LUT2;X14/Y2/SLICE2_WEST_IN_LUT2;1" *)
  wire _125_;
  (* ROUTING = "X14/Y2/SLICE1_F;;1;X14/Y2/SLICE2_LUT0;X14/Y2/SLICE1_OUT0_to_SLICE2_IN0_FEEDBACK;1" *)
  wire _126_;
  (* ROUTING = "X13/Y2/CHANNEL2;X13/Y3/WN_CHANNEL2;1;X14/Y2/WEST_IN1;X13/Y2/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X14/Y2/SLICE2_LUT1;X14/Y2/SLICE2_WEST_IN_LUT1;1;X16/Y2/SLICE3_LUT1;X16/Y2/SLICE3_WEST_IN_LUT1;1;X12/Y3/CHANNEL2;X12/Y3/CLB_TO_QCB_SOUTH_OUT0_CHANNEL2;1;X15/Y2/CHANNEL2;X15/Y3/WN_CHANNEL2;1;X14/Y3/CHANNEL2;X13/Y3/EW_CHANNEL2;1;X16/Y2/WEST_IN1;X15/Y2/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X12/Y2/SOUTH_OUT0;X12/Y2/SLICE1_SOUTH_OUT_F;1;X12/Y2/SLICE1_F;;1" *)
  wire _127_;
  (* ROUTING = "X14/Y2/SLICE2_F;;1;X14/Y2/SLICE3_LUT1;X14/Y2/SLICE2_OUT0_to_SLICE3_IN1_FEEDBACK;1" *)
  wire _128_;
  (* ROUTING = "X18/Y12/SLICE3_F;;1;X18/Y12/SOUTH_OUT0;X18/Y12/SLICE3_SOUTH_OUT_F;1;X18/Y13/CHANNEL2;X18/Y13/CLB_TO_QCB_SOUTH_OUT0_CHANNEL2;1;X18/Y14/NORTH_IN2;X18/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL2;1;X18/Y14/SLICE0_LUT2;X18/Y14/SLICE0_NORTH_IN_LUT2;1" *)
  wire _129_;
  (* ROUTING = "X16/Y14/SLICE3_F;;1;X16/Y14/EAST_OUT0;X16/Y14/SLICE3_EAST_OUT_F;1;X17/Y14/CHANNEL10;X17/Y14/CLB_TO_QCB_EAST_OUT0_CHANNEL10;1;X18/Y14/WEST_IN1;X17/Y14/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X18/Y14/SLICE0_LUT1;X18/Y14/SLICE0_WEST_IN_LUT1;1" *)
  wire _130_;
  (* ROUTING = "X16/Y2/SLICE2_F;;1;X16/Y2/SLICE3_LUT0;X16/Y2/SLICE2_OUT0_to_SLICE3_IN0_FEEDBACK;1" *)
  wire _131_;
  (* ROUTING = "X20/Y2/SLICE3_F;;1;X20/Y2/SLICE2_LUT2;X20/Y2/SLICE3_OUT0_to_SLICE2_IN2_FEEDBACK;1" *)
  wire _132_;
  (* ROUTING = "X14/Y17/CHANNEL2;X14/Y17/CLB_TO_QCB_NORTH_OUT0_CHANNEL2;1;X14/Y16/SOUTH_IN1;X14/Y17/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X14/Y16/SLICE0_LUT1;X14/Y16/SLICE0_SOUTH_IN_LUT1;1;X14/Y16/SLICE3_LUT2;X14/Y16/SLICE3_SOUTH_IN_LUT2;1;X14/Y17/CHANNEL5;X14/Y17/CLB_TO_QCB_NORTH_OUT0_CHANNEL5;1;X14/Y16/SOUTH_IN2;X14/Y17/QCB_TO_CLB_SOUTH_IN2_CHANNEL5;1;X14/Y18/SLICE0_F;;1;X14/Y18/NORTH_OUT0;X14/Y18/SLICE0_NORTH_OUT_F;1" *)
  wire _133_;
  (* ROUTING = "X6/Y7/CHANNEL2;X7/Y7/WE_CHANNEL2;1;X6/Y6/SOUTH_IN1;X6/Y7/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X6/Y6/SLICE2_LUT1;X6/Y6/SLICE2_SOUTH_IN_LUT1;1;X8/Y6/SOUTH_IN1;X8/Y7/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X8/Y6/SLICE2_LUT1;X8/Y6/SLICE2_SOUTH_IN_LUT1;1;X10/Y8/NORTH_OUT0;X10/Y8/SLICE2_NORTH_OUT_F;1;X10/Y8/SLICE2_F;;1;X8/Y7/CHANNEL2;X9/Y7/WE_CHANNEL2;1;X10/Y7/CHANNEL2;X10/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL2;1" *)
  wire _134_;
  (* ROUTING = "X6/Y12/SLICE2_F;;1;X6/Y12/SLICE1_LUT1;X6/Y12/SLICE2_OUT0_to_SLICE1_IN1_FEEDBACK;1" *)
  wire _135_;
  (* ROUTING = "X7/Y6/CHANNEL14;X7/Y7/SN_CHANNEL14;1;X8/Y6/WEST_IN3;X7/Y6/QCB_TO_CLB_WEST_IN3_CHANNEL14;1;X8/Y6/SLICE2_LUT3;X8/Y6/SLICE2_WEST_IN_LUT3;1;X6/Y6/SLICE2_LUT3;X6/Y6/SLICE2_SOUTH_IN_LUT3;1;X6/Y6/SOUTH_IN3;X6/Y7/QCB_TO_CLB_SOUTH_IN3_CHANNEL14;1;X7/Y10/CHANNEL14;X7/Y11/SN_CHANNEL14;1;X7/Y8/CHANNEL14;X7/Y9/SN_CHANNEL14;1;X6/Y12/EAST_OUT0;X6/Y12/SLICE1_EAST_OUT_F;1;X7/Y12/CHANNEL14;X7/Y12/CLB_TO_QCB_EAST_OUT0_CHANNEL14;1;X6/Y7/CHANNEL14;X7/Y7/SW_CHANNEL14;1;X6/Y12/SLICE1_F;;1" *)
  wire _136_;
  (* ROUTING = "X14/Y14/SLICE3_F;;1;X14/Y14/NORTH_OUT0;X14/Y14/SLICE3_NORTH_OUT_F;1;X14/Y13/CHANNEL14;X14/Y13/CLB_TO_QCB_NORTH_OUT0_CHANNEL14;1;X16/Y13/CHANNEL14;X15/Y13/EW_CHANNEL14;1;X16/Y14/NORTH_IN0;X16/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL14;1;X16/Y14/SLICE2_LUT0;X16/Y14/SLICE2_NORTH_IN_LUT0;1" *)
  wire _137_;
  (* ROUTING = "X10/Y6/SLICE1_F;;1;X10/Y6/NORTH_OUT0;X10/Y6/SLICE1_NORTH_OUT_F;1;X10/Y5/CHANNEL15;X10/Y5/CLB_TO_QCB_NORTH_OUT0_CHANNEL15;1;X10/Y4/SOUTH_IN0;X10/Y5/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X10/Y4/SLICE1_LUT0;X10/Y4/SLICE1_SOUTH_IN_LUT0;1" *)
  wire _138_;
  (* ROUTING = "X10/Y5/CHANNEL11;X10/Y5/CLB_TO_QCB_SOUTH_OUT0_CHANNEL11;1;X8/Y5/CHANNEL11;X9/Y5/WE_CHANNEL11;1;X8/Y4/SOUTH_IN2;X8/Y5/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X8/Y4/SLICE1_LUT2;X8/Y4/SLICE1_SOUTH_IN_LUT2;1;X8/Y4/SLICE2_LUT1;X8/Y4/SLICE2_SOUTH_IN_LUT1;1;X10/Y4/SOUTH_OUT0;X10/Y4/SLICE1_SOUTH_OUT_F;1;X10/Y4/SLICE1_F;;1;X10/Y5/CHANNEL0;X10/Y5/CLB_TO_QCB_SOUTH_OUT0_CHANNEL0;1;X8/Y5/CHANNEL0;X9/Y5/WE_CHANNEL0;1;X8/Y4/SOUTH_IN1;X8/Y5/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1" *)
  wire _139_;
  (* ROUTING = "X4/Y5/CHANNEL3;X5/Y5/SW_CHANNEL3;1;X4/Y6/NORTH_IN1;X4/Y5/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X4/Y6/SLICE0_LUT1;X4/Y6/SLICE0_NORTH_IN_LUT1;1;X6/Y6/SLICE3_LUT0;X6/Y6/SLICE3_WEST_IN_LUT0;1;X5/Y6/CHANNEL3;X5/Y7/SN_CHANNEL3;1;X6/Y6/WEST_IN0;X5/Y6/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X5/Y8/CHANNEL3;X5/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL3;1;X6/Y8/SLICE2_F;;1;X6/Y8/WEST_OUT0;X6/Y8/SLICE2_WEST_OUT_F;1" *)
  wire _140_;
  (* ROUTING = "X7/Y6/CHANNEL9;X7/Y7/SN_CHANNEL9;1;X7/Y4/CHANNEL9;X7/Y5/SN_CHANNEL9;1;X6/Y4/EAST_IN1;X7/Y4/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X6/Y4/SLICE2_LUT1;X6/Y4/SLICE2_EAST_IN_LUT1;1;X6/Y8/EAST_IN3;X7/Y8/QCB_TO_CLB_EAST_IN3_CHANNEL9;1;X6/Y10/SLICE3_F;;1;X7/Y10/CHANNEL9;X7/Y10/CLB_TO_QCB_EAST_OUT0_CHANNEL9;1;X7/Y8/CHANNEL9;X7/Y9/SN_CHANNEL9;1;X6/Y8/SLICE1_LUT3;X6/Y8/SLICE1_EAST_IN_LUT3;1;X6/Y10/EAST_OUT0;X6/Y10/SLICE3_EAST_OUT_F;1" *)
  wire _141_;
  (* ROUTING = "X8/Y6/SLICE0_LUT1;X8/Y6/SLICE3_OUT0_to_SLICE0_IN1_FEEDBACK;1;X8/Y6/SLICE3_F;;1;X8/Y6/SLICE1_LUT3;X8/Y6/SLICE3_OUT0_to_SLICE1_IN3_FEEDBACK;1" *)
  wire _142_;
  (* ROUTING = "X6/Y8/SLICE1_F;;1;X6/Y8/NORTH_OUT0;X6/Y8/SLICE1_NORTH_OUT_F;1;X6/Y7/CHANNEL3;X6/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL3;1;X6/Y6/SOUTH_IN2;X6/Y7/QCB_TO_CLB_SOUTH_IN2_CHANNEL3;1;X6/Y6/SLICE3_LUT2;X6/Y6/SLICE3_SOUTH_IN_LUT2;1" *)
  wire _143_;
  (* ROUTING = "X8/Y6/SLICE1_F;;1;X8/Y6/WEST_OUT0;X8/Y6/SLICE1_WEST_OUT_F;1;X7/Y6/CHANNEL7;X7/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL7;1;X6/Y5/CHANNEL7;X7/Y5/SW_CHANNEL7;1;X6/Y6/NORTH_IN1;X6/Y5/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X6/Y6/SLICE3_LUT1;X6/Y6/SLICE3_NORTH_IN_LUT1;1" *)
  wire _144_;
  (* ROUTING = "X9/Y6/CHANNEL0;X9/Y6/CLB_TO_QCB_EAST_OUT0_CHANNEL0;1;X9/Y4/CHANNEL0;X9/Y5/SN_CHANNEL0;1;X10/Y4/WEST_IN3;X9/Y4/QCB_TO_CLB_WEST_IN3_CHANNEL0;1;X10/Y4/SLICE0_LUT3;X10/Y4/SLICE0_WEST_IN_LUT3;1;X10/Y4/SLICE3_LUT2;X10/Y4/SLICE3_SOUTH_IN_LUT2;1;X8/Y6/SLICE2_F;;1;X8/Y6/EAST_OUT0;X8/Y6/SLICE2_EAST_OUT_F;1;X10/Y4/SOUTH_IN2;X10/Y5/QCB_TO_CLB_SOUTH_IN2_CHANNEL1;1;X10/Y5/CHANNEL1;X9/Y5/SE_CHANNEL1;1;X9/Y6/CHANNEL1;X9/Y6/CLB_TO_QCB_EAST_OUT0_CHANNEL1;1" *)
  wire _145_;
  (* ROUTING = "X10/Y4/SLICE3_F;;1;X10/Y4/WEST_OUT0;X10/Y4/SLICE3_WEST_OUT_F;1;X9/Y4/CHANNEL2;X9/Y4/CLB_TO_QCB_WEST_OUT0_CHANNEL2;1;X8/Y4/EAST_IN2;X9/Y4/QCB_TO_CLB_EAST_IN2_CHANNEL2;1;X8/Y4/SLICE2_LUT2;X8/Y4/SLICE2_EAST_IN_LUT2;1" *)
  wire _146_;
  (* ROUTING = "X20/Y4/SLICE3_F;;1;X20/Y4/SLICE0_LUT1;X20/Y4/SLICE3_OUT0_to_SLICE0_IN1_FEEDBACK;1" *)
  wire _147_;
  (* ROUTING = "X18/Y12/SLICE1_F;;1;X18/Y12/WEST_OUT0;X18/Y12/SLICE1_WEST_OUT_F;1;X17/Y12/CHANNEL13;X17/Y12/CLB_TO_QCB_WEST_OUT0_CHANNEL13;1;X17/Y14/CHANNEL13;X17/Y13/NS_CHANNEL13;1;X17/Y16/CHANNEL13;X17/Y15/NS_CHANNEL13;1;X18/Y16/WEST_IN2;X17/Y16/QCB_TO_CLB_WEST_IN2_CHANNEL13;1;X18/Y16/SLICE2_LUT2;X18/Y16/SLICE2_WEST_IN_LUT2;1" *)
  wire _148_;
  (* ROUTING = "X18/Y16/SLICE3_F;;1;X18/Y16/SLICE2_LUT1;X18/Y16/SLICE3_OUT0_to_SLICE2_IN1_FEEDBACK;1" *)
  wire _149_;
  (* ROUTING = "X20/Y4/SLICE2_F;;1;X20/Y4/SLICE1_LUT2;X20/Y4/SLICE2_OUT0_to_SLICE1_IN2_FEEDBACK;1" *)
  wire _150_;
  (* ROUTING = "X20/Y8/SLICE0_F;;1;X20/Y8/SOUTH_OUT0;X20/Y8/SLICE0_SOUTH_OUT_F;1;X20/Y9/CHANNEL15;X20/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL15;1;X18/Y9/CHANNEL15;X19/Y9/WE_CHANNEL15;1;X18/Y8/SOUTH_IN0;X18/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X18/Y8/SLICE2_LUT0;X18/Y8/SLICE2_SOUTH_IN_LUT0;1" *)
  wire _151_;
  (* ROUTING = "X18/Y6/SLICE1_F;;1;X18/Y6/NORTH_OUT0;X18/Y6/SLICE1_NORTH_OUT_F;1;X18/Y5/CHANNEL4;X18/Y5/CLB_TO_QCB_NORTH_OUT0_CHANNEL4;1;X19/Y6/CHANNEL4;X19/Y5/WS_CHANNEL4;1;X19/Y8/CHANNEL4;X19/Y7/NS_CHANNEL4;1;X18/Y8/EAST_IN2;X19/Y8/QCB_TO_CLB_EAST_IN2_CHANNEL4;1;X18/Y8/SLICE2_LUT2;X18/Y8/SLICE2_EAST_IN_LUT2;1" *)
  wire _152_;
  (* ROUTING = "X18/Y12/SLICE0_F;;1;X18/Y12/EAST_OUT0;X18/Y12/SLICE0_EAST_OUT_F;1;X19/Y12/CHANNEL5;X19/Y12/CLB_TO_QCB_EAST_OUT0_CHANNEL5;1;X19/Y14/CHANNEL5;X19/Y13/NS_CHANNEL5;1;X18/Y15/CHANNEL5;X19/Y15/NW_CHANNEL5;1;X18/Y14/SOUTH_IN2;X18/Y15/QCB_TO_CLB_SOUTH_IN2_CHANNEL5;1;X18/Y14/SLICE3_LUT2;X18/Y14/SLICE3_SOUTH_IN_LUT2;1" *)
  wire _153_;
  (* ROUTING = "X18/Y14/SLICE2_F;;1;X18/Y14/SLICE3_LUT1;X18/Y14/SLICE2_OUT0_to_SLICE3_IN1_FEEDBACK;1" *)
  wire _154_;
  (* ROUTING = "X6/Y4/SLICE2_F;;1;X6/Y4/NORTH_OUT0;X6/Y4/SLICE2_NORTH_OUT_F;1;X6/Y3/CHANNEL11;X6/Y3/CLB_TO_QCB_NORTH_OUT0_CHANNEL11;1;X6/Y2/SOUTH_IN2;X6/Y3/QCB_TO_CLB_SOUTH_IN2_CHANNEL11;1;X6/Y2/SLICE1_LUT2;X6/Y2/SLICE1_SOUTH_IN_LUT2;1" *)
  wire _155_;
  (* ROUTING = "X6/Y4/SLICE1_F;;1;X6/Y4/WEST_OUT0;X6/Y4/SLICE1_WEST_OUT_F;1;X5/Y4/CHANNEL3;X5/Y4/CLB_TO_QCB_WEST_OUT0_CHANNEL3;1;X5/Y2/CHANNEL3;X5/Y3/SN_CHANNEL3;1;X6/Y2/WEST_IN0;X5/Y2/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X6/Y2/SLICE1_LUT0;X6/Y2/SLICE1_WEST_IN_LUT0;1" *)
  wire _156_;
  (* ROUTING = "X18/Y6/SLICE3_F;;1;X18/Y6/EAST_OUT0;X18/Y6/SLICE3_EAST_OUT_F;1;X19/Y6/CHANNEL2;X19/Y6/CLB_TO_QCB_EAST_OUT0_CHANNEL2;1;X19/Y8/CHANNEL2;X19/Y7/NS_CHANNEL2;1;X18/Y8/EAST_IN0;X19/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X18/Y8/SLICE1_LUT0;X18/Y8/SLICE1_EAST_IN_LUT0;1" *)
  wire _157_;
  (* ROUTING = "X20/Y8/SLICE2_F;;1;X20/Y8/SLICE1_LUT1;X20/Y8/SLICE2_OUT0_to_SLICE1_IN1_FEEDBACK;1" *)
  wire _158_;
  (* ROUTING = "X20/Y8/SLICE1_F;;1;X20/Y8/WEST_OUT0;X20/Y8/SLICE1_WEST_OUT_F;1;X19/Y8/CHANNEL13;X19/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL13;1;X18/Y9/CHANNEL13;X19/Y9/NW_CHANNEL13;1;X18/Y8/SOUTH_IN2;X18/Y9/QCB_TO_CLB_SOUTH_IN2_CHANNEL13;1;X18/Y8/SLICE1_LUT2;X18/Y8/SLICE1_SOUTH_IN_LUT2;1" *)
  wire _159_;
  (* ROUTING = "X6/Y4/SLICE0_F;;1;X6/Y4/SOUTH_OUT0;X6/Y4/SLICE0_SOUTH_OUT_F;1;X6/Y5/CHANNEL15;X6/Y5/CLB_TO_QCB_SOUTH_OUT0_CHANNEL15;1;X7/Y4/CHANNEL15;X7/Y5/WN_CHANNEL15;1;X7/Y2/CHANNEL15;X7/Y3/SN_CHANNEL15;1;X6/Y2/EAST_IN3;X7/Y2/QCB_TO_CLB_EAST_IN3_CHANNEL15;1;X6/Y2/SLICE0_LUT3;X6/Y2/SLICE0_EAST_IN_LUT3;1" *)
  wire _160_;
  (* ROUTING = "X8/Y2/SLICE3_F;;1;X8/Y2/WEST_OUT0;X8/Y2/SLICE3_WEST_OUT_F;1;X7/Y2/CHANNEL0;X7/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL0;1;X6/Y2/EAST_IN2;X7/Y2/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X6/Y2/SLICE0_LUT2;X6/Y2/SLICE0_EAST_IN_LUT2;1" *)
  wire _161_;
  (* ROUTING = "X6/Y4/SLICE3_F;;1;X6/Y4/EAST_OUT0;X6/Y4/SLICE3_EAST_OUT_F;1;X7/Y4/CHANNEL6;X7/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL6;1;X7/Y2/CHANNEL6;X7/Y3/SN_CHANNEL6;1;X6/Y2/EAST_IN0;X7/Y2/QCB_TO_CLB_EAST_IN0_CHANNEL6;1;X6/Y2/SLICE0_LUT0;X6/Y2/SLICE0_EAST_IN_LUT0;1" *)
  wire _162_;
  (* ROUTING = "X18/Y6/SLICE2_F;;1;X18/Y6/WEST_OUT0;X18/Y6/SLICE2_WEST_OUT_F;1;X17/Y6/CHANNEL15;X17/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL15;1;X17/Y8/CHANNEL15;X17/Y7/NS_CHANNEL15;1;X18/Y8/WEST_IN0;X17/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X18/Y8/SLICE0_LUT0;X18/Y8/SLICE0_WEST_IN_LUT0;1" *)
  wire _163_;
  (* ROUTING = "X20/Y8/SLICE3_F;;1;X20/Y8/NORTH_OUT0;X20/Y8/SLICE3_NORTH_OUT_F;1;X20/Y7/CHANNEL13;X20/Y7/CLB_TO_QCB_NORTH_OUT0_CHANNEL13;1;X18/Y7/CHANNEL13;X19/Y7/WE_CHANNEL13;1;X17/Y8/CHANNEL13;X17/Y7/ES_CHANNEL13;1;X16/Y8/EAST_IN1;X17/Y8/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X16/Y8/SLICE1_LUT1;X16/Y8/SLICE1_EAST_IN_LUT1;1" *)
  wire _164_;
  (* ROUTING = "X16/Y8/SLICE1_F;;1;X16/Y8/EAST_OUT0;X16/Y8/SLICE1_EAST_OUT_F;1;X17/Y8/CHANNEL1;X17/Y8/CLB_TO_QCB_EAST_OUT0_CHANNEL1;1;X18/Y8/WEST_IN2;X17/Y8/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X18/Y8/SLICE0_LUT2;X18/Y8/SLICE0_WEST_IN_LUT2;1" *)
  wire _165_;
  (* ROUTING = "X16/Y4/SLICE3_F;;1;X16/Y4/EAST_OUT0;X16/Y4/SLICE3_EAST_OUT_F;1;X17/Y4/CHANNEL4;X17/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL4;1;X17/Y2/CHANNEL4;X17/Y3/SN_CHANNEL4;1;X18/Y2/WEST_IN5;X17/Y2/QCB_TO_CLB_WEST_IN5_CHANNEL4;1;X18/Y2/SLICE_RST_N;X18/Y2/SLICE_RST_N_WEST_IN;1" *)
  wire _166_;
  (* ROUTING = "X10/Y20/WEST_OUT0;X10/Y20/SLICE1_WEST_OUT_F;1;X9/Y20/CHANNEL14;X9/Y20/CLB_TO_QCB_WEST_OUT0_CHANNEL14;1;X8/Y21/CHANNEL14;X9/Y21/NW_CHANNEL14;1;X7/Y20/CHANNEL14;X7/Y21/EN_CHANNEL14;1;X7/Y18/CHANNEL14;X7/Y19/SN_CHANNEL14;1;X7/Y16/CHANNEL14;X7/Y17/SN_CHANNEL14;1;X8/Y15/CHANNEL14;X7/Y15/SE_CHANNEL14;1;X8/Y14/SOUTH_IN5;X8/Y15/QCB_TO_CLB_SOUTH_IN5_CHANNEL14;1;X8/Y14/SLICE_EN;X8/Y14/SLICE_EN_SOUTH_IN;1;X10/Y14/SLICE_EN;X10/Y14/SLICE_EN_EAST_IN;1;X11/Y16/CHANNEL3;X11/Y17/SN_CHANNEL3;1;X10/Y14/EAST_IN5;X11/Y14/QCB_TO_CLB_EAST_IN5_CHANNEL3;1;X11/Y14/CHANNEL3;X11/Y15/SN_CHANNEL3;1;X10/Y20/SLICE1_F;;1;X11/Y18/CHANNEL3;X11/Y19/SN_CHANNEL3;1;X11/Y20/CHANNEL3;X11/Y20/CLB_TO_QCB_EAST_OUT0_CHANNEL3;1;X10/Y20/EAST_OUT0;X10/Y20/SLICE1_EAST_OUT_F;1" *)
  wire _167_;
  (* ROUTING = "X19/Y4/CHANNEL13;X19/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL13;1;X20/Y5/CHANNEL13;X19/Y5/NE_CHANNEL13;1;X21/Y6/CHANNEL13;X21/Y5/WS_CHANNEL13;1;X21/Y8/CHANNEL13;X21/Y7/NS_CHANNEL13;1;X20/Y9/CHANNEL13;X21/Y9/NW_CHANNEL13;1;X19/Y10/CHANNEL13;X19/Y9/ES_CHANNEL13;1;X19/Y12/CHANNEL13;X19/Y11/NS_CHANNEL13;1;X18/Y13/CHANNEL13;X19/Y13/NW_CHANNEL13;1;X16/Y13/CHANNEL13;X17/Y13/WE_CHANNEL13;1;X15/Y12/CHANNEL13;X15/Y13/EN_CHANNEL13;1;X15/Y10/CHANNEL13;X15/Y11/SN_CHANNEL13;1;X14/Y10/EAST_IN5;X15/Y10/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X14/Y10/SLICE_EN;X14/Y10/SLICE_EN_EAST_IN;1;X19/Y4/CHANNEL6;X19/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL6;1;X18/Y4/EAST_OUT0;X18/Y4/SLICE3_EAST_OUT_F;1;X18/Y3/CHANNEL6;X19/Y3/SW_CHANNEL6;1;X10/Y8/SLICE_EN;X10/Y8/SLICE_EN_NORTH_IN;1;X10/Y7/CHANNEL3;X11/Y7/NW_CHANNEL3;1;X10/Y2/EAST_IN0;X11/Y2/QCB_TO_CLB_EAST_IN0_CHANNEL6;1;X12/Y3/CHANNEL6;X13/Y3/WE_CHANNEL6;1;X11/Y6/CHANNEL3;X11/Y5/ES_CHANNEL3;1;X12/Y5/CHANNEL3;X13/Y5/WE_CHANNEL3;1;X16/Y5/CHANNEL3;X17/Y5/WE_CHANNEL3;1;X10/Y8/NORTH_IN5;X10/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL3;1;X19/Y4/CHANNEL3;X19/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL3;1;X14/Y5/CHANNEL3;X15/Y5/WE_CHANNEL3;1;X11/Y2/CHANNEL6;X11/Y3/EN_CHANNEL6;1;X10/Y2/SLICE2_LUT0;X10/Y2/SLICE2_EAST_IN_LUT0;1;X18/Y5/CHANNEL3;X19/Y5/NW_CHANNEL3;1;X14/Y3/CHANNEL6;X15/Y3/WE_CHANNEL6;1;X16/Y3/CHANNEL6;X17/Y3/WE_CHANNEL6;1;X18/Y4/SLICE3_F;;1" *)
  wire _168_;
  (* ROUTING = "X18/Y3/CHANNEL13;X18/Y3/CLB_TO_QCB_NORTH_OUT0_CHANNEL13;1;X16/Y3/CHANNEL13;X17/Y3/WE_CHANNEL13;1;X14/Y3/CHANNEL13;X15/Y3/WE_CHANNEL13;1;X12/Y3/CHANNEL13;X13/Y3/WE_CHANNEL13;1;X12/Y4/NORTH_IN3;X12/Y3/QCB_TO_CLB_NORTH_IN3_CHANNEL13;1;X12/Y4/SLICE2_LUT3;X12/Y4/SLICE2_NORTH_IN_LUT3;1;X14/Y8/SLICE_EN;X14/Y8/SLICE_EN_EAST_IN;1;X14/Y8/EAST_IN5;X15/Y8/QCB_TO_CLB_EAST_IN5_CHANNEL1;1;X17/Y6/CHANNEL1;X17/Y5/NS_CHANNEL1;1;X16/Y7/CHANNEL1;X17/Y7/NW_CHANNEL1;1;X17/Y4/CHANNEL1;X17/Y3/ES_CHANNEL1;1;X15/Y8/CHANNEL1;X15/Y7/ES_CHANNEL1;1;X16/Y8/SLICE_EN;X16/Y8/SLICE_EN_NORTH_IN;1;X18/Y4/SLICE2_F;;1;X18/Y4/NORTH_OUT0;X18/Y4/SLICE2_NORTH_OUT_F;1;X18/Y3/CHANNEL1;X18/Y3/CLB_TO_QCB_NORTH_OUT0_CHANNEL1;1;X16/Y8/NORTH_IN5;X16/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL1;1" *)
  wire _169_;
  (* ROUTING = "X18/Y14/EAST_OUT0;X18/Y14/SLICE1_EAST_OUT_F;1;X19/Y14/CHANNEL13;X19/Y14/CLB_TO_QCB_EAST_OUT0_CHANNEL13;1;X19/Y16/CHANNEL13;X19/Y15/NS_CHANNEL13;1;X19/Y18/CHANNEL13;X19/Y17/NS_CHANNEL13;1;X18/Y19/CHANNEL13;X19/Y19/NW_CHANNEL13;1;X16/Y19/CHANNEL13;X17/Y19/WE_CHANNEL13;1;X14/Y19/CHANNEL13;X15/Y19/WE_CHANNEL13;1;X12/Y19/CHANNEL13;X13/Y19/WE_CHANNEL13;1;X11/Y20/CHANNEL13;X11/Y19/ES_CHANNEL13;1;X10/Y21/CHANNEL13;X11/Y21/NW_CHANNEL13;1;X9/Y20/CHANNEL13;X9/Y21/EN_CHANNEL13;1;X9/Y18/CHANNEL13;X9/Y19/SN_CHANNEL13;1;X8/Y18/EAST_IN5;X9/Y18/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X8/Y18/SLICE_RST_N;X8/Y18/SLICE_RST_N_EAST_IN;1;X18/Y14/SLICE1_F;;1;X18/Y14/SLICE_RST_N;X18/Y14/SLICE1_OUT0_to_SLICE_RST_N_FEEDBACK;1" *)
  wire _170_;
  (* ROUTING = "X16/Y20/SLICE0_F;;1;X16/Y20/SLICE0_D;X16/Y20/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _171_;
  (* ROUTING = "X16/Y4/SLICE0_F;;1;X16/Y4/SLICE0_D;X16/Y4/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _172_;
  (* ROUTING = "X16/Y2/SLICE0_F;;1;X16/Y2/SLICE0_D;X16/Y2/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _173_;
  (* ROUTING = "X16/Y18/SLICE1_F;;1;X16/Y18/SLICE1_D;X16/Y18/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _174_;
  (* ROUTING = "X12/Y4/SLICE0_F;;1;X12/Y4/SLICE0_D;X12/Y4/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _175_;
  (* ROUTING = "X4/Y10/SLICE3_F;;1;X4/Y10/SLICE3_D;X4/Y10/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _176_;
  (* ROUTING = "X10/Y2/SLICE1_F;;1;X10/Y2/SLICE1_D;X10/Y2/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _177_;
  (* ROUTING = "X10/Y2/SLICE0_F;;1;X10/Y2/SLICE0_D;X10/Y2/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _178_;
  (* ROUTING = "X6/Y20/SLICE0_F;;1;X6/Y20/SLICE0_D;X6/Y20/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _179_;
  (* ROUTING = "X10/Y10/SLICE3_F;;1;X10/Y10/SLICE3_D;X10/Y10/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _180_;
  (* ROUTING = "X10/Y10/SLICE1_F;;1;X10/Y10/SLICE1_D;X10/Y10/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _181_;
  (* ROUTING = "X14/Y14/SLICE0_F;;1;X14/Y14/SLICE0_D;X14/Y14/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _182_;
  (* ROUTING = "X10/Y12/SLICE0_F;;1;X10/Y12/SLICE0_D;X10/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _183_;
  (* ROUTING = "X8/Y4/SLICE1_F;;1;X8/Y4/SLICE1_D;X8/Y4/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _184_;
  (* ROUTING = "X8/Y4/SLICE2_F;;1;X8/Y4/SLICE2_D;X8/Y4/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _185_;
  (* ROUTING = "X14/Y16/SLICE1_F;;1;X14/Y16/SLICE1_D;X14/Y16/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _186_;
  (* ROUTING = "X20/Y14/SLICE0_F;;1;X20/Y14/SLICE0_D;X20/Y14/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _187_;
  (* ROUTING = "X20/Y12/SLICE1_F;;1;X20/Y12/SLICE1_D;X20/Y12/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _188_;
  (* ROUTING = "X20/Y12/SLICE0_F;;1;X20/Y12/SLICE0_D;X20/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _189_;
  (* ROUTING = "X20/Y18/SLICE0_F;;1;X20/Y18/SLICE0_D;X20/Y18/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _190_;
  (* ROUTING = "X18/Y18/SLICE0_F;;1;X18/Y18/SLICE0_D;X18/Y18/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _191_;
  (* ROUTING = "X16/Y18/SLICE0_F;;1;X16/Y18/SLICE0_D;X16/Y18/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _192_;
  (* ROUTING = "X12/Y16/SLICE0_F;;1;X12/Y16/SLICE0_D;X12/Y16/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _193_;
  (* ROUTING = "X18/Y16/SLICE0_F;;1;X18/Y16/SLICE0_D;X18/Y16/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _194_;
  (* ROUTING = "X20/Y16/SLICE0_F;;1;X20/Y16/SLICE0_D;X20/Y16/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _195_;
  (* ROUTING = "X20/Y16/SLICE1_F;;1;X20/Y16/SLICE1_D;X20/Y16/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _196_;
  (* ROUTING = "X20/Y20/SLICE0_F;;1;X20/Y20/SLICE0_D;X20/Y20/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _197_;
  (* ROUTING = "X18/Y20/SLICE0_F;;1;X18/Y20/SLICE0_D;X18/Y20/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _198_;
  (* ROUTING = "X10/Y6/SLICE0_F;;1;X10/Y6/SLICE0_D;X10/Y6/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _199_;
  (* ROUTING = "X14/Y2/EAST_OUT0;X14/Y2/SLICE0_EAST_OUT_F;1;X15/Y2/CHANNEL5;X15/Y2/CLB_TO_QCB_EAST_OUT0_CHANNEL5;1;X16/Y3/CHANNEL5;X15/Y3/NE_CHANNEL5;1;X18/Y3/CHANNEL5;X17/Y3/EW_CHANNEL5;1;X19/Y4/CHANNEL5;X19/Y3/WS_CHANNEL5;1;X20/Y5/CHANNEL5;X19/Y5/NE_CHANNEL5;1;X20/Y6/NORTH_IN5;X20/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL5;1;X20/Y6/SLICE_EN;X20/Y6/SLICE_EN_NORTH_IN;1;X14/Y2/SLICE0_F;;1;X14/Y2/SLICE_EN;X14/Y2/SLICE0_OUT0_to_SLICE_EN_FEEDBACK;1" *)
  wire _200_;
  (* ROUTING = "X10/Y16/SLICE0_F;;1;X10/Y16/SLICE0_D;X10/Y16/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _201_;
  (* ROUTING = "X6/Y6/SLICE2_F;;1;X6/Y6/SLICE2_D;X6/Y6/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _202_;
  (* ROUTING = "X10/Y4/SLICE0_F;;1;X10/Y4/SLICE0_D;X10/Y4/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _203_;
  (* ROUTING = "X2/Y13/CHANNEL5;X3/Y13/NW_CHANNEL5;1;X1/Y14/CHANNEL5;X1/Y13/ES_CHANNEL5;1;X1/Y16/CHANNEL5;X1/Y15/NS_CHANNEL5;1;X2/Y17/CHANNEL5;X1/Y17/NE_CHANNEL5;1;X2/Y18/NORTH_IN5;X2/Y17/QCB_TO_CLB_NORTH_IN5_CHANNEL5;1;X2/Y18/SLICE_EN;X2/Y18/SLICE_EN_NORTH_IN;1;X12/Y18/SLICE_EN;X12/Y18/SLICE_EN_EAST_IN;1;X16/Y15/CHANNEL5;X17/Y15/NW_CHANNEL5;1;X4/Y15/CHANNEL5;X3/Y15/NE_CHANNEL5;1;X4/Y16/NORTH_IN5;X4/Y15/QCB_TO_CLB_NORTH_IN5_CHANNEL5;1;X16/Y10/EAST_IN5;X17/Y10/QCB_TO_CLB_EAST_IN5_CHANNEL5;1;X15/Y16/CHANNEL5;X15/Y15/ES_CHANNEL5;1;X8/Y11/CHANNEL5;X9/Y11/WE_CHANNEL5;1;X15/Y20/CHANNEL5;X15/Y19/NS_CHANNEL5;1;X17/Y8/CHANNEL5;X17/Y7/NS_CHANNEL5;1;X12/Y18/EAST_IN5;X13/Y18/QCB_TO_CLB_EAST_IN5_CHANNEL5;1;X18/Y7/CHANNEL5;X17/Y7/NE_CHANNEL5;1;X16/Y12/SLICE_EN;X16/Y12/SLICE_EN_EAST_IN;1;X17/Y14/CHANNEL5;X17/Y13/NS_CHANNEL5;1;X18/Y8/NORTH_IN5;X18/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL5;1;X16/Y11/CHANNEL5;X17/Y11/WE_CHANNEL5;1;X8/Y12/SLICE_EN;X8/Y12/SLICE_EN_NORTH_IN;1;X8/Y12/NORTH_IN5;X8/Y11/QCB_TO_CLB_NORTH_IN5_CHANNEL5;1;X16/Y12/EAST_IN5;X17/Y12/QCB_TO_CLB_EAST_IN5_CHANNEL5;1;X17/Y6/CHANNEL5;X17/Y6/CLB_TO_QCB_EAST_OUT0_CHANNEL5;1;X18/Y8/SLICE_EN;X18/Y8/SLICE_EN_NORTH_IN;1;X14/Y4/EAST_IN5;X15/Y4/QCB_TO_CLB_EAST_IN5_CHANNEL5;1;X17/Y12/CHANNEL5;X17/Y11/NS_CHANNEL5;1;X16/Y10/SLICE_EN;X16/Y10/SLICE_EN_EAST_IN;1;X16/Y5/CHANNEL5;X17/Y5/SW_CHANNEL5;1;X18/Y11/CHANNEL5;X17/Y11/NE_CHANNEL5;1;X3/Y12/CHANNEL5;X3/Y11/ES_CHANNEL5;1;X14/Y4/SLICE_EN;X14/Y4/SLICE_EN_EAST_IN;1;X17/Y10/CHANNEL5;X17/Y9/NS_CHANNEL5;1;X16/Y6/EAST_OUT0;X16/Y6/SLICE1_EAST_OUT_F;1;X10/Y11/CHANNEL5;X11/Y11/WE_CHANNEL5;1;X15/Y4/CHANNEL5;X15/Y5/EN_CHANNEL5;1;X13/Y20/CHANNEL5;X13/Y21/EN_CHANNEL5;1;X3/Y14/CHANNEL5;X3/Y13/NS_CHANNEL5;1;X4/Y16/SLICE_EN;X4/Y16/SLICE_EN_NORTH_IN;1;X14/Y11/CHANNEL5;X15/Y11/WE_CHANNEL5;1;X6/Y11/CHANNEL5;X7/Y11/WE_CHANNEL5;1;X12/Y11/CHANNEL5;X13/Y11/WE_CHANNEL5;1;X15/Y18/CHANNEL5;X15/Y17/NS_CHANNEL5;1;X13/Y18/CHANNEL5;X13/Y19/SN_CHANNEL5;1;X16/Y6/SLICE1_F;;1;X14/Y21/CHANNEL5;X15/Y21/NW_CHANNEL5;1;X4/Y11/CHANNEL5;X5/Y11/WE_CHANNEL5;1" *)
  wire _204_;
  (* ROUTING = "X18/Y8/SLICE3_F;;1;X18/Y8/SLICE3_D;X18/Y8/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _205_;
  (* ROUTING = "X4/Y16/SLICE1_F;;1;X4/Y16/SLICE1_D;X4/Y16/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _206_;
  (* ROUTING = "X4/Y16/SLICE0_F;;1;X4/Y16/SLICE0_D;X4/Y16/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _207_;
  (* ROUTING = "X2/Y18/SLICE3_F;;1;X2/Y18/SLICE3_D;X2/Y18/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _208_;
  (* ROUTING = "X2/Y18/SLICE2_F;;1;X2/Y18/SLICE2_D;X2/Y18/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _209_;
  (* ROUTING = "X2/Y18/SLICE1_F;;1;X2/Y18/SLICE1_D;X2/Y18/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _210_;
  (* ROUTING = "X2/Y18/SLICE0_F;;1;X2/Y18/SLICE0_D;X2/Y18/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _211_;
  (* ROUTING = "X16/Y10/SLICE3_F;;1;X16/Y10/SLICE3_D;X16/Y10/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _212_;
  (* ROUTING = "X16/Y10/SLICE2_F;;1;X16/Y10/SLICE2_D;X16/Y10/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _213_;
  (* ROUTING = "X16/Y10/SLICE1_F;;1;X16/Y10/SLICE1_D;X16/Y10/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _214_;
  (* ROUTING = "X16/Y10/SLICE0_F;;1;X16/Y10/SLICE0_D;X16/Y10/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _215_;
  (* ROUTING = "X18/Y8/SLICE2_F;;1;X18/Y8/SLICE2_D;X18/Y8/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _216_;
  (* ROUTING = "X8/Y12/SLICE3_F;;1;X8/Y12/SLICE3_D;X8/Y12/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _217_;
  (* ROUTING = "X8/Y12/SLICE2_F;;1;X8/Y12/SLICE2_D;X8/Y12/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _218_;
  (* ROUTING = "X8/Y12/SLICE1_F;;1;X8/Y12/SLICE1_D;X8/Y12/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _219_;
  (* ROUTING = "X8/Y12/SLICE0_F;;1;X8/Y12/SLICE0_D;X8/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _220_;
  (* ROUTING = "X16/Y12/SLICE3_F;;1;X16/Y12/SLICE3_D;X16/Y12/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _221_;
  (* ROUTING = "X16/Y12/SLICE2_F;;1;X16/Y12/SLICE2_D;X16/Y12/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _222_;
  (* ROUTING = "X16/Y12/SLICE1_F;;1;X16/Y12/SLICE1_D;X16/Y12/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _223_;
  (* ROUTING = "X16/Y12/SLICE0_F;;1;X16/Y12/SLICE0_D;X16/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _224_;
  (* ROUTING = "X12/Y18/SLICE3_F;;1;X12/Y18/SLICE3_D;X12/Y18/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _225_;
  (* ROUTING = "X12/Y18/SLICE2_F;;1;X12/Y18/SLICE2_D;X12/Y18/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _226_;
  (* ROUTING = "X18/Y8/SLICE1_F;;1;X18/Y8/SLICE1_D;X18/Y8/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _227_;
  (* ROUTING = "X12/Y18/SLICE1_F;;1;X12/Y18/SLICE1_D;X12/Y18/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _228_;
  (* ROUTING = "X12/Y18/SLICE0_F;;1;X12/Y18/SLICE0_D;X12/Y18/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _229_;
  (* ROUTING = "X18/Y8/SLICE0_F;;1;X18/Y8/SLICE0_D;X18/Y8/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _230_;
  (* ROUTING = "X14/Y4/SLICE3_F;;1;X14/Y4/SLICE3_D;X14/Y4/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _231_;
  (* ROUTING = "X14/Y4/SLICE2_F;;1;X14/Y4/SLICE2_D;X14/Y4/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _232_;
  (* ROUTING = "X14/Y4/SLICE1_F;;1;X14/Y4/SLICE1_D;X14/Y4/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _233_;
  (* ROUTING = "X14/Y4/SLICE0_F;;1;X14/Y4/SLICE0_D;X14/Y4/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _234_;
  (* ROUTING = "X4/Y16/SLICE3_F;;1;X4/Y16/SLICE3_D;X4/Y16/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _235_;
  (* ROUTING = "X4/Y16/SLICE2_F;;1;X4/Y16/SLICE2_D;X4/Y16/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _236_;
  (* ROUTING = "X4/Y14/SLICE1_F;;1;X4/Y14/SLICE1_D;X4/Y14/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _237_;
  (* ROUTING = "X4/Y12/SLICE0_F;;1;X4/Y12/SLICE0_D;X4/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _238_;
  (* ROUTING = "X3/Y10/CHANNEL0;X3/Y10/CLB_TO_QCB_WEST_OUT0_CHANNEL0;1;X4/Y11/CHANNEL0;X3/Y11/NE_CHANNEL0;1;X5/Y12/CHANNEL0;X5/Y11/WS_CHANNEL0;1;X6/Y12/WEST_IN5;X5/Y12/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X6/Y12/SLICE_EN;X6/Y12/SLICE_EN_WEST_IN;1;X5/Y2/CHANNEL2;X5/Y1/WS_CHANNEL2;1;X6/Y2/WEST_IN5;X5/Y2/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X2/Y6/SOUTH_IN5;X2/Y7/QCB_TO_CLB_SOUTH_IN5_CHANNEL2;1;X2/Y6/SLICE_EN;X2/Y6/SLICE_EN_SOUTH_IN;1;X6/Y10/SLICE_EN;X6/Y10/SLICE_EN_WEST_IN;1;X3/Y4/CHANNEL2;X3/Y5/SN_CHANNEL2;1;X6/Y10/WEST_IN5;X5/Y10/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X3/Y10/CHANNEL2;X3/Y10/CLB_TO_QCB_WEST_OUT0_CHANNEL2;1;X3/Y6/CHANNEL2;X3/Y7/SN_CHANNEL2;1;X4/Y8/SLICE_EN;X4/Y8/SLICE_EN_WEST_IN;1;X4/Y10/EAST_OUT0;X4/Y10/SLICE0_EAST_OUT_F;1;X4/Y6/WEST_IN5;X3/Y6/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X4/Y1/CHANNEL2;X3/Y1/SE_CHANNEL2;1;X2/Y2/SLICE_EN;X2/Y2/SLICE_EN_SOUTH_IN;1;X4/Y6/SLICE_EN;X4/Y6/SLICE_EN_WEST_IN;1;X3/Y8/CHANNEL2;X3/Y9/SN_CHANNEL2;1;X3/Y2/CHANNEL2;X3/Y3/SN_CHANNEL2;1;X2/Y7/CHANNEL2;X3/Y7/SW_CHANNEL2;1;X6/Y2/SLICE_EN;X6/Y2/SLICE_EN_WEST_IN;1;X4/Y8/WEST_IN5;X3/Y8/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X2/Y2/SOUTH_IN5;X2/Y3/QCB_TO_CLB_SOUTH_IN5_CHANNEL2;1;X2/Y3/CHANNEL2;X3/Y3/SW_CHANNEL2;1;X5/Y10/CHANNEL2;X5/Y10/CLB_TO_QCB_EAST_OUT0_CHANNEL2;1;X4/Y10/WEST_OUT0;X4/Y10/SLICE0_WEST_OUT_F;1;X4/Y2/WEST_IN5;X3/Y2/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X4/Y2/SLICE_EN;X4/Y2/SLICE_EN_WEST_IN;1;X4/Y10/SLICE0_F;;1;X4/Y10/SLICE3_LUT3;X4/Y10/SLICE0_OUT0_to_SLICE3_IN3_FEEDBACK;1" *)
  wire _239_;
  (* ROUTING = "X6/Y11/CHANNEL10;X7/Y11/WE_CHANNEL10;1;X4/Y11/CHANNEL10;X5/Y11/WE_CHANNEL10;1;X3/Y12/CHANNEL10;X3/Y11/ES_CHANNEL10;1;X2/Y13/CHANNEL10;X3/Y13/NW_CHANNEL10;1;X2/Y12/SOUTH_IN5;X2/Y13/QCB_TO_CLB_SOUTH_IN5_CHANNEL10;1;X2/Y12/SLICE_EN;X2/Y12/SLICE_EN_SOUTH_IN;1;X8/Y10/SOUTH_IN5;X8/Y11/QCB_TO_CLB_SOUTH_IN5_CHANNEL10;1;X8/Y10/SLICE_EN;X8/Y10/SLICE_EN_SOUTH_IN;1;X15/Y12/CHANNEL10;X15/Y12/CLB_TO_QCB_EAST_OUT0_CHANNEL10;1;X14/Y13/CHANNEL10;X15/Y13/NW_CHANNEL10;1;X13/Y16/CHANNEL10;X13/Y15/NS_CHANNEL10;1;X8/Y11/CHANNEL10;X9/Y11/SW_CHANNEL10;1;X13/Y14/CHANNEL10;X13/Y13/ES_CHANNEL10;1;X14/Y12/EAST_OUT0;X14/Y12/SLICE3_EAST_OUT_F;1;X10/Y17/CHANNEL10;X11/Y17/WE_CHANNEL10;1;X9/Y12/CHANNEL10;X9/Y13/SN_CHANNEL10;1;X9/Y14/CHANNEL10;X9/Y15/SN_CHANNEL10;1;X12/Y17/CHANNEL10;X13/Y17/NW_CHANNEL10;1;X9/Y16/CHANNEL10;X9/Y17/EN_CHANNEL10;1;X14/Y12/SLICE3_F;;1;X14/Y12/SLICE_EN;X14/Y12/SLICE3_OUT0_to_SLICE_EN_FEEDBACK;1" *)
  wire _240_;
  (* ROUTING = "X16/Y14/SOUTH_OUT0;X16/Y14/SLICE2_SOUTH_OUT_F;1;X16/Y15/CHANNEL7;X16/Y15/CLB_TO_QCB_SOUTH_OUT0_CHANNEL7;1;X16/Y16/NORTH_IN5;X16/Y15/QCB_TO_CLB_NORTH_IN5_CHANNEL7;1;X16/Y16/SLICE_EN;X16/Y16/SLICE_EN_NORTH_IN;1;X16/Y14/SLICE2_F;;1;X16/Y14/SLICE_EN;X16/Y14/SLICE2_OUT0_to_SLICE_EN_FEEDBACK;1" *)
  wire _241_;
  (* ROUTING = "X6/Y7/CHANNEL5;X7/Y7/WE_CHANNEL5;1;X6/Y8/NORTH_IN5;X6/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL5;1;X6/Y8/SLICE_EN;X6/Y8/SLICE_EN_NORTH_IN;1;X8/Y8/NORTH_IN5;X8/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL5;1;X8/Y8/SLICE_EN;X8/Y8/SLICE_EN_NORTH_IN;1;X14/Y10/EAST_OUT0;X14/Y10/SLICE2_EAST_OUT_F;1;X21/Y10/CHANNEL5;X21/Y9/WS_CHANNEL5;1;X19/Y2/CHANNEL5;X19/Y3/EN_CHANNEL5;1;X18/Y1/CHANNEL5;X19/Y1/SW_CHANNEL5;1;X16/Y1/CHANNEL5;X17/Y1/WE_CHANNEL5;1;X14/Y1/CHANNEL5;X15/Y1/WE_CHANNEL5;1;X12/Y1/CHANNEL5;X13/Y1/WE_CHANNEL5;1;X11/Y2/CHANNEL5;X11/Y1/ES_CHANNEL5;1;X10/Y3/CHANNEL5;X11/Y3/NW_CHANNEL5;1;X8/Y3/CHANNEL5;X9/Y3/WE_CHANNEL5;1;X16/Y9/CHANNEL5;X15/Y9/SE_CHANNEL5;1;X18/Y9/CHANNEL5;X17/Y9/EW_CHANNEL5;1;X7/Y4/CHANNEL5;X7/Y3/ES_CHANNEL5;1;X8/Y5/CHANNEL5;X7/Y5/NE_CHANNEL5;1;X8/Y7/CHANNEL5;X9/Y7/NW_CHANNEL5;1;X20/Y3/CHANNEL5;X21/Y3/SW_CHANNEL5;1;X21/Y6/CHANNEL5;X21/Y7/SN_CHANNEL5;1;X15/Y10/CHANNEL5;X15/Y10/CLB_TO_QCB_EAST_OUT0_CHANNEL5;1;X20/Y9/CHANNEL5;X19/Y9/EW_CHANNEL5;1;X21/Y8/CHANNEL5;X21/Y9/SN_CHANNEL5;1;X21/Y4/CHANNEL5;X21/Y5/SN_CHANNEL5;1;X9/Y6/CHANNEL5;X9/Y5/WS_CHANNEL5;1;X14/Y10/SLICE2_F;;1" *)
  wire _242_;
  (* ROUTING = "X8/Y17/CHANNEL14;X8/Y17/CLB_TO_QCB_SOUTH_OUT0_CHANNEL14;1;X6/Y17/CHANNEL14;X7/Y17/WE_CHANNEL14;1;X5/Y16/CHANNEL14;X5/Y17/EN_CHANNEL14;1;X6/Y15/CHANNEL14;X5/Y15/SE_CHANNEL14;1;X6/Y14/SOUTH_IN5;X6/Y15/QCB_TO_CLB_SOUTH_IN5_CHANNEL14;1;X6/Y14/SLICE_EN;X6/Y14/SLICE_EN_SOUTH_IN;1;X12/Y14/EAST_IN5;X13/Y14/QCB_TO_CLB_EAST_IN5_CHANNEL11;1;X12/Y14/SLICE_EN;X12/Y14/SLICE_EN_EAST_IN;1;X8/Y17/CHANNEL11;X8/Y17/CLB_TO_QCB_SOUTH_OUT0_CHANNEL11;1;X12/Y17/CHANNEL11;X11/Y17/EW_CHANNEL11;1;X10/Y17/CHANNEL11;X9/Y17/EW_CHANNEL11;1;X13/Y16/CHANNEL11;X13/Y17/WN_CHANNEL11;1;X13/Y14/CHANNEL11;X13/Y15/SN_CHANNEL11;1;X8/Y16/SOUTH_OUT0;X8/Y16/SLICE3_SOUTH_OUT_F;1;X8/Y16/SLICE3_F;;1" *)
  wire _243_;
  (* ROUTING = "X14/Y12/SLICE0_F;;1;X14/Y12/SLICE0_D;X14/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _244_;
  (* ROUTING = "X2/Y12/SLICE3_F;;1;X2/Y12/SLICE3_D;X2/Y12/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _245_;
  (* ROUTING = "X2/Y12/SLICE2_F;;1;X2/Y12/SLICE2_D;X2/Y12/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _246_;
  (* ROUTING = "X2/Y12/SLICE1_F;;1;X2/Y12/SLICE1_D;X2/Y12/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _247_;
  (* ROUTING = "X2/Y12/SLICE0_F;;1;X2/Y12/SLICE0_D;X2/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _248_;
  (* ROUTING = "X8/Y10/SLICE3_F;;1;X8/Y10/SLICE3_D;X8/Y10/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _249_;
  (* ROUTING = "X8/Y10/SLICE2_F;;1;X8/Y10/SLICE2_D;X8/Y10/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _250_;
  (* ROUTING = "X8/Y10/SLICE1_F;;1;X8/Y10/SLICE1_D;X8/Y10/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _251_;
  (* ROUTING = "X8/Y10/SLICE0_F;;1;X8/Y10/SLICE0_D;X8/Y10/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _252_;
  (* ROUTING = "X16/Y14/SLICE1_F;;1;X16/Y14/SLICE1_D;X16/Y14/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _253_;
  (* ROUTING = "X16/Y14/SLICE0_F;;1;X16/Y14/SLICE0_D;X16/Y14/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _254_;
  (* ROUTING = "X16/Y16/SLICE3_F;;1;X16/Y16/SLICE3_D;X16/Y16/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _255_;
  (* ROUTING = "X16/Y16/SLICE2_F;;1;X16/Y16/SLICE2_D;X16/Y16/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _256_;
  (* ROUTING = "X16/Y16/SLICE1_F;;1;X16/Y16/SLICE1_D;X16/Y16/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _257_;
  (* ROUTING = "X16/Y16/SLICE0_F;;1;X16/Y16/SLICE0_D;X16/Y16/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _258_;
  (* ROUTING = "X6/Y8/SLICE0_F;;1;X6/Y8/SLICE0_D;X6/Y8/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _259_;
  (* ROUTING = "X8/Y8/SLICE3_F;;1;X8/Y8/SLICE3_D;X8/Y8/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _260_;
  (* ROUTING = "X8/Y8/SLICE2_F;;1;X8/Y8/SLICE2_D;X8/Y8/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _261_;
  (* ROUTING = "X8/Y8/SLICE1_F;;1;X8/Y8/SLICE1_D;X8/Y8/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _262_;
  (* ROUTING = "X8/Y8/SLICE0_F;;1;X8/Y8/SLICE0_D;X8/Y8/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _263_;
  (* ROUTING = "X12/Y14/SLICE0_F;;1;X12/Y14/SLICE0_D;X12/Y14/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _264_;
  (* ROUTING = "X6/Y14/SLICE3_F;;1;X6/Y14/SLICE3_D;X6/Y14/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _265_;
  (* ROUTING = "X6/Y14/SLICE2_F;;1;X6/Y14/SLICE2_D;X6/Y14/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _266_;
  (* ROUTING = "X6/Y14/SLICE1_F;;1;X6/Y14/SLICE1_D;X6/Y14/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  wire _267_;
  (* ROUTING = "X6/Y14/SLICE0_F;;1;X6/Y14/SLICE0_D;X6/Y14/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _268_;
  (* ROUTING = "X10/Y10/SLICE2_F;;1;X10/Y10/SLICE2_D;X10/Y10/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _269_;
  (* ROUTING = "X10/Y10/SOUTH_OUT0;X10/Y10/SLICE0_SOUTH_OUT_F;1;X10/Y11/CHANNEL15;X10/Y11/CLB_TO_QCB_SOUTH_OUT0_CHANNEL15;1;X10/Y12/NORTH_IN1;X10/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X10/Y12/SLICE3_LUT1;X10/Y12/SLICE3_NORTH_IN_LUT1;1;X10/Y10/SLICE0_D;X10/Y10/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1;X10/Y10/SLICE0_F;;1" *)
  wire _270_;
  (* ROUTING = "X12/Y6/SLICE0_F;;1;X12/Y6/SLICE0_D;X12/Y6/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  wire _271_;
  (* ROUTING = "X6/Y6/SLICE3_F;;1;X6/Y6/SLICE3_D;X6/Y6/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  wire _272_;
  (* ROUTING = "X10/Y2/SLICE2_F;;1;X10/Y2/SLICE2_D;X10/Y2/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  wire _273_;
  (* ROUTING = "X20/Y2/SLICE2_F;;1;X20/Y2/EAST_OUT0;X20/Y2/SLICE2_EAST_OUT_F;1;X21/Y2/CHANNEL13;X21/Y2/CLB_TO_QCB_EAST_OUT0_CHANNEL13;1;X22/Y2/IO1_I;X21/Y2/QCB_TO_IOB_WEST_IN2_CHANNEL13;1" *)
  wire _274_;
  (* ROUTING = "X20/Y4/SLICE1_F;;1;X20/Y4/EAST_OUT0;X20/Y4/SLICE1_EAST_OUT_F;1;X21/Y4/CHANNEL6;X21/Y4/CLB_TO_QCB_EAST_OUT0_CHANNEL6;1;X22/Y4/IO0_I;X21/Y4/QCB_TO_IOB_WEST_IN0_CHANNEL6;1" *)
  wire _275_;
  (* ROUTING = "X6/Y2/SLICE1_F;;1;X6/Y2/NORTH_OUT0;X6/Y2/SLICE1_NORTH_OUT_F;1;X6/Y1/CHANNEL1;X6/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL1;1;X6/Y0/IO1_I;X6/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL1;1" *)
  wire _276_;
  (* ROUTING = "X6/Y2/SLICE0_F;;1;X6/Y2/WEST_OUT0;X6/Y2/SLICE0_WEST_OUT_F;1;X5/Y2/CHANNEL10;X5/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL10;1;X6/Y1/CHANNEL10;X5/Y1/SE_CHANNEL10;1;X6/Y0/IO0_I;X6/Y1/QCB_TO_IOB_SOUTH_IN0_CHANNEL10;1" *)
  wire _277_;
  (* ROUTING = "X4/Y6/SLICE3_F;;1;X4/Y6/NORTH_OUT0;X4/Y6/SLICE3_NORTH_OUT_F;1;X4/Y5/CHANNEL4;X4/Y5/CLB_TO_QCB_NORTH_OUT0_CHANNEL4;1;X2/Y5/CHANNEL4;X3/Y5/WE_CHANNEL4;1;X1/Y6/CHANNEL4;X1/Y5/ES_CHANNEL4;1;X0/Y6/IO1_I;X1/Y6/QCB_TO_IOB_EAST_IN2_CHANNEL4;1" *)
  wire _278_;
  (* ROUTING = "X2/Y8/SLICE2_F;;1;X2/Y8/EAST_OUT0;X2/Y8/SLICE2_EAST_OUT_F;1;X3/Y8/CHANNEL11;X3/Y8/CLB_TO_QCB_EAST_OUT0_CHANNEL11;1;X2/Y9/CHANNEL11;X3/Y9/NW_CHANNEL11;1;X1/Y10/CHANNEL11;X1/Y9/ES_CHANNEL11;1;X0/Y10/IO0_I;X1/Y10/QCB_TO_IOB_EAST_IN0_CHANNEL11;1" *)
  wire _279_;
  (* ROUTING = "X4/Y8/SLICE3_F;;1;X4/Y8/SOUTH_OUT0;X4/Y8/SLICE3_SOUTH_OUT_F;1;X4/Y9/CHANNEL1;X4/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL1;1;X3/Y8/CHANNEL1;X3/Y9/EN_CHANNEL1;1;X2/Y7/CHANNEL1;X3/Y7/SW_CHANNEL1;1;X1/Y8/CHANNEL1;X1/Y7/ES_CHANNEL1;1;X0/Y8/IO1_I;X1/Y8/QCB_TO_IOB_EAST_IN2_CHANNEL1;1" *)
  wire _280_;
  (* ROUTING = "X18/Y2/SLICE2_F;;1;X18/Y2/SLICE2_D;X18/Y2/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  (* force_downto = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2429.15-2429.24|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire _281_;
  (* ROUTING = "X18/Y2/SLICE1_F;;1;X18/Y2/SLICE1_D;X18/Y2/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  (* force_downto = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2429.15-2429.24|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire _282_;
  (* ROUTING = "X18/Y2/SLICE0_F;;1;X18/Y2/SLICE0_D;X18/Y2/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  (* force_downto = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2429.15-2429.24|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "1" *)
  wire _283_;
  (* ROUTING = "X12/Y6/SLICE3_F;;1;X12/Y6/SLICE3_D;X12/Y6/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  (* force_downto = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1253.16-1253.41|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire _284_;
  (* ROUTING = "X12/Y6/SLICE2_F;;1;X12/Y6/SLICE2_D;X12/Y6/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  (* force_downto = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1253.16-1253.41|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire _285_;
  (* ROUTING = "X12/Y6/SLICE1_F;;1;X12/Y6/SLICE1_D;X12/Y6/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  (* force_downto = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1253.16-1253.41|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire _286_;
  output [19:0] addr_o;
  wire [19:0] addr_o;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[0] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[10] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[11] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[12] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[13] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[14] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[15] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[16] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[17] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[18] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[19] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[1] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[2] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[3] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[4] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[5] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[6] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[7] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[8] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2928.24-2928.30" *)
  wire \addr_o[9] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2924.17-2924.22" *)
  input clk_i;
  wire clk_i;
  (* ROUTING = "X4/Y22/IO1_O;;1;X4/Y21/CHANNEL5;X4/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL5;1;X4/Y20/SOUTH_IN4;X4/Y21/QCB_TO_CLB_SOUTH_IN4_CHANNEL5;1;X4/Y20/SLICE2_D;X4/Y20/SLICE2_SOUTH_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[0] ;
  (* ROUTING = "X0/Y18/IO1_O;;1;X1/Y18/CHANNEL0;X1/Y18/IOB_TO_QCB_EAST_OUT1_CHANNEL0;1;X1/Y16/CHANNEL0;X1/Y17/SN_CHANNEL0;1;X1/Y14/CHANNEL0;X1/Y15/SN_CHANNEL0;1;X2/Y13/CHANNEL0;X1/Y13/SE_CHANNEL0;1;X4/Y13/CHANNEL0;X3/Y13/EW_CHANNEL0;1;X4/Y14/NORTH_IN4;X4/Y13/QCB_TO_CLB_NORTH_IN4_CHANNEL0;1;X4/Y14/SLICE2_D;X4/Y14/SLICE2_NORTH_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[1] ;
  (* ROUTING = "X0/Y16/IO1_O;;1;X1/Y16/CHANNEL10;X1/Y16/IOB_TO_QCB_EAST_OUT1_CHANNEL10;1;X2/Y15/CHANNEL10;X1/Y15/SE_CHANNEL10;1;X2/Y16/NORTH_IN4;X2/Y15/QCB_TO_CLB_NORTH_IN4_CHANNEL10;1;X2/Y16/SLICE2_D;X2/Y16/SLICE2_NORTH_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[2] ;
  (* ROUTING = "X0/Y18/IO0_O;;1;X1/Y18/CHANNEL13;X1/Y18/IOB_TO_QCB_EAST_OUT0_CHANNEL13;1;X2/Y19/CHANNEL13;X1/Y19/NE_CHANNEL13;1;X4/Y19/CHANNEL13;X3/Y19/EW_CHANNEL13;1;X4/Y18/SOUTH_IN4;X4/Y19/QCB_TO_CLB_SOUTH_IN4_CHANNEL13;1;X4/Y18/SLICE2_D;X4/Y18/SLICE2_SOUTH_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[3] ;
  (* ROUTING = "X2/Y22/IO1_O;;1;X2/Y21/CHANNEL11;X2/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL11;1;X2/Y20/SOUTH_IN4;X2/Y21/QCB_TO_CLB_SOUTH_IN4_CHANNEL11;1;X2/Y20/SLICE0_D;X2/Y20/SLICE0_SOUTH_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[4] ;
  (* ROUTING = "X0/Y20/IO0_O;;1;X1/Y20/CHANNEL11;X1/Y20/IOB_TO_QCB_EAST_OUT0_CHANNEL11;1;X2/Y20/WEST_IN4;X1/Y20/QCB_TO_CLB_WEST_IN4_CHANNEL11;1;X2/Y20/SLICE1_D;X2/Y20/SLICE1_WEST_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[5] ;
  (* ROUTING = "X0/Y16/IO0_O;;1;X1/Y16/CHANNEL15;X1/Y16/IOB_TO_QCB_EAST_OUT0_CHANNEL15;1;X2/Y16/WEST_IN4;X1/Y16/QCB_TO_CLB_WEST_IN4_CHANNEL15;1;X2/Y16/SLICE0_D;X2/Y16/SLICE0_WEST_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[6] ;
  (* ROUTING = "X0/Y14/IO0_O;;1;X1/Y14/CHANNEL15;X1/Y14/IOB_TO_QCB_EAST_OUT0_CHANNEL15;1;X2/Y14/WEST_IN4;X1/Y14/QCB_TO_CLB_WEST_IN4_CHANNEL15;1;X2/Y14/SLICE1_D;X2/Y14/SLICE1_WEST_IN_D;1" *)
  (* hdlname = "gpio gpio_i" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2901.32-2901.38" *)
  wire \gpio.gpio_i[7] ;
  (* ROUTING = "X15/Y10/CHANNEL0;X15/Y9/ES_CHANNEL0;1;X16/Y10/WEST_IN5;X15/Y10/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X16/Y10/SLICE_CLK;X16/Y10/SLICE_CLK_WEST_IN;1;X18/Y4/SLICE_CLK;X18/Y4/SLICE_CLK_SOUTH_IN;1;X20/Y6/SLICE_CLK;X20/Y6/SLICE_CLK_SOUTH_IN;1;X18/Y18/SLICE_CLK;X18/Y18/SLICE_CLK_WEST_IN;1;X20/Y8/SLICE_CLK;X20/Y8/SLICE_CLK_SOUTH_IN;1;X20/Y15/CHANNEL0;X21/Y15/SW_CHANNEL0;1;X6/Y8/WEST_IN5;X5/Y8/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X6/Y13/CHANNEL8;X5/Y13/SE_CHANNEL8;1;X6/Y12/SOUTH_IN5;X6/Y13/QCB_TO_CLB_SOUTH_IN5_CHANNEL8;1;X6/Y12/SLICE_CLK;X6/Y12/SLICE_CLK_SOUTH_IN;1;X6/Y6/SLICE_CLK;X6/Y6/SLICE_CLK_SOUTH_IN;1;X14/Y8/SOUTH_IN5;X14/Y9/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X8/Y3/CHANNEL0;X7/Y3/EW_CHANNEL0;1;X10/Y3/CHANNEL0;X9/Y3/EW_CHANNEL0;1;X6/Y4/WEST_IN5;X5/Y4/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X5/Y16/CHANNEL8;X5/Y17/WN_CHANNEL8;1;X6/Y2/EAST_IN5;X7/Y2/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X6/Y21/CHANNEL0;X6/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL0;1;X13/Y12/CHANNEL2;X13/Y13/SN_CHANNEL2;1;X16/Y9/CHANNEL0;X17/Y9/WE_CHANNEL0;1;X14/Y9/CHANNEL0;X15/Y9/WE_CHANNEL0;1;X14/Y8/SLICE_CLK;X14/Y8/SLICE_CLK_SOUTH_IN;1;X15/Y16/CHANNEL7;X15/Y17/SN_CHANNEL7;1;X8/Y21/CHANNEL6;X7/Y21/EW_CHANNEL6;1;X6/Y8/SLICE_CLK;X6/Y8/SLICE_CLK_WEST_IN;1;X17/Y20/CHANNEL0;X17/Y21/WN_CHANNEL0;1;X20/Y12/SOUTH_IN5;X20/Y13/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X6/Y21/CHANNEL13;X6/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL13;1;X18/Y20/WEST_IN5;X17/Y20/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X5/Y18/CHANNEL13;X5/Y19/SN_CHANNEL13;1;X3/Y4/CHANNEL13;X3/Y5/SN_CHANNEL13;1;X12/Y1/CHANNEL13;X11/Y1/EW_CHANNEL13;1;X4/Y17/CHANNEL8;X3/Y17/EW_CHANNEL8;1;X4/Y5/CHANNEL13;X3/Y5/SE_CHANNEL13;1;X2/Y8/SLICE_CLK;X2/Y8/SLICE_CLK_EAST_IN;1;X18/Y4/SOUTH_IN5;X18/Y5/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X10/Y2/SLICE_CLK;X10/Y2/SLICE_CLK_SOUTH_IN;1;X14/Y6/SLICE_CLK;X14/Y6/SLICE_CLK_NORTH_IN;1;X16/Y6/SLICE_CLK;X16/Y6/SLICE_CLK_NORTH_IN;1;X4/Y16/SLICE_CLK;X4/Y16/SLICE_CLK_EAST_IN;1;X16/Y21/CHANNEL0;X15/Y21/EW_CHANNEL0;1;X8/Y7/CHANNEL0;X7/Y7/EW_CHANNEL0;1;X14/Y10/SLICE_CLK;X14/Y10/SLICE_CLK_SOUTH_IN;1;X7/Y18/CHANNEL6;X7/Y19/SN_CHANNEL6;1;X10/Y3/CHANNEL6;X9/Y3/SE_CHANNEL6;1;X13/Y14/CHANNEL2;X13/Y15/SN_CHANNEL2;1;X20/Y16/SLICE_CLK;X20/Y16/SLICE_CLK_SOUTH_IN;1;X20/Y6/SOUTH_IN5;X20/Y7/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X1/Y18/CHANNEL8;X1/Y19/SN_CHANNEL8;1;X8/Y3/CHANNEL6;X9/Y3/SW_CHANNEL6;1;X18/Y2/NORTH_IN5;X18/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X14/Y14/SLICE_CLK;X14/Y14/SLICE_CLK_EAST_IN;1;X10/Y14/WEST_IN5;X9/Y14/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X3/Y2/CHANNEL13;X3/Y3/SN_CHANNEL13;1;X18/Y6/SLICE_CLK;X18/Y6/SLICE_CLK_NORTH_IN;1;X12/Y18/WEST_IN5;X11/Y18/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X11/Y16/CHANNEL6;X11/Y17/SN_CHANNEL6;1;X7/Y4/CHANNEL0;X7/Y3/WS_CHANNEL0;1;X8/Y5/CHANNEL13;X7/Y5/EW_CHANNEL13;1;X8/Y6/SLICE_CLK;X8/Y6/SLICE_CLK_SOUTH_IN;1;X10/Y8/SOUTH_IN5;X10/Y9/QCB_TO_CLB_SOUTH_IN5_CHANNEL6;1;X18/Y6/NORTH_IN5;X18/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X6/Y21/CHANNEL2;X6/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL2;1;X2/Y18/SLICE_CLK;X2/Y18/SLICE_CLK_SOUTH_IN;1;X15/Y12/CHANNEL2;X15/Y11/WS_CHANNEL2;1;X6/Y21/CHANNEL7;X6/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL7;1;X20/Y17/CHANNEL0;X21/Y17/SW_CHANNEL0;1;X6/Y6/SOUTH_IN5;X6/Y7/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X2/Y19/CHANNEL8;X3/Y19/SW_CHANNEL8;1;X12/Y21/CHANNEL2;X11/Y21/EW_CHANNEL2;1;X20/Y19/CHANNEL0;X19/Y19/EW_CHANNEL0;1;X2/Y21/CHANNEL8;X3/Y21/WE_CHANNEL8;1;X16/Y16/SOUTH_IN5;X16/Y17/QCB_TO_CLB_SOUTH_IN5_CHANNEL2;1;X2/Y18/SOUTH_IN5;X2/Y19/QCB_TO_CLB_SOUTH_IN5_CHANNEL8;1;X10/Y5/CHANNEL13;X9/Y5/EW_CHANNEL13;1;X10/Y11/CHANNEL6;X11/Y11/SW_CHANNEL6;1;X2/Y17/CHANNEL8;X1/Y17/SE_CHANNEL8;1;X21/Y8/CHANNEL0;X21/Y9/SN_CHANNEL0;1;X6/Y14/WEST_IN5;X5/Y14/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X10/Y10/SOUTH_IN5;X10/Y11/QCB_TO_CLB_SOUTH_IN5_CHANNEL6;1;X4/Y21/CHANNEL8;X5/Y21/WE_CHANNEL8;1;X12/Y6/SLICE_CLK;X12/Y6/SLICE_CLK_EAST_IN;1;X18/Y16/WEST_IN5;X17/Y16/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X4/Y2/SLICE_CLK;X4/Y2/SLICE_CLK_NORTH_IN;1;X20/Y14/SOUTH_IN5;X20/Y15/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X5/Y6/CHANNEL0;X5/Y7/SN_CHANNEL0;1;X12/Y4/WEST_IN5;X11/Y4/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X14/Y1/CHANNEL13;X13/Y1/EW_CHANNEL13;1;X3/Y14/CHANNEL13;X3/Y15/EN_CHANNEL13;1;X8/Y14/WEST_IN5;X7/Y14/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X15/Y18/CHANNEL2;X15/Y19/SN_CHANNEL2;1;X8/Y4/WEST_IN5;X7/Y4/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X15/Y20/CHANNEL2;X15/Y21/WN_CHANNEL2;1;X4/Y10/NORTH_IN5;X4/Y9/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X13/Y4/CHANNEL0;X13/Y5/WN_CHANNEL0;1;X2/Y8/EAST_IN5;X3/Y8/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X6/Y10/SLICE_CLK;X6/Y10/SLICE_CLK_SOUTH_IN;1;X11/Y4/CHANNEL0;X11/Y3/WS_CHANNEL0;1;X17/Y16/CHANNEL0;X17/Y17/SN_CHANNEL0;1;X11/Y14/CHANNEL6;X11/Y15/SN_CHANNEL6;1;X3/Y20/CHANNEL8;X3/Y21/EN_CHANNEL8;1;X2/Y6/EAST_IN5;X3/Y6/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X17/Y18/CHANNEL0;X17/Y19/SN_CHANNEL0;1;X11/Y20/CHANNEL6;X11/Y21/WN_CHANNEL6;1;X5/Y18/CHANNEL0;X5/Y19/SN_CHANNEL0;1;X4/Y18/EAST_IN5;X5/Y18/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X10/Y18/SLICE_CLK;X10/Y18/SLICE_CLK_EAST_IN;1;X10/Y12/WEST_IN5;X9/Y12/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X8/Y8/SOUTH_IN5;X8/Y9/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X13/Y16/CHANNEL2;X13/Y17/SN_CHANNEL2;1;X10/Y8/SLICE_CLK;X10/Y8/SLICE_CLK_SOUTH_IN;1;X20/Y20/SLICE_CLK;X20/Y20/SLICE_CLK_WEST_IN;1;X21/Y10/CHANNEL0;X21/Y11/WN_CHANNEL0;1;X5/Y4/CHANNEL0;X5/Y5/SN_CHANNEL0;1;X4/Y2/NORTH_IN5;X4/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X16/Y14/SOUTH_IN5;X16/Y15/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X8/Y6/SOUTH_IN5;X8/Y7/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X12/Y8/NORTH_IN5;X12/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X12/Y6/EAST_IN5;X13/Y6/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X6/Y20/SOUTH_IN5;X6/Y21/QCB_TO_CLB_SOUTH_IN5_CHANNEL6;1;X2/Y2/EAST_IN5;X3/Y2/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X15/Y18/CHANNEL7;X15/Y19/SN_CHANNEL7;1;X4/Y18/SLICE_CLK;X4/Y18/SLICE_CLK_EAST_IN;1;X8/Y2/SOUTH_IN5;X8/Y3/QCB_TO_CLB_SOUTH_IN5_CHANNEL6;1;X4/Y6/SLICE_CLK;X4/Y6/SLICE_CLK_NORTH_IN;1;X10/Y18/EAST_IN5;X11/Y18/QCB_TO_CLB_EAST_IN5_CHANNEL7;1;X8/Y12/WEST_IN5;X7/Y12/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X14/Y12/SLICE_CLK;X14/Y12/SLICE_CLK_WEST_IN;1;X6/Y2/SLICE_CLK;X6/Y2/SLICE_CLK_EAST_IN;1;X16/Y4/EAST_IN5;X17/Y4/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X12/Y21/CHANNEL7;X11/Y21/EW_CHANNEL7;1;X5/Y14/CHANNEL8;X5/Y15/SN_CHANNEL8;1;X2/Y20/SLICE_CLK;X2/Y20/SLICE_CLK_EAST_IN;1;X12/Y2/SLICE_CLK;X12/Y2/SLICE_CLK_NORTH_IN;1;X4/Y4/NORTH_IN5;X4/Y3/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X4/Y8/SLICE_CLK;X4/Y8/SLICE_CLK_EAST_IN;1;X12/Y16/SLICE_CLK;X12/Y16/SLICE_CLK_WEST_IN;1;X8/Y9/CHANNEL13;X7/Y9/EW_CHANNEL13;1;X4/Y12/SLICE_CLK;X4/Y12/SLICE_CLK_SOUTH_IN;1;X5/Y14/CHANNEL6;X5/Y15/SN_CHANNEL6;1;X13/Y18/CHANNEL2;X13/Y19/SN_CHANNEL2;1;X9/Y4/CHANNEL6;X9/Y5/SN_CHANNEL6;1;X5/Y18/CHANNEL6;X5/Y19/SN_CHANNEL6;1;X4/Y3/CHANNEL13;X3/Y3/SE_CHANNEL13;1;X4/Y15/CHANNEL0;X5/Y15/SW_CHANNEL0;1;X2/Y16/NORTH_IN5;X2/Y15/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X20/Y7/CHANNEL0;X21/Y7/SW_CHANNEL0;1;X5/Y20/CHANNEL0;X5/Y21/EN_CHANNEL0;1;X6/Y3/CHANNEL0;X5/Y3/SE_CHANNEL0;1;X12/Y14/WEST_IN5;X11/Y14/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X16/Y12/WEST_IN5;X15/Y12/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X16/Y12/SLICE_CLK;X16/Y12/SLICE_CLK_WEST_IN;1;X12/Y10/WEST_IN5;X11/Y10/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X18/Y9/CHANNEL0;X19/Y9/WE_CHANNEL0;1;X14/Y4/SLICE_CLK;X14/Y4/SLICE_CLK_WEST_IN;1;X10/Y21/CHANNEL7;X9/Y21/EW_CHANNEL7;1;X2/Y4/EAST_IN5;X3/Y4/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X14/Y2/SLICE_CLK;X14/Y2/SLICE_CLK_NORTH_IN;1;X14/Y16/EAST_IN5;X15/Y16/QCB_TO_CLB_EAST_IN5_CHANNEL7;1;X8/Y4/SLICE_CLK;X8/Y4/SLICE_CLK_WEST_IN;1;X14/Y21/CHANNEL0;X13/Y21/EW_CHANNEL0;1;X20/Y3/CHANNEL13;X19/Y3/NE_CHANNEL13;1;X8/Y9/CHANNEL0;X7/Y9/EW_CHANNEL0;1;X17/Y14/CHANNEL0;X17/Y15/SN_CHANNEL0;1;X5/Y20/CHANNEL13;X5/Y21/EN_CHANNEL13;1;X5/Y20/CHANNEL6;X5/Y21/EN_CHANNEL6;1;X18/Y14/WEST_IN5;X17/Y14/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X4/Y20/SLICE_CLK;X4/Y20/SLICE_CLK_EAST_IN;1;X8/Y18/SLICE_CLK;X8/Y18/SLICE_CLK_WEST_IN;1;X15/Y20/CHANNEL0;X15/Y21/WN_CHANNEL0;1;X20/Y18/SLICE_CLK;X20/Y18/SLICE_CLK_SOUTH_IN;1;X4/Y6/NORTH_IN5;X4/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X14/Y21/CHANNEL7;X13/Y21/EW_CHANNEL7;1;X12/Y7/CHANNEL13;X13/Y7/NW_CHANNEL13;1;X10/Y21/CHANNEL6;X9/Y21/EW_CHANNEL6;1;X20/Y11/CHANNEL0;X19/Y11/EW_CHANNEL0;1;X14/Y6/NORTH_IN5;X14/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X10/Y4/SLICE_CLK;X10/Y4/SLICE_CLK_WEST_IN;1;X8/Y10/NORTH_IN5;X8/Y9/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X6/Y9/CHANNEL0;X5/Y9/SE_CHANNEL0;1;X7/Y12/CHANNEL0;X7/Y13/SN_CHANNEL0;1;X14/Y11/CHANNEL2;X13/Y11/SE_CHANNEL2;1;X8/Y1/CHANNEL13;X7/Y1/EW_CHANNEL13;1;X18/Y2/SLICE_CLK;X18/Y2/SLICE_CLK_NORTH_IN;1;X10/Y2/SOUTH_IN5;X10/Y3/QCB_TO_CLB_SOUTH_IN5_CHANNEL6;1;X18/Y21/CHANNEL2;X17/Y21/EW_CHANNEL2;1;X20/Y4/NORTH_IN5;X20/Y3/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X18/Y5/CHANNEL13;X17/Y5/EW_CHANNEL13;1;X6/Y9/CHANNEL13;X5/Y9/EW_CHANNEL13;1;X20/Y18/SOUTH_IN5;X20/Y19/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X16/Y19/CHANNEL0;X15/Y19/SE_CHANNEL0;1;X4/Y13/CHANNEL6;X5/Y13/SW_CHANNEL6;1;X6/Y4/SLICE_CLK;X6/Y4/SLICE_CLK_WEST_IN;1;X17/Y20/CHANNEL2;X17/Y21/WN_CHANNEL2;1;X8/Y21/CHANNEL0;X7/Y21/EW_CHANNEL0;1;X7/Y14/CHANNEL0;X7/Y15/WN_CHANNEL0;1;X3/Y12/CHANNEL13;X3/Y13/SN_CHANNEL13;1;X14/Y2/NORTH_IN5;X14/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X14/Y16/SLICE_CLK;X14/Y16/SLICE_CLK_EAST_IN;1;X18/Y14/SLICE_CLK;X18/Y14/SLICE_CLK_WEST_IN;1;X16/Y8/SOUTH_IN5;X16/Y9/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X5/Y16/CHANNEL6;X5/Y17/SN_CHANNEL6;1;X8/Y21/CHANNEL2;X7/Y21/EW_CHANNEL2;1;X6/Y5/CHANNEL13;X5/Y5/EW_CHANNEL13;1;X2/Y15/CHANNEL13;X3/Y15/WE_CHANNEL13;1;X2/Y4/SLICE_CLK;X2/Y4/SLICE_CLK_EAST_IN;1;X18/Y8/SOUTH_IN5;X18/Y9/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X16/Y14/SLICE_CLK;X16/Y14/SLICE_CLK_SOUTH_IN;1;X18/Y1/CHANNEL13;X17/Y1/EW_CHANNEL13;1;X4/Y12/SOUTH_IN5;X4/Y13/QCB_TO_CLB_SOUTH_IN5_CHANNEL6;1;X2/Y6/SLICE_CLK;X2/Y6/SLICE_CLK_EAST_IN;1;X6/Y7/CHANNEL0;X5/Y7/SE_CHANNEL0;1;X16/Y2/SLICE_CLK;X16/Y2/SLICE_CLK_NORTH_IN;1;X16/Y4/SLICE_CLK;X16/Y4/SLICE_CLK_EAST_IN;1;X9/Y14/CHANNEL6;X9/Y15/SN_CHANNEL6;1;X10/Y16/SOUTH_IN5;X10/Y17/QCB_TO_CLB_SOUTH_IN5_CHANNEL6;1;X9/Y12/CHANNEL6;X9/Y11/ES_CHANNEL6;1;X2/Y12/SLICE_CLK;X2/Y12/SLICE_CLK_EAST_IN;1;X5/Y8/CHANNEL13;X5/Y9/WN_CHANNEL13;1;X4/Y21/CHANNEL7;X5/Y21/WE_CHANNEL7;1;X4/Y10/SLICE_CLK;X4/Y10/SLICE_CLK_NORTH_IN;1;X14/Y4/WEST_IN5;X13/Y4/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X12/Y5/CHANNEL0;X11/Y5/NE_CHANNEL0;1;X21/Y18/CHANNEL0;X21/Y19/WN_CHANNEL0;1;X20/Y16/SOUTH_IN5;X20/Y17/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X12/Y18/SLICE_CLK;X12/Y18/SLICE_CLK_WEST_IN;1;X20/Y20/WEST_IN5;X19/Y20/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X15/Y20/CHANNEL7;X15/Y21/WN_CHANNEL7;1;X10/Y9/CHANNEL6;X11/Y9/SW_CHANNEL6;1;X12/Y12/SLICE_CLK;X12/Y12/SLICE_CLK_WEST_IN;1;X10/Y1/CHANNEL13;X9/Y1/EW_CHANNEL13;1;X10/Y6/WEST_IN5;X9/Y6/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X8/Y12/SLICE_CLK;X8/Y12/SLICE_CLK_WEST_IN;1;X2/Y10/SLICE_CLK;X2/Y10/SLICE_CLK_EAST_IN;1;X5/Y8/CHANNEL0;X5/Y9/SN_CHANNEL0;1;X8/Y2/SLICE_CLK;X8/Y2/SLICE_CLK_SOUTH_IN;1;X10/Y10/SLICE_CLK;X10/Y10/SLICE_CLK_SOUTH_IN;1;X17/Y12/CHANNEL0;X17/Y13/SN_CHANNEL0;1;X13/Y6/CHANNEL13;X13/Y5/WS_CHANNEL13;1;X4/Y14/SLICE_CLK;X4/Y14/SLICE_CLK_SOUTH_IN;1;X6/Y18/SLICE_CLK;X6/Y18/SLICE_CLK_WEST_IN;1;X6/Y15/CHANNEL0;X5/Y15/SE_CHANNEL0;1;X12/Y4/SLICE_CLK;X12/Y4/SLICE_CLK_WEST_IN;1;X12/Y16/WEST_IN5;X11/Y16/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X11/Y18/CHANNEL7;X11/Y19/SN_CHANNEL7;1;X10/Y21/CHANNEL0;X9/Y21/EW_CHANNEL0;1;X6/Y18/WEST_IN5;X5/Y18/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X10/Y12/SLICE_CLK;X10/Y12/SLICE_CLK_WEST_IN;1;X1/Y20/CHANNEL8;X1/Y21/DUMMY1_CHANNEL8;1;X6/Y11/CHANNEL0;X7/Y11/SW_CHANNEL0;1;X12/Y8/SLICE_CLK;X12/Y8/SLICE_CLK_NORTH_IN;1;X4/Y14/SOUTH_IN5;X4/Y15/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X18/Y5/CHANNEL0;X19/Y5/WE_CHANNEL0;1;X14/Y5/CHANNEL13;X13/Y5/EW_CHANNEL13;1;X4/Y16/EAST_IN5;X5/Y16/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X7/Y20/CHANNEL6;X7/Y21/WN_CHANNEL6;1;X4/Y20/EAST_IN5;X5/Y20/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X3/Y8/CHANNEL13;X3/Y9/SN_CHANNEL13;1;X3/Y6/CHANNEL13;X3/Y7/SN_CHANNEL13;1;X12/Y12/WEST_IN5;X11/Y12/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X18/Y18/WEST_IN5;X17/Y18/QCB_TO_CLB_WEST_IN5_CHANNEL0;1;X4/Y1/CHANNEL13;X3/Y1/SE_CHANNEL13;1;X21/Y6/CHANNEL0;X21/Y7/SN_CHANNEL0;1;X11/Y18/CHANNEL6;X11/Y19/SN_CHANNEL6;1;X16/Y17/CHANNEL2;X15/Y17/SE_CHANNEL2;1;X2/Y16/SLICE_CLK;X2/Y16/SLICE_CLK_NORTH_IN;1;X20/Y8/SOUTH_IN5;X20/Y9/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X20/Y12/SLICE_CLK;X20/Y12/SLICE_CLK_SOUTH_IN;1;X16/Y21/CHANNEL2;X15/Y21/EW_CHANNEL2;1;X6/Y20/SLICE_CLK;X6/Y20/SLICE_CLK_SOUTH_IN;1;X13/Y20/CHANNEL2;X13/Y21/WN_CHANNEL2;1;X11/Y12/CHANNEL6;X11/Y13/SN_CHANNEL6;1;X16/Y16/SLICE_CLK;X16/Y16/SLICE_CLK_SOUTH_IN;1;X20/Y2/NORTH_IN5;X20/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X20/Y2/SLICE_CLK;X20/Y2/SLICE_CLK_NORTH_IN;1;X16/Y20/SOUTH_IN5;X16/Y21/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X2/Y14/EAST_IN5;X3/Y14/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X18/Y11/CHANNEL0;X17/Y11/SE_CHANNEL0;1;X6/Y1/CHANNEL13;X5/Y1/EW_CHANNEL13;1;X12/Y2/NORTH_IN5;X12/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X10/Y21/CHANNEL2;X9/Y21/EW_CHANNEL2;1;X2/Y12/EAST_IN5;X3/Y12/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X6/Y21/CHANNEL8;X6/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL8;1;X19/Y20/CHANNEL2;X19/Y21/WN_CHANNEL2;1;X10/Y6/SLICE_CLK;X10/Y6/SLICE_CLK_WEST_IN;1;X8/Y18/WEST_IN5;X7/Y18/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X16/Y5/CHANNEL13;X15/Y5/EW_CHANNEL13;1;X10/Y16/SLICE_CLK;X10/Y16/SLICE_CLK_SOUTH_IN;1;X4/Y8/EAST_IN5;X5/Y8/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X8/Y10/SLICE_CLK;X8/Y10/SLICE_CLK_NORTH_IN;1;X16/Y15/CHANNEL0;X17/Y15/SW_CHANNEL0;1;X10/Y14/SLICE_CLK;X10/Y14/SLICE_CLK_WEST_IN;1;X5/Y10/CHANNEL0;X5/Y11/EN_CHANNEL0;1;X12/Y21/CHANNEL0;X11/Y21/EW_CHANNEL0;1;X14/Y14/EAST_IN5;X15/Y14/QCB_TO_CLB_EAST_IN5_CHANNEL7;1;X20/Y14/SLICE_CLK;X20/Y14/SLICE_CLK_SOUTH_IN;1;X20/Y13/CHANNEL0;X21/Y13/SW_CHANNEL0;1;X18/Y8/SLICE_CLK;X18/Y8/SLICE_CLK_SOUTH_IN;1;X20/Y9/CHANNEL0;X21/Y9/SW_CHANNEL0;1;X21/Y14/CHANNEL0;X21/Y15/SN_CHANNEL0;1;X10/Y17/CHANNEL6;X11/Y17/SW_CHANNEL6;1;X20/Y5/CHANNEL0;X21/Y5/SW_CHANNEL0;1;X15/Y14/CHANNEL7;X15/Y15/SN_CHANNEL7;1;X20/Y1/CHANNEL13;X19/Y1/EW_CHANNEL13;1;X5/Y16/CHANNEL13;X5/Y17/SN_CHANNEL13;1;X6/Y21/CHANNEL6;X6/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL6;1;X14/Y10/SOUTH_IN5;X14/Y11/QCB_TO_CLB_SOUTH_IN5_CHANNEL2;1;X16/Y1/CHANNEL13;X15/Y1/EW_CHANNEL13;1;X8/Y21/CHANNEL7;X7/Y21/EW_CHANNEL7;1;X12/Y14/SLICE_CLK;X12/Y14/SLICE_CLK_WEST_IN;1;X7/Y2/CHANNEL13;X7/Y1/WS_CHANNEL13;1;X17/Y4/CHANNEL13;X17/Y5/WN_CHANNEL13;1;X4/Y9/CHANNEL13;X3/Y9/SE_CHANNEL13;1;X20/Y4/SLICE_CLK;X20/Y4/SLICE_CLK_NORTH_IN;1;X2/Y2/SLICE_CLK;X2/Y2/SLICE_CLK_EAST_IN;1;X4/Y4/SLICE_CLK;X4/Y4/SLICE_CLK_NORTH_IN;1;X12/Y10/SLICE_CLK;X12/Y10/SLICE_CLK_WEST_IN;1;X21/Y16/CHANNEL0;X21/Y17/SN_CHANNEL0;1;X4/Y15/CHANNEL13;X5/Y15/SW_CHANNEL13;1;X16/Y6/NORTH_IN5;X16/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X18/Y16/SLICE_CLK;X18/Y16/SLICE_CLK_WEST_IN;1;X3/Y20/CHANNEL7;X3/Y21/EN_CHANNEL7;1;X16/Y18/SOUTH_IN5;X16/Y19/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X5/Y16/CHANNEL0;X5/Y17/SN_CHANNEL0;1;X16/Y8/SLICE_CLK;X16/Y8/SLICE_CLK_SOUTH_IN;1;X10/Y4/WEST_IN5;X9/Y4/QCB_TO_CLB_WEST_IN5_CHANNEL6;1;X9/Y6/CHANNEL6;X9/Y7/SN_CHANNEL6;1;X9/Y16/CHANNEL6;X9/Y17/EN_CHANNEL6;1;X16/Y20/SLICE_CLK;X16/Y20/SLICE_CLK_SOUTH_IN;1;X3/Y10/CHANNEL13;X3/Y11/SN_CHANNEL13;1;X18/Y19/CHANNEL0;X17/Y19/EW_CHANNEL0;1;X11/Y20/CHANNEL7;X11/Y21/WN_CHANNEL7;1;X18/Y20/SLICE_CLK;X18/Y20/SLICE_CLK_WEST_IN;1;X8/Y8/SLICE_CLK;X8/Y8/SLICE_CLK_SOUTH_IN;1;X14/Y21/CHANNEL2;X13/Y21/EW_CHANNEL2;1;X2/Y10/EAST_IN5;X3/Y10/QCB_TO_CLB_EAST_IN5_CHANNEL13;1;X16/Y18/SLICE_CLK;X16/Y18/SLICE_CLK_SOUTH_IN;1;X2/Y14/SLICE_CLK;X2/Y14/SLICE_CLK_EAST_IN;1;X6/Y14/SLICE_CLK;X6/Y14/SLICE_CLK_WEST_IN;1;X11/Y10/CHANNEL6;X11/Y11/SN_CHANNEL6;1;X12/Y5/CHANNEL13;X11/Y5/EW_CHANNEL13;1;X14/Y12/WEST_IN5;X13/Y12/QCB_TO_CLB_WEST_IN5_CHANNEL2;1;X16/Y2/NORTH_IN5;X16/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL13;1;X19/Y2/CHANNEL13;X19/Y1/WS_CHANNEL13;1;X6/Y10/SOUTH_IN5;X6/Y11/QCB_TO_CLB_SOUTH_IN5_CHANNEL0;1;X2/Y20/EAST_IN5;X3/Y20/QCB_TO_CLB_EAST_IN5_CHANNEL7;1;X6/Y22/IO0_O;;1;X9/Y8/CHANNEL6;X9/Y9/EN_CHANNEL6;1;X8/Y14/SLICE_CLK;X8/Y14/SLICE_CLK_WEST_IN;1" *)
  (* hdlname = "i_core rf_ram_if i_clk" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2300.19-2300.24" *)
  wire \gpio.wb_clk_i ;
  input [7:0] gpio_i;
  wire [7:0] gpio_i;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[0] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[1] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[2] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[3] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[4] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[5] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[6] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2935.34-2935.40" *)
  wire \gpio_i[7] ;
  output [7:0] gpio_o;
  wire [7:0] gpio_o;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[0] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[1] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[2] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[3] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[4] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[5] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[6] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2936.42-2936.48" *)
  wire \gpio_o[7] ;
  (* ROUTING = "X20/Y7/CHANNEL7;X20/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL7;1;X21/Y8/CHANNEL7;X21/Y7/WS_CHANNEL7;1;X22/Y8/IO0_I;X21/Y8/QCB_TO_IOB_WEST_IN0_CHANNEL7;1;X20/Y8/SLICE1_D;X20/Y8/SLICE1_NORTH_IN_D;1;X20/Y8/NORTH_IN4;X20/Y7/QCB_TO_CLB_NORTH_IN4_CHANNEL8;1;X20/Y7/CHANNEL8;X20/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL8;1;X20/Y6/SLICE3_Q;;1;X20/Y6/SOUTH_OUT1;X20/Y6/SLICE3_SOUTH_OUT_Q;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[0] ;
  (* ROUTING = "X19/Y6/CHANNEL5;X19/Y6/CLB_TO_QCB_WEST_OUT1_CHANNEL5;1;X19/Y8/CHANNEL5;X19/Y7/NS_CHANNEL5;1;X20/Y8/WEST_IN4;X19/Y8/QCB_TO_CLB_WEST_IN4_CHANNEL5;1;X20/Y8/SLICE3_D;X20/Y8/SLICE3_WEST_IN_D;1;X21/Y8/CHANNEL1;X21/Y7/WS_CHANNEL1;1;X22/Y8/IO1_I;X21/Y8/QCB_TO_IOB_WEST_IN2_CHANNEL1;1;X20/Y6/WEST_OUT1;X20/Y6/SLICE2_WEST_OUT_Q;1;X20/Y6/SLICE2_Q;;1;X20/Y7/CHANNEL1;X19/Y7/NE_CHANNEL1;1;X19/Y6/CHANNEL1;X19/Y6/CLB_TO_QCB_WEST_OUT1_CHANNEL1;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[1] ;
  (* ROUTING = "X20/Y5/CHANNEL12;X20/Y5/CLB_TO_QCB_NORTH_OUT1_CHANNEL12;1;X19/Y6/CHANNEL12;X19/Y5/ES_CHANNEL12;1;X18/Y6/EAST_IN4;X19/Y6/QCB_TO_CLB_EAST_IN4_CHANNEL12;1;X18/Y6/SLICE3_D;X18/Y6/SLICE3_EAST_IN_D;1;X20/Y5/CHANNEL6;X20/Y5/CLB_TO_QCB_NORTH_OUT1_CHANNEL6;1;X22/Y6/IO0_I;X21/Y6/QCB_TO_IOB_WEST_IN0_CHANNEL6;1;X21/Y6/CHANNEL6;X21/Y5/WS_CHANNEL6;1;X20/Y6/SLICE1_Q;;1;X20/Y6/NORTH_OUT1;X20/Y6/SLICE1_NORTH_OUT_Q;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[2] ;
  (* ROUTING = "X21/Y6/CHANNEL8;X21/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL8;1;X20/Y5/CHANNEL8;X21/Y5/SW_CHANNEL8;1;X18/Y5/CHANNEL8;X19/Y5/WE_CHANNEL8;1;X18/Y6/NORTH_IN4;X18/Y5/QCB_TO_CLB_NORTH_IN4_CHANNEL8;1;X18/Y6/SLICE0_D;X18/Y6/SLICE0_NORTH_IN_D;1;X20/Y6/EAST_OUT1;X20/Y6/SLICE0_EAST_OUT_Q;1;X21/Y6/CHANNEL1;X21/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL1;1;X22/Y6/IO1_I;X21/Y6/QCB_TO_IOB_WEST_IN2_CHANNEL1;1;X20/Y6/SLICE0_Q;;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[3] ;
  (* ROUTING = "X14/Y3/CHANNEL9;X14/Y3/CLB_TO_QCB_SOUTH_OUT1_CHANNEL9;1;X15/Y2/CHANNEL9;X15/Y3/WN_CHANNEL9;1;X16/Y1/CHANNEL9;X15/Y1/SE_CHANNEL9;1;X16/Y0/IO0_I;X16/Y1/QCB_TO_IOB_SOUTH_IN0_CHANNEL9;1;X16/Y4/SLICE3_D;X16/Y4/SLICE3_WEST_IN_D;1;X15/Y4/CHANNEL15;X15/Y3/WS_CHANNEL15;1;X14/Y3/CHANNEL15;X14/Y3/CLB_TO_QCB_SOUTH_OUT1_CHANNEL15;1;X14/Y2/SLICE3_Q;;1;X16/Y4/WEST_IN4;X15/Y4/QCB_TO_CLB_WEST_IN4_CHANNEL15;1;X14/Y2/SOUTH_OUT1;X14/Y2/SLICE3_SOUTH_OUT_Q;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[4] ;
  (* ROUTING = "X14/Y0/IO1_I;X14/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL0;1;X16/Y1/CHANNEL0;X15/Y1/EW_CHANNEL0;1;X17/Y2/CHANNEL0;X17/Y1/WS_CHANNEL0;1;X17/Y4/CHANNEL0;X17/Y3/NS_CHANNEL0;1;X16/Y4/EAST_IN4;X17/Y4/QCB_TO_CLB_EAST_IN4_CHANNEL0;1;X16/Y4/SLICE1_D;X16/Y4/SLICE1_EAST_IN_D;1;X14/Y2/NORTH_OUT1;X14/Y2/SLICE2_NORTH_OUT_Q;1;X14/Y2/SLICE2_Q;;1;X14/Y1/CHANNEL0;X14/Y1/CLB_TO_QCB_NORTH_OUT1_CHANNEL0;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[5] ;
  (* ROUTING = "X15/Y2/CHANNEL1;X15/Y2/CLB_TO_QCB_EAST_OUT1_CHANNEL1;1;X14/Y1/CHANNEL1;X15/Y1/SW_CHANNEL1;1;X14/Y0/IO0_I;X14/Y1/QCB_TO_IOB_SOUTH_IN0_CHANNEL1;1;X16/Y4/NORTH_IN4;X16/Y3/QCB_TO_CLB_NORTH_IN4_CHANNEL12;1;X16/Y4/SLICE2_D;X16/Y4/SLICE2_NORTH_IN_D;1;X16/Y3/CHANNEL12;X15/Y3/NE_CHANNEL12;1;X15/Y2/CHANNEL12;X15/Y2/CLB_TO_QCB_EAST_OUT1_CHANNEL12;1;X14/Y2/SLICE1_Q;;1;X14/Y2/EAST_OUT1;X14/Y2/SLICE1_EAST_OUT_Q;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[6] ;
  (* ROUTING = "X13/Y2/CHANNEL6;X13/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL6;1;X13/Y4/CHANNEL6;X13/Y3/NS_CHANNEL6;1;X12/Y4/EAST_IN4;X13/Y4/QCB_TO_CLB_EAST_IN4_CHANNEL6;1;X12/Y4/SLICE3_D;X12/Y4/SLICE3_EAST_IN_D;1;X12/Y0/IO1_I;X12/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL0;1;X13/Y2/CHANNEL0;X13/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL0;1;X14/Y2/WEST_OUT1;X14/Y2/SLICE0_WEST_OUT_Q;1;X12/Y1/CHANNEL0;X13/Y1/SW_CHANNEL0;1;X14/Y2/SLICE0_Q;;1" *)
  (* hdlname = "gpio gpio_o" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2961.27-2961.38" *)
  wire \gpio_output[7] ;
  (* ROUTING = "X10/Y16/SLICE2_LUT0;X10/Y16/SLICE0_OUT1_to_SLICE2_IN0_FEEDBACK;1;X10/Y16/SLICE0_Q;;1;X10/Y16/SLICE1_LUT0;X10/Y16/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu alu add_cy_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:144.16-144.24" *)
  wire \i_core.cpu.alu.add_cy_r ;
  (* ROUTING = "X10/Y12/EAST_OUT1;X10/Y12/SLICE0_EAST_OUT_Q;1;X11/Y12/CHANNEL13;X11/Y12/CLB_TO_QCB_EAST_OUT1_CHANNEL13;1;X11/Y14/CHANNEL13;X11/Y13/NS_CHANNEL13;1;X11/Y16/CHANNEL13;X11/Y15/NS_CHANNEL13;1;X11/Y18/CHANNEL13;X11/Y17/NS_CHANNEL13;1;X10/Y19/CHANNEL13;X11/Y19/NW_CHANNEL13;1;X10/Y18/SOUTH_IN2;X10/Y19/QCB_TO_CLB_SOUTH_IN2_CHANNEL13;1;X10/Y18/SLICE0_LUT2;X10/Y18/SLICE0_SOUTH_IN_LUT2;1;X10/Y14/SLICE0_LUT0;X10/Y14/SLICE0_NORTH_IN_LUT0;1;X10/Y12/SOUTH_OUT1;X10/Y12/SLICE0_SOUTH_OUT_Q;1;X10/Y12/SLICE0_LUT0;X10/Y12/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1;X10/Y13/CHANNEL14;X10/Y13/CLB_TO_QCB_SOUTH_OUT1_CHANNEL14;1;X10/Y14/NORTH_IN0;X10/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL14;1;X10/Y12/SLICE0_Q;;1" *)
  (* hdlname = "i_core cpu alu cmp_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:141.16-141.21" *)
  wire \i_core.cpu.alu.cmp_r ;
  (* ROUTING = "X12/Y11/CHANNEL2;X12/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL2;1;X13/Y10/CHANNEL2;X13/Y11/WN_CHANNEL2;1;X13/Y8/CHANNEL2;X13/Y9/SN_CHANNEL2;1;X12/Y8/EAST_IN2;X13/Y8/QCB_TO_CLB_EAST_IN2_CHANNEL2;1;X12/Y8/SLICE0_LUT2;X12/Y8/SLICE0_EAST_IN_LUT2;1;X10/Y18/SLICE1_LUT0;X10/Y18/SLICE1_SOUTH_IN_LUT0;1;X13/Y4/CHANNEL11;X13/Y5/SN_CHANNEL11;1;X12/Y4/EAST_IN1;X13/Y4/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X12/Y4/SLICE2_LUT1;X12/Y4/SLICE2_EAST_IN_LUT1;1;X12/Y12/SLICE0_LUT3;X12/Y12/SLICE0_NORTH_IN_LUT3;1;X12/Y12/SLICE1_LUT3;X12/Y12/SLICE1_NORTH_IN_LUT3;1;X10/Y19/CHANNEL11;X11/Y19/NW_CHANNEL11;1;X11/Y16/CHANNEL11;X11/Y15/NS_CHANNEL11;1;X11/Y14/CHANNEL11;X11/Y13/NS_CHANNEL11;1;X13/Y10/CHANNEL11;X13/Y11/WN_CHANNEL11;1;X11/Y12/CHANNEL11;X11/Y11/ES_CHANNEL11;1;X13/Y8/CHANNEL11;X13/Y9/SN_CHANNEL11;1;X10/Y18/EAST_IN1;X11/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X10/Y18/SOUTH_IN0;X10/Y19/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X12/Y14/WEST_IN2;X11/Y14/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X12/Y12/NORTH_IN3;X12/Y11/QCB_TO_CLB_NORTH_IN3_CHANNEL11;1;X10/Y18/SLICE3_LUT1;X10/Y18/SLICE3_EAST_IN_LUT1;1;X12/Y11/CHANNEL11;X12/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL11;1;X12/Y12/SLICE2_LUT3;X12/Y12/SLICE2_NORTH_IN_LUT3;1;X11/Y18/CHANNEL11;X11/Y17/NS_CHANNEL11;1;X12/Y10/SOUTH_OUT1;X12/Y10/SLICE1_SOUTH_OUT_Q;1;X12/Y10/SLICE1_Q;;1;X13/Y6/CHANNEL11;X13/Y7/SN_CHANNEL11;1;X10/Y12/SLICE2_LUT1;X10/Y12/SLICE2_EAST_IN_LUT1;1;X12/Y14/SLICE3_LUT2;X12/Y14/SLICE3_WEST_IN_LUT2;1;X10/Y12/EAST_IN1;X11/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL11;1" *)
  (* hdlname = "i_core cpu state i_bne_or_bge" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1117.21-1117.33" *)
  wire \i_core.cpu.alu_bool_op[0] ;
  (* ROUTING = "X11/Y8/CHANNEL6;X11/Y9/EN_CHANNEL6;1;X11/Y6/CHANNEL6;X11/Y7/SN_CHANNEL6;1;X11/Y4/CHANNEL6;X11/Y5/SN_CHANNEL6;1;X12/Y4/WEST_IN1;X11/Y4/QCB_TO_CLB_WEST_IN1_CHANNEL6;1;X12/Y4/SLICE3_LUT1;X12/Y4/SLICE3_WEST_IN_LUT1;1;X12/Y9/CHANNEL15;X12/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL15;1;X12/Y8/SLICE2_LUT1;X12/Y8/SLICE2_SOUTH_IN_LUT1;1;X11/Y10/CHANNEL15;X11/Y9/ES_CHANNEL15;1;X12/Y10/NORTH_OUT1;X12/Y10/SLICE0_NORTH_OUT_Q;1;X12/Y9/CHANNEL6;X12/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL6;1;X12/Y12/SLICE2_LUT0;X12/Y12/SLICE2_WEST_IN_LUT0;1;X11/Y16/CHANNEL15;X11/Y15/NS_CHANNEL15;1;X12/Y12/WEST_IN0;X11/Y12/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X9/Y18/CHANNEL15;X9/Y17/ES_CHANNEL15;1;X10/Y18/WEST_IN0;X9/Y18/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X12/Y11/CHANNEL15;X11/Y11/NE_CHANNEL15;1;X12/Y8/SOUTH_IN1;X12/Y9/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X10/Y18/SLICE0_LUT0;X10/Y18/SLICE0_WEST_IN_LUT0;1;X11/Y12/CHANNEL15;X11/Y11/NS_CHANNEL15;1;X11/Y14/CHANNEL15;X11/Y13/NS_CHANNEL15;1;X12/Y8/SOUTH_IN0;X12/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X12/Y8/SLICE3_LUT0;X12/Y8/SLICE3_SOUTH_IN_LUT0;1;X12/Y14/WEST_IN0;X11/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X12/Y12/SLICE1_LUT0;X12/Y12/SLICE1_WEST_IN_LUT0;1;X12/Y12/NORTH_IN1;X12/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X12/Y12/SLICE0_LUT1;X12/Y12/SLICE0_NORTH_IN_LUT1;1;X12/Y10/SLICE0_Q;;1;X10/Y18/SLICE2_LUT0;X10/Y18/SLICE2_WEST_IN_LUT0;1;X10/Y18/SLICE3_LUT0;X10/Y18/SLICE3_WEST_IN_LUT0;1;X12/Y14/SLICE3_LUT0;X12/Y14/SLICE3_WEST_IN_LUT0;1;X10/Y17/CHANNEL15;X11/Y17/NW_CHANNEL15;1" *)
  (* hdlname = "i_core cpu o_ext_funct3" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1332.23-1332.35" *)
  wire \i_core.cpu.alu_bool_op[1] ;
  (* ROUTING = "X13/Y14/CHANNEL8;X13/Y13/WS_CHANNEL8;1;X14/Y15/CHANNEL8;X13/Y15/NE_CHANNEL8;1;X14/Y14/SOUTH_IN1;X14/Y15/QCB_TO_CLB_SOUTH_IN1_CHANNEL8;1;X14/Y14/SLICE1_LUT1;X14/Y14/SLICE1_SOUTH_IN_LUT1;1;X12/Y8/EAST_IN1;X13/Y8/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X7/Y18/CHANNEL8;X7/Y19/EN_CHANNEL8;1;X9/Y18/CHANNEL8;X9/Y19/EN_CHANNEL8;1;X14/Y13/CHANNEL8;X13/Y13/EW_CHANNEL8;1;X11/Y14/CHANNEL8;X11/Y13/ES_CHANNEL8;1;X12/Y14/SLICE3_LUT1;X12/Y14/SLICE3_WEST_IN_LUT1;1;X10/Y18/SLICE2_LUT1;X10/Y18/SLICE2_SOUTH_IN_LUT1;1;X14/Y12/SOUTH_IN1;X14/Y13/QCB_TO_CLB_SOUTH_IN1_CHANNEL8;1;X13/Y8/CHANNEL3;X13/Y9/SN_CHANNEL3;1;X12/Y12/NORTH_OUT1;X12/Y12/SLICE3_NORTH_OUT_Q;1;X14/Y8/WEST_IN0;X13/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X12/Y10/EAST_IN1;X13/Y10/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X6/Y18/SLICE2_LUT0;X6/Y18/SLICE2_EAST_IN_LUT0;1;X11/Y18/CHANNEL8;X11/Y17/NS_CHANNEL8;1;X8/Y18/SLICE3_LUT0;X8/Y18/SLICE3_EAST_IN_LUT0;1;X12/Y13/CHANNEL8;X12/Y13/CLB_TO_QCB_SOUTH_OUT1_CHANNEL8;1;X8/Y19/CHANNEL8;X9/Y19/WE_CHANNEL8;1;X12/Y12/SOUTH_OUT1;X12/Y12/SLICE3_SOUTH_OUT_Q;1;X8/Y18/EAST_IN0;X9/Y18/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X12/Y8/SLICE3_LUT1;X12/Y8/SLICE3_EAST_IN_LUT1;1;X10/Y18/SOUTH_IN1;X10/Y19/QCB_TO_CLB_SOUTH_IN1_CHANNEL8;1;X13/Y10/CHANNEL3;X13/Y11/WN_CHANNEL3;1;X11/Y16/CHANNEL8;X11/Y15/NS_CHANNEL8;1;X12/Y12/SLICE1_LUT1;X12/Y12/SLICE3_OUT1_to_SLICE1_IN1_FEEDBACK;1;X14/Y8/SLICE2_LUT0;X14/Y8/SLICE2_WEST_IN_LUT0;1;X14/Y12/SLICE2_LUT1;X14/Y12/SLICE2_SOUTH_IN_LUT1;1;X6/Y18/EAST_IN0;X7/Y18/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X10/Y18/SLICE0_LUT1;X10/Y18/SLICE0_SOUTH_IN_LUT1;1;X12/Y12/SLICE3_Q;;1;X10/Y19/CHANNEL8;X11/Y19/NW_CHANNEL8;1;X12/Y14/WEST_IN1;X11/Y14/QCB_TO_CLB_WEST_IN1_CHANNEL8;1;X12/Y11/CHANNEL3;X12/Y11/CLB_TO_QCB_NORTH_OUT1_CHANNEL3;1;X12/Y10/SLICE2_LUT1;X12/Y10/SLICE2_EAST_IN_LUT1;1" *)
  (* hdlname = "i_core cpu state i_sh_right" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1123.21-1123.31" *)
  (* unused_bits = "0 1" *)
  wire \i_core.cpu.alu_rd_sel[2] ;
  (* ROUTING = "X14/Y13/CHANNEL5;X13/Y13/NE_CHANNEL5;1;X14/Y14/NORTH_IN1;X14/Y13/QCB_TO_CLB_NORTH_IN1_CHANNEL5;1;X14/Y14/SLICE3_LUT1;X14/Y14/SLICE3_NORTH_IN_LUT1;1;X14/Y14/EAST_IN2;X15/Y14/QCB_TO_CLB_EAST_IN2_CHANNEL4;1;X14/Y14/SLICE1_LUT2;X14/Y14/SLICE1_EAST_IN_LUT2;1;X10/Y12/SLICE3_LUT0;X10/Y12/SLICE3_SOUTH_IN_LUT0;1;X14/Y6/SLICE2_LUT1;X14/Y6/SLICE2_SOUTH_IN_LUT1;1;X12/Y9/CHANNEL5;X13/Y9/SW_CHANNEL5;1;X6/Y16/WEST_IN0;X5/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL5;1;X13/Y10/CHANNEL4;X13/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL4;1;X6/Y13/CHANNEL5;X7/Y13/NW_CHANNEL5;1;X6/Y18/WEST_IN1;X5/Y18/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X11/Y8/CHANNEL5;X11/Y9/EN_CHANNEL5;1;X8/Y17/CHANNEL4;X9/Y17/WE_CHANNEL4;1;X14/Y17/CHANNEL4;X13/Y17/NE_CHANNEL4;1;X13/Y16/CHANNEL4;X13/Y15/NS_CHANNEL4;1;X12/Y10/EAST_OUT1;X12/Y10/SLICE2_EAST_OUT_Q;1;X14/Y10/SLICE3_LUT1;X14/Y10/SLICE3_WEST_IN_LUT1;1;X13/Y10/CHANNEL5;X13/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL5;1;X12/Y17/CHANNEL4;X13/Y17/WE_CHANNEL4;1;X14/Y12/WEST_IN2;X13/Y12/QCB_TO_CLB_WEST_IN2_CHANNEL5;1;X6/Y18/SLICE1_LUT1;X6/Y18/SLICE1_WEST_IN_LUT1;1;X14/Y7/CHANNEL4;X13/Y7/SE_CHANNEL4;1;X8/Y9/CHANNEL5;X9/Y9/WE_CHANNEL5;1;X5/Y16/CHANNEL5;X5/Y15/NS_CHANNEL5;1;X13/Y12/CHANNEL5;X13/Y11/NS_CHANNEL5;1;X13/Y14/CHANNEL4;X13/Y13/NS_CHANNEL4;1;X8/Y18/SLICE2_LUT1;X8/Y18/SLICE2_WEST_IN_LUT1;1;X10/Y8/SLICE2_LUT1;X10/Y8/SLICE2_EAST_IN_LUT1;1;X7/Y12/CHANNEL5;X7/Y11/NS_CHANNEL5;1;X10/Y8/EAST_IN1;X11/Y8/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X6/Y16/SLICE2_LUT1;X6/Y16/SLICE2_SOUTH_IN_LUT1;1;X6/Y16/SLICE0_LUT0;X6/Y16/SLICE0_WEST_IN_LUT0;1;X10/Y12/SOUTH_IN0;X10/Y13/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X6/Y12/SLICE2_LUT1;X6/Y12/SLICE2_EAST_IN_LUT1;1;X7/Y18/CHANNEL4;X7/Y17/ES_CHANNEL4;1;X14/Y18/SLICE0_LUT0;X14/Y18/SLICE0_NORTH_IN_LUT0;1;X5/Y14/CHANNEL5;X5/Y13/ES_CHANNEL5;1;X10/Y9/CHANNEL5;X11/Y9/WE_CHANNEL5;1;X12/Y13/CHANNEL5;X13/Y13/NW_CHANNEL5;1;X6/Y17/CHANNEL4;X7/Y17/WE_CHANNEL4;1;X13/Y8/CHANNEL4;X13/Y9/SN_CHANNEL4;1;X13/Y12/CHANNEL4;X13/Y11/NS_CHANNEL4;1;X12/Y14/EAST_IN0;X13/Y14/QCB_TO_CLB_EAST_IN0_CHANNEL4;1;X12/Y12/EAST_IN1;X13/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X15/Y14/CHANNEL4;X15/Y15/SN_CHANNEL4;1;X12/Y14/SLICE1_LUT0;X12/Y14/SLICE1_EAST_IN_LUT0;1;X5/Y18/CHANNEL4;X5/Y17/ES_CHANNEL4;1;X12/Y12/SLICE3_LUT1;X12/Y12/SLICE3_EAST_IN_LUT1;1;X14/Y8/WEST_IN1;X13/Y8/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X6/Y12/SLICE3_LUT0;X6/Y12/SLICE3_SOUTH_IN_LUT0;1;X14/Y6/SOUTH_IN1;X14/Y7/QCB_TO_CLB_SOUTH_IN1_CHANNEL4;1;X7/Y10/CHANNEL5;X7/Y9/ES_CHANNEL5;1;X6/Y12/SOUTH_IN0;X6/Y13/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X14/Y12/SLICE2_LUT2;X14/Y12/SLICE2_WEST_IN_LUT2;1;X12/Y10/SLICE0_LUT0;X12/Y10/SLICE2_OUT1_to_SLICE0_IN0_FEEDBACK;1;X15/Y16/CHANNEL4;X15/Y17/WN_CHANNEL4;1;X8/Y18/WEST_IN1;X7/Y18/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X10/Y17/CHANNEL4;X11/Y17/WE_CHANNEL4;1;X14/Y10/SLICE1_LUT1;X14/Y10/SLICE1_WEST_IN_LUT1;1;X6/Y12/EAST_IN1;X7/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X12/Y10/SLICE2_Q;;1;X14/Y8/SLICE3_LUT1;X14/Y8/SLICE3_WEST_IN_LUT1;1;X14/Y10/WEST_IN1;X13/Y10/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X6/Y16/SOUTH_IN1;X6/Y17/QCB_TO_CLB_SOUTH_IN1_CHANNEL4;1;X10/Y13/CHANNEL5;X11/Y13/WE_CHANNEL5;1;X14/Y18/NORTH_IN0;X14/Y17/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1" *)
  (* hdlname = "i_core cpu state i_branch_op" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1121.21-1121.32" *)
  (* unused_bits = "1 2" *)
  wire \i_core.cpu.branch_op ;
  (* ROUTING = "X6/Y6/EAST_OUT1;X6/Y6/SLICE2_EAST_OUT_Q;1;X7/Y6/CHANNEL15;X7/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL15;1;X8/Y6/WEST_IN0;X7/Y6/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X8/Y6/SLICE2_LUT0;X8/Y6/SLICE2_WEST_IN_LUT0;1;X6/Y6/SLICE2_Q;;1;X6/Y6/SLICE2_LUT0;X6/Y6/SLICE2_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu bufreg c_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:29.16-29.19" *)
  wire \i_core.cpu.bufreg.c_r ;
  (* ROUTING = "X3/Y6/CHANNEL9;X3/Y5/ES_CHANNEL9;1;X2/Y7/CHANNEL9;X3/Y7/NW_CHANNEL9;1;X2/Y8/NORTH_IN5;X2/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL9;1;X2/Y8/SLICE_EN;X2/Y8/SLICE_EN_NORTH_IN;1;X2/Y3/CHANNEL9;X3/Y3/SW_CHANNEL9;1;X2/Y4/NORTH_IN5;X2/Y3/QCB_TO_CLB_NORTH_IN5_CHANNEL9;1;X2/Y4/SLICE_EN;X2/Y4/SLICE_EN_NORTH_IN;1;X6/Y4/SLICE_EN;X6/Y4/SLICE_EN_NORTH_IN;1;X8/Y11/CHANNEL3;X9/Y11/WE_CHANNEL3;1;X7/Y12/CHANNEL3;X7/Y11/ES_CHANNEL3;1;X6/Y13/CHANNEL3;X7/Y13/NW_CHANNEL3;1;X4/Y13/CHANNEL3;X5/Y13/WE_CHANNEL3;1;X4/Y14/NORTH_IN1;X4/Y13/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X4/Y14/SLICE3_LUT1;X4/Y14/SLICE3_NORTH_IN_LUT1;1;X2/Y10/NORTH_IN5;X2/Y9/QCB_TO_CLB_NORTH_IN5_CHANNEL9;1;X6/Y4/NORTH_IN5;X6/Y3/QCB_TO_CLB_NORTH_IN5_CHANNEL9;1;X13/Y8/CHANNEL9;X13/Y9/SN_CHANNEL9;1;X12/Y10/WEST_OUT0;X12/Y10/SLICE1_WEST_OUT_F;1;X2/Y9/CHANNEL9;X3/Y9/NW_CHANNEL9;1;X4/Y4/SLICE_EN;X4/Y4/SLICE_EN_EAST_IN;1;X6/Y6/SLICE2_LUT2;X6/Y6/SLICE2_WEST_IN_LUT2;1;X9/Y2/CHANNEL9;X9/Y3/EN_CHANNEL9;1;X8/Y6/NORTH_IN5;X8/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL9;1;X2/Y10/SLICE_EN;X2/Y10/SLICE_EN_NORTH_IN;1;X10/Y4/EAST_IN5;X11/Y4/QCB_TO_CLB_EAST_IN5_CHANNEL9;1;X6/Y3/CHANNEL9;X5/Y3/SE_CHANNEL9;1;X4/Y7/CHANNEL9;X5/Y7/NW_CHANNEL9;1;X3/Y8/CHANNEL9;X3/Y7/ES_CHANNEL9;1;X10/Y4/EAST_IN1;X11/Y4/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X10/Y3/CHANNEL9;X11/Y3/SW_CHANNEL9;1;X8/Y6/SLICE_EN;X8/Y6/SLICE_EN_NORTH_IN;1;X10/Y5/CHANNEL9;X11/Y5/WE_CHANNEL9;1;X11/Y4/CHANNEL9;X11/Y5/EN_CHANNEL9;1;X4/Y5/CHANNEL9;X5/Y5/WE_CHANNEL9;1;X4/Y4/EAST_IN5;X5/Y4/QCB_TO_CLB_EAST_IN5_CHANNEL9;1;X8/Y2/SLICE_EN;X8/Y2/SLICE_EN_EAST_IN;1;X8/Y2/EAST_IN5;X9/Y2/QCB_TO_CLB_EAST_IN5_CHANNEL9;1;X10/Y4/SLICE_EN;X10/Y4/SLICE_EN_EAST_IN;1;X8/Y5/CHANNEL9;X9/Y5/WE_CHANNEL9;1;X5/Y6/CHANNEL9;X5/Y5/ES_CHANNEL9;1;X6/Y6/WEST_IN2;X5/Y6/QCB_TO_CLB_WEST_IN2_CHANNEL9;1;X12/Y10/EAST_OUT0;X12/Y10/SLICE1_EAST_OUT_F;1;X3/Y4/CHANNEL9;X3/Y5/EN_CHANNEL9;1;X6/Y5/CHANNEL9;X7/Y5/WE_CHANNEL9;1;X10/Y11/CHANNEL3;X11/Y11/NW_CHANNEL3;1;X13/Y10/CHANNEL9;X13/Y10/CLB_TO_QCB_EAST_OUT0_CHANNEL9;1;X13/Y6/CHANNEL9;X13/Y7/SN_CHANNEL9;1;X5/Y4/CHANNEL9;X5/Y5/EN_CHANNEL9;1;X12/Y5/CHANNEL9;X13/Y5/SW_CHANNEL9;1;X11/Y10/CHANNEL3;X11/Y10/CLB_TO_QCB_WEST_OUT0_CHANNEL3;1;X12/Y10/SLICE1_F;;1;X10/Y4/SLICE1_LUT1;X10/Y4/SLICE1_EAST_IN_LUT1;1" *)
  (* hdlname = "i_core cpu state o_bufreg_en" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1107.22-1107.33" *)
  wire \i_core.cpu.bufreg_en ;
  (* ROUTING = "X12/Y7/CHANNEL10;X11/Y7/SE_CHANNEL10;1;X12/Y8/NORTH_IN2;X12/Y7/QCB_TO_CLB_NORTH_IN2_CHANNEL10;1;X12/Y8/SLICE3_LUT2;X12/Y8/SLICE3_NORTH_IN_LUT2;1;X9/Y4/CHANNEL10;X9/Y3/ES_CHANNEL10;1;X10/Y4/WEST_IN1;X9/Y4/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X10/Y4/SLICE0_LUT1;X10/Y4/SLICE0_WEST_IN_LUT1;1;X10/Y3/CHANNEL10;X11/Y3/SW_CHANNEL10;1;X11/Y8/CHANNEL10;X11/Y9/SN_CHANNEL10;1;X11/Y4/CHANNEL10;X11/Y5/SN_CHANNEL10;1;X11/Y10/CHANNEL10;X11/Y11/SN_CHANNEL10;1;X11/Y12/CHANNEL10;X11/Y12/CLB_TO_QCB_WEST_OUT1_CHANNEL10;1;X12/Y12/WEST_OUT1;X12/Y12/SLICE0_WEST_OUT_Q;1;X11/Y6/CHANNEL10;X11/Y7/SN_CHANNEL10;1;X12/Y12/SLICE0_Q;;1;X12/Y12/SLICE2_LUT1;X12/Y12/SLICE0_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core cpu decode o_bufreg_sh_signed" *)
  (* src = "/home/stabo/servisia/out/servisia.v:441.21-441.39" *)
  wire \i_core.cpu.bufreg_sh_signed ;
  (* ROUTING = "X9/Y6/CHANNEL4;X9/Y7/SN_CHANNEL4;1;X8/Y5/CHANNEL4;X9/Y5/SW_CHANNEL4;1;X6/Y5/CHANNEL4;X7/Y5/WE_CHANNEL4;1;X5/Y6/CHANNEL4;X5/Y5/ES_CHANNEL4;1;X5/Y8/CHANNEL4;X5/Y7/NS_CHANNEL4;1;X5/Y10/CHANNEL4;X5/Y9/NS_CHANNEL4;1;X4/Y10/EAST_IN0;X5/Y10/QCB_TO_CLB_EAST_IN0_CHANNEL4;1;X4/Y10/SLICE3_LUT0;X4/Y10/SLICE3_EAST_IN_LUT0;1;X10/Y10/WEST_OUT1;X10/Y10/SLICE2_WEST_OUT_Q;1;X14/Y8/SLICE1_LUT1;X14/Y8/SLICE1_SOUTH_IN_LUT1;1;X9/Y10/CHANNEL4;X9/Y10/CLB_TO_QCB_WEST_OUT1_CHANNEL4;1;X8/Y16/SLICE2_LUT0;X8/Y16/SLICE2_NORTH_IN_LUT0;1;X8/Y15/CHANNEL4;X9/Y15/NW_CHANNEL4;1;X11/Y6/CHANNEL4;X11/Y7/WN_CHANNEL4;1;X9/Y8/CHANNEL4;X9/Y9/SN_CHANNEL4;1;X9/Y14/CHANNEL4;X9/Y13/NS_CHANNEL4;1;X8/Y14/SLICE3_LUT0;X8/Y14/SLICE3_EAST_IN_LUT0;1;X9/Y12/CHANNEL4;X9/Y11/NS_CHANNEL4;1;X12/Y9/CHANNEL4;X11/Y9/EW_CHANNEL4;1;X12/Y6/WEST_IN1;X11/Y6/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X10/Y10/SLICE0_LUT0;X10/Y10/SLICE2_OUT1_to_SLICE0_IN0_FEEDBACK;1;X10/Y10/SLICE1_LUT0;X10/Y10/SLICE2_OUT1_to_SLICE1_IN0_FEEDBACK;1;X10/Y7/CHANNEL4;X9/Y7/SE_CHANNEL4;1;X14/Y9/CHANNEL4;X13/Y9/EW_CHANNEL4;1;X8/Y16/NORTH_IN0;X8/Y15/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X10/Y10/SLICE3_LUT0;X10/Y10/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1;X8/Y14/EAST_IN0;X9/Y14/QCB_TO_CLB_EAST_IN0_CHANNEL4;1;X14/Y8/SOUTH_IN1;X14/Y9/QCB_TO_CLB_SOUTH_IN1_CHANNEL4;1;X12/Y6/SLICE0_LUT1;X12/Y6/SLICE0_WEST_IN_LUT1;1;X10/Y9/CHANNEL4;X9/Y9/SE_CHANNEL4;1;X10/Y10/SLICE2_Q;;1" *)
  (* hdlname = "i_core cpu state o_cnt_done" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1106.21-1106.31" *)
  wire \i_core.cpu.cnt_done ;
  (* ROUTING = "X6/Y12/SLICE0_F;;1;X6/Y12/SLICE0_D;X6/Y12/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core cpu ctrl new_pc" *)
  (* src = "/home/stabo/servisia/out/servisia.v:370.15-370.21" *)
  wire \i_core.cpu.ctrl.new_pc ;
  (* ROUTING = "X4/Y14/SLICE1_LUT1;X4/Y14/SLICE1_OUT1_to_SLICE1_IN1_FEEDBACK;1;X4/Y14/SLICE1_Q;;1;X4/Y14/SLICE2_LUT1;X4/Y14/SLICE1_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core cpu ctrl pc_plus_4_cy_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:361.15-361.29" *)
  wire \i_core.cpu.ctrl.pc_plus_4_cy_r ;
  (* ROUTING = "X4/Y12/SLICE0_LUT0;X4/Y12/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1;X4/Y12/SLICE0_Q;;1;X4/Y12/SLICE2_LUT0;X4/Y12/SLICE0_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu ctrl pc_plus_offset_cy_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:364.15-364.34" *)
  wire \i_core.cpu.ctrl.pc_plus_offset_cy_r ;
  (* ROUTING = "X5/Y18/CHANNEL1;X5/Y17/NS_CHANNEL1;1;X6/Y19/CHANNEL1;X5/Y19/NE_CHANNEL1;1;X6/Y18/SOUTH_IN2;X6/Y19/QCB_TO_CLB_SOUTH_IN2_CHANNEL1;1;X6/Y18/SLICE1_LUT2;X6/Y18/SLICE1_SOUTH_IN_LUT2;1;X8/Y18/SLICE2_LUT3;X8/Y18/SLICE2_NORTH_IN_LUT3;1;X12/Y12/SLICE1_LUT2;X12/Y12/SLICE1_EAST_IN_LUT2;1;X6/Y15/CHANNEL1;X7/Y15/WE_CHANNEL1;1;X14/Y6/SOUTH_OUT1;X14/Y6/SLICE2_SOUTH_OUT_Q;1;X14/Y18/SLICE0_LUT1;X14/Y18/SLICE0_NORTH_IN_LUT1;1;X10/Y12/WEST_IN0;X9/Y12/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X10/Y12/SLICE2_LUT0;X10/Y12/SLICE2_WEST_IN_LUT0;1;X9/Y10/CHANNEL1;X9/Y9/NS_CHANNEL1;1;X14/Y18/NORTH_IN1;X14/Y17/QCB_TO_CLB_NORTH_IN1_CHANNEL1;1;X14/Y10/WEST_IN3;X13/Y10/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X13/Y10/CHANNEL12;X13/Y9/NS_CHANNEL12;1;X8/Y15/CHANNEL1;X9/Y15/NW_CHANNEL1;1;X8/Y7/CHANNEL1;X9/Y7/WE_CHANNEL1;1;X6/Y12/SLICE2_LUT2;X6/Y12/SLICE2_WEST_IN_LUT2;1;X14/Y7/CHANNEL1;X14/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL1;1;X14/Y13/CHANNEL1;X13/Y13/SE_CHANNEL1;1;X13/Y12/CHANNEL12;X13/Y11/NS_CHANNEL12;1;X8/Y17/CHANNEL1;X9/Y17/NW_CHANNEL1;1;X5/Y12/CHANNEL1;X5/Y11/NS_CHANNEL1;1;X10/Y17/CHANNEL1;X9/Y17/NE_CHANNEL1;1;X13/Y14/CHANNEL1;X13/Y15/SN_CHANNEL1;1;X6/Y16/SLICE2_LUT2;X6/Y16/SLICE2_WEST_IN_LUT2;1;X9/Y8/CHANNEL1;X9/Y7/ES_CHANNEL1;1;X10/Y7/CHANNEL1;X11/Y7/WE_CHANNEL1;1;X9/Y14/CHANNEL1;X9/Y13/NS_CHANNEL1;1;X6/Y7/CHANNEL1;X7/Y7/WE_CHANNEL1;1;X12/Y17/CHANNEL1;X11/Y17/EW_CHANNEL1;1;X14/Y16/SLICE2_LUT2;X14/Y16/SLICE2_WEST_IN_LUT2;1;X14/Y12/SLICE1_LUT2;X14/Y12/SLICE1_SOUTH_IN_LUT2;1;X9/Y16/CHANNEL1;X9/Y15/NS_CHANNEL1;1;X10/Y8/SLICE2_LUT2;X10/Y8/SLICE2_WEST_IN_LUT2;1;X13/Y16/CHANNEL1;X13/Y17/WN_CHANNEL1;1;X13/Y8/CHANNEL12;X13/Y7/ES_CHANNEL12;1;X5/Y10/CHANNEL1;X5/Y9/NS_CHANNEL1;1;X14/Y10/SLICE3_LUT3;X14/Y10/SLICE3_WEST_IN_LUT3;1;X14/Y17/CHANNEL1;X13/Y17/EW_CHANNEL1;1;X8/Y14/EAST_IN3;X9/Y14/QCB_TO_CLB_EAST_IN3_CHANNEL1;1;X14/Y14/NORTH_IN3;X14/Y13/QCB_TO_CLB_NORTH_IN3_CHANNEL1;1;X6/Y16/WEST_IN2;X5/Y16/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X6/Y10/SLICE0_LUT2;X6/Y10/SLICE0_WEST_IN_LUT2;1;X6/Y16/SLICE3_LUT1;X6/Y16/SLICE3_NORTH_IN_LUT1;1;X8/Y14/SLICE0_LUT3;X8/Y14/SLICE0_EAST_IN_LUT3;1;X12/Y7/CHANNEL1;X13/Y7/WE_CHANNEL1;1;X6/Y16/NORTH_IN1;X6/Y15/QCB_TO_CLB_NORTH_IN1_CHANNEL1;1;X10/Y8/WEST_IN2;X9/Y8/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X14/Y12/SOUTH_IN2;X14/Y13/QCB_TO_CLB_SOUTH_IN2_CHANNEL1;1;X14/Y6/SLICE2_Q;;1;X9/Y12/CHANNEL1;X9/Y11/NS_CHANNEL1;1;X5/Y16/CHANNEL1;X5/Y15/ES_CHANNEL1;1;X14/Y7/CHANNEL12;X14/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL12;1;X6/Y10/WEST_IN2;X5/Y10/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X14/Y14/SLICE3_LUT3;X14/Y14/SLICE3_NORTH_IN_LUT3;1;X6/Y12/WEST_IN2;X5/Y12/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X12/Y12/EAST_IN2;X13/Y12/QCB_TO_CLB_EAST_IN2_CHANNEL12;1;X5/Y8/CHANNEL1;X5/Y7/ES_CHANNEL1;1;X14/Y16/WEST_IN2;X13/Y16/QCB_TO_CLB_WEST_IN2_CHANNEL1;1;X8/Y18/NORTH_IN3;X8/Y17/QCB_TO_CLB_NORTH_IN3_CHANNEL1;1" *)
  (* hdlname = "i_core cpu decode opcode" *)
  (* src = "/home/stabo/servisia/out/servisia.v:477.14-477.20" *)
  wire \i_core.cpu.decode.opcode[0] ;
  (* ROUTING = "X15/Y14/CHANNEL3;X15/Y13/NS_CHANNEL3;1;X15/Y16/CHANNEL3;X15/Y15/NS_CHANNEL3;1;X14/Y16/EAST_IN1;X15/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X14/Y16/SLICE2_LUT1;X14/Y16/SLICE2_EAST_IN_LUT1;1;X8/Y14/EAST_IN1;X9/Y14/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X8/Y14/SLICE0_LUT1;X8/Y14/SLICE0_EAST_IN_LUT1;1;X15/Y12/CHANNEL3;X15/Y11/NS_CHANNEL3;1;X6/Y12/WEST_IN0;X5/Y12/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X8/Y9/CHANNEL3;X9/Y9/WE_CHANNEL3;1;X10/Y8/SOUTH_IN0;X10/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL3;1;X7/Y10/CHANNEL3;X7/Y9/ES_CHANNEL3;1;X6/Y10/SLICE0_LUT1;X6/Y10/SLICE0_EAST_IN_LUT1;1;X15/Y8/CHANNEL3;X15/Y7/WS_CHANNEL3;1;X14/Y6/WEST_OUT1;X14/Y6/SLICE1_WEST_OUT_Q;1;X9/Y14/CHANNEL3;X9/Y13/NS_CHANNEL3;1;X11/Y8/CHANNEL3;X11/Y7/ES_CHANNEL3;1;X6/Y12/SLICE2_LUT0;X6/Y12/SLICE2_WEST_IN_LUT0;1;X13/Y6/CHANNEL3;X13/Y6/CLB_TO_QCB_WEST_OUT1_CHANNEL3;1;X6/Y10/EAST_IN1;X7/Y10/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X6/Y11/CHANNEL3;X7/Y11/NW_CHANNEL3;1;X15/Y10/CHANNEL3;X15/Y9/NS_CHANNEL3;1;X14/Y12/SLICE1_LUT1;X14/Y12/SLICE1_EAST_IN_LUT1;1;X12/Y7/CHANNEL3;X13/Y7/NW_CHANNEL3;1;X10/Y8/SLICE2_LUT0;X10/Y8/SLICE2_SOUTH_IN_LUT0;1;X9/Y10/CHANNEL3;X9/Y9/ES_CHANNEL3;1;X14/Y12/EAST_IN1;X15/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X9/Y12/CHANNEL3;X9/Y11/NS_CHANNEL3;1;X14/Y7/CHANNEL3;X13/Y7/NE_CHANNEL3;1;X10/Y9/CHANNEL3;X11/Y9/NW_CHANNEL3;1;X5/Y12/CHANNEL3;X5/Y11/ES_CHANNEL3;1;X14/Y6/SLICE1_Q;;1" *)
  (* hdlname = "i_core cpu decode opcode" *)
  (* src = "/home/stabo/servisia/out/servisia.v:477.14-477.20" *)
  wire \i_core.cpu.decode.opcode[1] ;
  (* ROUTING = "X6/Y17/CHANNEL2;X7/Y17/NW_CHANNEL2;1;X6/Y18/NORTH_IN0;X6/Y17/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X6/Y18/SLICE1_LUT0;X6/Y18/SLICE1_NORTH_IN_LUT0;1;X6/Y16/SLICE3_LUT0;X6/Y16/SLICE3_EAST_IN_LUT0;1;X15/Y16/CHANNEL8;X15/Y15/NS_CHANNEL8;1;X14/Y14/SLICE1_LUT0;X14/Y14/SLICE1_EAST_IN_LUT0;1;X6/Y10/SLICE0_LUT0;X6/Y10/SLICE0_EAST_IN_LUT0;1;X12/Y8/EAST_IN0;X13/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL10;1;X15/Y10/CHANNEL8;X15/Y9/NS_CHANNEL8;1;X6/Y12/SLICE1_LUT0;X6/Y12/SLICE1_EAST_IN_LUT0;1;X8/Y14/NORTH_IN0;X8/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X14/Y5/CHANNEL2;X14/Y5/CLB_TO_QCB_NORTH_OUT1_CHANNEL2;1;X14/Y10/EAST_IN0;X15/Y10/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X8/Y13/CHANNEL8;X9/Y13/NW_CHANNEL8;1;X8/Y18/SLICE2_LUT0;X8/Y18/SLICE2_NORTH_IN_LUT0;1;X12/Y5/CHANNEL2;X13/Y5/WE_CHANNEL2;1;X15/Y14/CHANNEL8;X15/Y13/NS_CHANNEL8;1;X15/Y12/CHANNEL8;X15/Y11/NS_CHANNEL8;1;X6/Y10/EAST_IN0;X7/Y10/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X10/Y5/CHANNEL2;X11/Y5/WE_CHANNEL2;1;X6/Y16/SLICE2_LUT0;X6/Y16/SLICE2_EAST_IN_LUT0;1;X15/Y6/CHANNEL8;X15/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL8;1;X6/Y12/EAST_IN0;X7/Y12/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X14/Y8/SLICE3_LUT0;X14/Y8/SLICE3_NORTH_IN_LUT0;1;X12/Y11/CHANNEL8;X13/Y11/WE_CHANNEL8;1;X8/Y14/SLICE0_LUT0;X8/Y14/SLICE0_NORTH_IN_LUT0;1;X14/Y16/EAST_IN0;X15/Y16/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X8/Y5/CHANNEL2;X9/Y5/WE_CHANNEL2;1;X14/Y10/SLICE3_LUT0;X14/Y10/SLICE3_EAST_IN_LUT0;1;X13/Y8/CHANNEL10;X13/Y7/ES_CHANNEL10;1;X6/Y16/EAST_IN0;X7/Y16/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X7/Y6/CHANNEL2;X7/Y5/ES_CHANNEL2;1;X7/Y16/CHANNEL2;X7/Y15/NS_CHANNEL2;1;X14/Y16/SLICE2_LUT0;X14/Y16/SLICE2_EAST_IN_LUT0;1;X14/Y6/EAST_OUT1;X14/Y6/SLICE0_EAST_OUT_Q;1;X14/Y14/EAST_IN0;X15/Y14/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X10/Y11/CHANNEL8;X11/Y11/WE_CHANNEL8;1;X7/Y12/CHANNEL2;X7/Y11/NS_CHANNEL2;1;X15/Y6/CHANNEL10;X15/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X14/Y6/NORTH_OUT1;X14/Y6/SLICE0_NORTH_OUT_Q;1;X7/Y8/CHANNEL2;X7/Y7/NS_CHANNEL2;1;X9/Y12/CHANNEL8;X9/Y11/ES_CHANNEL8;1;X14/Y12/SLICE2_LUT0;X14/Y12/SLICE2_NORTH_IN_LUT0;1;X13/Y12/CHANNEL8;X13/Y11/ES_CHANNEL8;1;X8/Y17/CHANNEL2;X7/Y17/NE_CHANNEL2;1;X14/Y12/NORTH_IN0;X14/Y11/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X12/Y12/EAST_IN0;X13/Y12/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X14/Y7/CHANNEL10;X15/Y7/NW_CHANNEL10;1;X12/Y12/SLICE3_LUT0;X12/Y12/SLICE3_EAST_IN_LUT0;1;X14/Y6/SLICE0_Q;;1;X14/Y12/SLICE1_LUT0;X14/Y12/SLICE1_NORTH_IN_LUT0;1;X14/Y8/NORTH_IN0;X14/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X7/Y10/CHANNEL2;X7/Y9/NS_CHANNEL2;1;X7/Y14/CHANNEL2;X7/Y13/NS_CHANNEL2;1;X8/Y18/NORTH_IN0;X8/Y17/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X14/Y6/SLICE2_LUT0;X14/Y6/SLICE0_OUT1_to_SLICE2_IN0_FEEDBACK;1;X15/Y8/CHANNEL8;X15/Y7/NS_CHANNEL8;1;X12/Y8/SLICE2_LUT0;X12/Y8/SLICE2_EAST_IN_LUT0;1;X14/Y10/SLICE1_LUT0;X14/Y10/SLICE1_EAST_IN_LUT0;1;X14/Y11/CHANNEL8;X15/Y11/NW_CHANNEL8;1;X14/Y14/SLICE3_LUT0;X14/Y14/SLICE3_EAST_IN_LUT0;1" *)
  (* hdlname = "i_core cpu decode opcode" *)
  (* src = "/home/stabo/servisia/out/servisia.v:477.14-477.20" *)
  wire \i_core.cpu.decode.opcode[2] ;
  (* ROUTING = "X12/Y12/SLICE2_Q;;1;X12/Y12/SLICE3_LUT3;X12/Y12/SLICE2_OUT1_to_SLICE3_IN3_FEEDBACK;1" *)
  (* hdlname = "i_core cpu ebreak" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1352.11-1352.17" *)
  wire \i_core.cpu.ebreak ;
  (* ROUTING = "X14/Y12/SLICE0_Q;;1;X14/Y12/SOUTH_OUT1;X14/Y12/SLICE0_SOUTH_OUT_Q;1;X14/Y13/CHANNEL13;X14/Y13/CLB_TO_QCB_SOUTH_OUT1_CHANNEL13;1;X15/Y14/CHANNEL13;X15/Y13/WS_CHANNEL13;1;X14/Y15/CHANNEL13;X15/Y15/NW_CHANNEL13;1;X13/Y16/CHANNEL13;X13/Y15/ES_CHANNEL13;1;X14/Y16/WEST_IN0;X13/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL13;1;X14/Y16/SLICE3_LUT0;X14/Y16/SLICE3_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core cpu immdec imm19_12_20" *)
  (* src = "/home/stabo/servisia/out/servisia.v:801.15-801.26" *)
  wire \i_core.cpu.immdec.imm19_12_20[0] ;
  (* ROUTING = "X2/Y12/SLICE3_Q;;1;X2/Y12/SOUTH_OUT1;X2/Y12/SLICE3_SOUTH_OUT_Q;1;X2/Y13/CHANNEL13;X2/Y13/CLB_TO_QCB_SOUTH_OUT1_CHANNEL13;1;X4/Y13/CHANNEL13;X3/Y13/EW_CHANNEL13;1;X6/Y13/CHANNEL13;X5/Y13/EW_CHANNEL13;1;X8/Y13/CHANNEL13;X7/Y13/EW_CHANNEL13;1;X10/Y13/CHANNEL13;X9/Y13/EW_CHANNEL13;1;X12/Y13/CHANNEL13;X11/Y13/EW_CHANNEL13;1;X13/Y12/CHANNEL13;X13/Y13/WN_CHANNEL13;1;X14/Y11/CHANNEL13;X13/Y11/SE_CHANNEL13;1;X14/Y12/NORTH_IN1;X14/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL13;1;X14/Y12/SLICE0_LUT1;X14/Y12/SLICE0_NORTH_IN_LUT1;1" *)
  (* hdlname = "i_core cpu immdec imm19_12_20" *)
  (* src = "/home/stabo/servisia/out/servisia.v:801.15-801.26" *)
  wire \i_core.cpu.immdec.imm19_12_20[1] ;
  (* ROUTING = "X2/Y12/SLICE2_Q;;1;X2/Y12/SLICE3_LUT1;X2/Y12/SLICE2_OUT1_to_SLICE3_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core cpu immdec imm19_12_20" *)
  (* src = "/home/stabo/servisia/out/servisia.v:801.15-801.26" *)
  wire \i_core.cpu.immdec.imm19_12_20[2] ;
  (* ROUTING = "X2/Y12/SLICE1_Q;;1;X2/Y12/SLICE2_LUT1;X2/Y12/SLICE1_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core cpu immdec imm19_12_20" *)
  (* src = "/home/stabo/servisia/out/servisia.v:801.15-801.26" *)
  wire \i_core.cpu.immdec.imm19_12_20[3] ;
  (* ROUTING = "X4/Y15/CHANNEL6;X5/Y15/WE_CHANNEL6;1;X3/Y14/CHANNEL6;X3/Y15/EN_CHANNEL6;1;X3/Y12/CHANNEL6;X3/Y13/SN_CHANNEL6;1;X3/Y10/CHANNEL6;X3/Y11/SN_CHANNEL6;1;X4/Y9/CHANNEL6;X3/Y9/SE_CHANNEL6;1;X6/Y9/CHANNEL6;X5/Y9/EW_CHANNEL6;1;X8/Y9/CHANNEL6;X7/Y9/EW_CHANNEL6;1;X8/Y8/SOUTH_IN1;X8/Y9/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X8/Y8/SLICE0_LUT1;X8/Y8/SLICE0_SOUTH_IN_LUT1;1;X6/Y14/SLICE0_LUT1;X6/Y14/SLICE0_SOUTH_IN_LUT1;1;X14/Y15/CHANNEL6;X15/Y15/NW_CHANNEL6;1;X16/Y14/WEST_OUT1;X16/Y14/SLICE1_WEST_OUT_Q;1;X12/Y15/CHANNEL6;X13/Y15/WE_CHANNEL6;1;X10/Y15/CHANNEL6;X11/Y15/WE_CHANNEL6;1;X6/Y15/CHANNEL6;X7/Y15/WE_CHANNEL6;1;X15/Y14/CHANNEL6;X15/Y14/CLB_TO_QCB_WEST_OUT1_CHANNEL6;1;X8/Y15/CHANNEL6;X9/Y15/WE_CHANNEL6;1;X6/Y14/SOUTH_IN1;X6/Y15/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X16/Y14/SLICE1_Q;;1" *)
  (* hdlname = "i_core cpu immdec imm30_25" *)
  (* src = "/home/stabo/servisia/out/servisia.v:803.15-803.23" *)
  wire \i_core.cpu.immdec.imm30_25[0] ;
  (* ROUTING = "X16/Y14/SLICE0_Q;;1;X16/Y14/SLICE1_LUT0;X16/Y14/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu immdec imm30_25" *)
  (* src = "/home/stabo/servisia/out/servisia.v:803.15-803.23" *)
  wire \i_core.cpu.immdec.imm30_25[1] ;
  (* ROUTING = "X16/Y16/SLICE3_Q;;1;X16/Y16/NORTH_OUT1;X16/Y16/SLICE3_NORTH_OUT_Q;1;X16/Y15/CHANNEL13;X16/Y15/CLB_TO_QCB_NORTH_OUT1_CHANNEL13;1;X16/Y14/SOUTH_IN0;X16/Y15/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1;X16/Y14/SLICE0_LUT0;X16/Y14/SLICE0_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core cpu immdec imm30_25" *)
  (* src = "/home/stabo/servisia/out/servisia.v:803.15-803.23" *)
  wire \i_core.cpu.immdec.imm30_25[2] ;
  (* ROUTING = "X16/Y16/SLICE2_Q;;1;X16/Y16/SLICE3_LUT0;X16/Y16/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu immdec imm30_25" *)
  (* src = "/home/stabo/servisia/out/servisia.v:803.15-803.23" *)
  wire \i_core.cpu.immdec.imm30_25[3] ;
  (* ROUTING = "X16/Y16/SLICE1_Q;;1;X16/Y16/SLICE2_LUT0;X16/Y16/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu immdec imm30_25" *)
  (* src = "/home/stabo/servisia/out/servisia.v:803.15-803.23" *)
  wire \i_core.cpu.immdec.imm30_25[4] ;
  (* ROUTING = "X16/Y16/SLICE0_Q;;1;X16/Y16/SLICE1_LUT1;X16/Y16/SLICE0_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core cpu immdec imm30_25" *)
  (* src = "/home/stabo/servisia/out/servisia.v:803.15-803.23" *)
  wire \i_core.cpu.immdec.imm30_25[5] ;
  (* ROUTING = "X13/Y12/CHANNEL3;X13/Y12/CLB_TO_QCB_EAST_OUT1_CHANNEL3;1;X13/Y14/CHANNEL3;X13/Y13/NS_CHANNEL3;1;X14/Y14/WEST_IN0;X13/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X14/Y14/SLICE0_LUT0;X14/Y14/SLICE0_WEST_IN_LUT0;1;X12/Y12/SLICE1_Q;;1;X12/Y12/EAST_OUT1;X12/Y12/SLICE1_EAST_OUT_Q;1;X14/Y12/WEST_IN3;X13/Y12/QCB_TO_CLB_WEST_IN3_CHANNEL6;1;X13/Y12/CHANNEL6;X13/Y12/CLB_TO_QCB_EAST_OUT1_CHANNEL6;1;X14/Y12/SLICE2_LUT3;X14/Y12/SLICE2_WEST_IN_LUT3;1" *)
  (* hdlname = "i_core cpu immdec imm31" *)
  (* src = "/home/stabo/servisia/out/servisia.v:799.15-799.20" *)
  wire \i_core.cpu.immdec.imm31 ;
  (* ROUTING = "X14/Y14/SOUTH_OUT1;X14/Y14/SLICE0_SOUTH_OUT_Q;1;X14/Y15/CHANNEL10;X14/Y15/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X14/Y16/NORTH_IN0;X14/Y15/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X14/Y16/SLICE0_LUT0;X14/Y16/SLICE0_NORTH_IN_LUT0;1;X14/Y14/SLICE0_Q;;1;X14/Y14/SLICE2_LUT1;X14/Y14/SLICE0_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core cpu immdec imm7" *)
  (* src = "/home/stabo/servisia/out/servisia.v:802.15-802.19" *)
  wire \i_core.cpu.immdec.imm7 ;
  (* ROUTING = "X10/Y10/NORTH_OUT1;X10/Y10/SLICE3_NORTH_OUT_Q;1;X10/Y9/CHANNEL8;X10/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL8;1;X9/Y10/CHANNEL8;X9/Y9/ES_CHANNEL8;1;X8/Y11/CHANNEL8;X9/Y11/NW_CHANNEL8;1;X6/Y11/CHANNEL8;X7/Y11/WE_CHANNEL8;1;X6/Y12/NORTH_IN0;X6/Y11/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X6/Y12/SLICE0_LUT0;X6/Y12/SLICE0_NORTH_IN_LUT0;1;X10/Y10/SLICE3_LUT1;X10/Y10/SLICE3_OUT1_to_SLICE3_IN1_FEEDBACK;1;X10/Y10/SLICE3_Q;;1" *)
  (* hdlname = "i_core cpu state o_ctrl_jump" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1109.21-1109.32" *)
  wire \i_core.cpu.jump ;
  (* ROUTING = "X14/Y5/CHANNEL7;X13/Y5/NE_CHANNEL7;1;X14/Y6/NORTH_IN3;X14/Y5/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X14/Y6/SLICE3_LUT3;X14/Y6/SLICE3_NORTH_IN_LUT3;1;X12/Y8/EAST_IN3;X13/Y8/QCB_TO_CLB_EAST_IN3_CHANNEL7;1;X12/Y8/SLICE0_LUT3;X12/Y8/SLICE0_EAST_IN_LUT3;1;X4/Y14/NORTH_IN0;X4/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL12;1;X4/Y13/CHANNEL12;X5/Y13/WE_CHANNEL12;1;X9/Y8/CHANNEL12;X9/Y7/NS_CHANNEL12;1;X12/Y4/SLICE2_LUT2;X12/Y4/SLICE2_NORTH_IN_LUT2;1;X10/Y3/CHANNEL7;X9/Y3/SE_CHANNEL7;1;X12/Y14/SLICE2_LUT2;X12/Y14/SLICE2_NORTH_IN_LUT2;1;X11/Y4/CHANNEL12;X11/Y5/WN_CHANNEL12;1;X9/Y12/CHANNEL12;X9/Y11/NS_CHANNEL12;1;X12/Y3/CHANNEL12;X11/Y3/SE_CHANNEL12;1;X13/Y6/CHANNEL7;X13/Y5/NS_CHANNEL7;1;X8/Y13/CHANNEL12;X9/Y13/NW_CHANNEL12;1;X14/Y2/SLICE1_LUT3;X14/Y2/SLICE1_SOUTH_IN_LUT3;1;X13/Y4/CHANNEL7;X13/Y3/WS_CHANNEL7;1;X10/Y13/CHANNEL12;X9/Y13/NE_CHANNEL12;1;X9/Y4/CHANNEL7;X9/Y4/CLB_TO_QCB_EAST_OUT1_CHANNEL7;1;X14/Y2/SOUTH_IN3;X14/Y3/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X10/Y5/CHANNEL12;X9/Y5/NE_CHANNEL12;1;X6/Y13/CHANNEL12;X7/Y13/WE_CHANNEL12;1;X8/Y4/EAST_OUT1;X8/Y4/SLICE1_EAST_OUT_Q;1;X9/Y4/CHANNEL12;X9/Y4/CLB_TO_QCB_EAST_OUT1_CHANNEL12;1;X8/Y4/SLICE1_LUT1;X8/Y4/SLICE1_OUT1_to_SLICE1_IN1_FEEDBACK;1;X9/Y10/CHANNEL12;X9/Y9/NS_CHANNEL12;1;X12/Y4/NORTH_IN2;X12/Y3/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X8/Y14/NORTH_IN2;X8/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X4/Y14/SLICE3_LUT0;X4/Y14/SLICE3_NORTH_IN_LUT0;1;X12/Y3/CHANNEL7;X11/Y3/EW_CHANNEL7;1;X12/Y14/NORTH_IN2;X12/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X13/Y8/CHANNEL7;X13/Y7/NS_CHANNEL7;1;X12/Y13/CHANNEL12;X11/Y13/EW_CHANNEL12;1;X8/Y14/SLICE1_LUT2;X8/Y14/SLICE1_NORTH_IN_LUT2;1;X9/Y6/CHANNEL12;X9/Y5/NS_CHANNEL12;1;X14/Y3/CHANNEL12;X13/Y3/EW_CHANNEL12;1;X8/Y4/SLICE1_Q;;1" *)
  (* hdlname = "i_core cpu o_ext_rs1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1335.23-1335.32" *)
  wire \i_core.cpu.lsb[0] ;
  (* ROUTING = "X7/Y4/CHANNEL13;X7/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL13;1;X7/Y6/CHANNEL13;X7/Y5/NS_CHANNEL13;1;X7/Y8/CHANNEL13;X7/Y7/NS_CHANNEL13;1;X7/Y10/CHANNEL13;X7/Y9/NS_CHANNEL13;1;X7/Y12/CHANNEL13;X7/Y11/NS_CHANNEL13;1;X7/Y14/CHANNEL13;X7/Y13/NS_CHANNEL13;1;X8/Y14/WEST_IN0;X7/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL13;1;X8/Y14/SLICE2_LUT0;X8/Y14/SLICE2_WEST_IN_LUT0;1;X12/Y8/SLICE0_LUT0;X12/Y8/SLICE0_NORTH_IN_LUT0;1;X14/Y2/SLICE1_LUT1;X14/Y2/SLICE1_SOUTH_IN_LUT1;1;X10/Y7/CHANNEL8;X9/Y7/EW_CHANNEL8;1;X12/Y7/CHANNEL8;X11/Y7/EW_CHANNEL8;1;X14/Y6/SLICE3_LUT2;X14/Y6/SLICE3_NORTH_IN_LUT2;1;X14/Y2/SOUTH_IN1;X14/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X7/Y4/CHANNEL8;X7/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL8;1;X10/Y5/CHANNEL10;X9/Y5/EW_CHANNEL10;1;X11/Y4/CHANNEL3;X11/Y5/WN_CHANNEL3;1;X7/Y4/CHANNEL3;X7/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL3;1;X10/Y1/CHANNEL10;X9/Y1/EW_CHANNEL10;1;X12/Y4/WEST_IN0;X11/Y4/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X8/Y4/WEST_OUT1;X8/Y4/SLICE2_WEST_OUT_Q;1;X14/Y5/CHANNEL10;X13/Y5/EW_CHANNEL10;1;X10/Y5/CHANNEL3;X9/Y5/EW_CHANNEL3;1;X8/Y1/CHANNEL10;X7/Y1/SE_CHANNEL10;1;X14/Y6/NORTH_IN2;X14/Y5/QCB_TO_CLB_NORTH_IN2_CHANNEL10;1;X8/Y5/CHANNEL10;X7/Y5/NE_CHANNEL10;1;X11/Y2/CHANNEL10;X11/Y1/WS_CHANNEL10;1;X12/Y8/NORTH_IN0;X12/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X7/Y6/CHANNEL8;X7/Y5/NS_CHANNEL8;1;X7/Y2/CHANNEL10;X7/Y3/SN_CHANNEL10;1;X12/Y3/CHANNEL10;X11/Y3/NE_CHANNEL10;1;X12/Y4/SLICE2_LUT0;X12/Y4/SLICE2_WEST_IN_LUT0;1;X7/Y4/CHANNEL10;X7/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL10;1;X12/Y5/CHANNEL10;X11/Y5/EW_CHANNEL10;1;X14/Y3/CHANNEL10;X13/Y3/EW_CHANNEL10;1;X8/Y5/CHANNEL3;X7/Y5/NE_CHANNEL3;1;X8/Y7/CHANNEL8;X7/Y7/NE_CHANNEL8;1;X8/Y4/SLICE2_LUT0;X8/Y4/SLICE2_OUT1_to_SLICE2_IN0_FEEDBACK;1;X8/Y4/SLICE1_LUT0;X8/Y4/SLICE2_OUT1_to_SLICE1_IN0_FEEDBACK;1;X8/Y4/SLICE2_Q;;1" *)
  (* hdlname = "i_core cpu state i_ctrl_misalign" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1111.21-1111.36" *)
  wire \i_core.cpu.lsb[1] ;
  (* ROUTING = "X14/Y5/CHANNEL15;X13/Y5/SE_CHANNEL15;1;X14/Y6/NORTH_IN1;X14/Y5/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X14/Y6/SLICE3_LUT1;X14/Y6/SLICE3_NORTH_IN_LUT1;1;X14/Y13/CHANNEL6;X15/Y13/NW_CHANNEL6;1;X12/Y13/CHANNEL6;X13/Y13/WE_CHANNEL6;1;X10/Y13/CHANNEL6;X11/Y13/WE_CHANNEL6;1;X10/Y12/SOUTH_IN1;X10/Y13/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X10/Y12/SLICE1_LUT1;X10/Y12/SLICE1_SOUTH_IN_LUT1;1;X10/Y7/CHANNEL15;X11/Y7/WE_CHANNEL15;1;X13/Y6/CHANNEL6;X13/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL6;1;X10/Y8/SLICE0_LUT1;X10/Y8/SLICE0_NORTH_IN_LUT1;1;X12/Y12/NORTH_IN2;X12/Y11/QCB_TO_CLB_NORTH_IN2_CHANNEL6;1;X12/Y6/SLICE1_LUT2;X12/Y6/SLICE2_OUT1_to_SLICE1_IN2_FEEDBACK;1;X13/Y8/CHANNEL6;X13/Y7/NS_CHANNEL6;1;X12/Y6/EAST_OUT1;X12/Y6/SLICE2_EAST_OUT_Q;1;X12/Y6/SLICE2_LUT1;X12/Y6/SLICE2_OUT1_to_SLICE2_IN1_FEEDBACK;1;X10/Y8/NORTH_IN1;X10/Y7/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X12/Y12/SLICE0_LUT2;X12/Y12/SLICE0_NORTH_IN_LUT2;1;X12/Y7/CHANNEL15;X13/Y7/NW_CHANNEL15;1;X12/Y11/CHANNEL6;X13/Y11/NW_CHANNEL6;1;X10/Y10/WEST_IN2;X9/Y10/QCB_TO_CLB_WEST_IN2_CHANNEL15;1;X13/Y6/CHANNEL15;X13/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL15;1;X12/Y6/SLICE2_Q;;1;X15/Y12/CHANNEL6;X15/Y11/WS_CHANNEL6;1;X14/Y11/CHANNEL6;X13/Y11/NE_CHANNEL6;1;X13/Y10/CHANNEL6;X13/Y9/NS_CHANNEL6;1;X10/Y10/SLICE2_LUT2;X10/Y10/SLICE2_WEST_IN_LUT2;1;X9/Y8/CHANNEL15;X9/Y7/ES_CHANNEL15;1;X9/Y10/CHANNEL15;X9/Y9/NS_CHANNEL15;1" *)
  (* force_downto = 32'd1 *)
  (* hdlname = "i_core cpu state o_mem_bytecnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1114.22-1114.35" *)
  wire \i_core.cpu.mem_bytecnt[0] ;
  (* ROUTING = "X12/Y7/CHANNEL11;X12/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL11;1;X14/Y7/CHANNEL11;X13/Y7/EW_CHANNEL11;1;X14/Y6/SOUTH_IN0;X14/Y7/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X14/Y6/SLICE3_LUT0;X14/Y6/SLICE3_SOUTH_IN_LUT0;1;X11/Y10/CHANNEL4;X11/Y9/NS_CHANNEL4;1;X12/Y7/CHANNEL4;X12/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL4;1;X12/Y12/NORTH_IN0;X12/Y11/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X12/Y6/SOUTH_OUT1;X12/Y6/SLICE1_SOUTH_OUT_Q;1;X12/Y11/CHANNEL4;X11/Y11/NE_CHANNEL4;1;X10/Y11/CHANNEL4;X11/Y11/NW_CHANNEL4;1;X10/Y10/SOUTH_IN1;X10/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL4;1;X12/Y6/SLICE1_LUT1;X12/Y6/SLICE1_OUT1_to_SLICE1_IN1_FEEDBACK;1;X10/Y8/SLICE0_LUT0;X10/Y8/SLICE0_EAST_IN_LUT0;1;X11/Y8/CHANNEL4;X11/Y7/ES_CHANNEL4;1;X12/Y6/SLICE1_Q;;1;X12/Y12/SLICE0_LUT0;X12/Y12/SLICE0_NORTH_IN_LUT0;1;X10/Y12/NORTH_IN0;X10/Y11/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X10/Y10/SLICE2_LUT1;X10/Y10/SLICE2_SOUTH_IN_LUT1;1;X10/Y12/SLICE1_LUT0;X10/Y12/SLICE1_NORTH_IN_LUT0;1;X10/Y8/EAST_IN0;X11/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL4;1" *)
  (* force_downto = 32'd1 *)
  (* hdlname = "i_core cpu state o_mem_bytecnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1114.22-1114.35" *)
  wire \i_core.cpu.mem_bytecnt[1] ;
  (* ROUTING = "X6/Y20/NORTH_OUT1;X6/Y20/SLICE0_NORTH_OUT_Q;1;X6/Y19/CHANNEL10;X6/Y19/CLB_TO_QCB_NORTH_OUT1_CHANNEL10;1;X6/Y18/SOUTH_IN1;X6/Y19/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X6/Y18/SLICE2_LUT1;X6/Y18/SLICE2_SOUTH_IN_LUT1;1;X6/Y20/SLICE0_Q;;1;X6/Y20/SLICE0_LUT0;X6/Y20/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu mem_if signbit" *)
  (* src = "/home/stabo/servisia/out/servisia.v:894.18-894.25" *)
  wire \i_core.cpu.mem_if.signbit ;
  (* ROUTING = "X4/Y8/SLICE1_LUT1;X4/Y8/SLICE1_SOUTH_IN_LUT1;1;X4/Y8/SOUTH_IN1;X4/Y9/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X4/Y8/SLICE2_LUT1;X4/Y8/SLICE2_SOUTH_IN_LUT1;1;X4/Y9/CHANNEL0;X4/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL0;1;X4/Y10/NORTH_OUT1;X4/Y10/SLICE3_NORTH_OUT_Q;1;X4/Y10/SLICE3_Q;;1" *)
  (* hdlname = "i_core cpu state ibus_cyc" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1150.14-1150.22" *)
  wire \i_core.cpu.state.ibus_cyc ;
  (* ROUTING = "X14/Y6/SLICE1_LUT0;X14/Y6/SLICE1_EAST_IN_LUT0;1;X14/Y6/EAST_IN2;X15/Y6/QCB_TO_CLB_EAST_IN2_CHANNEL12;1;X14/Y6/SLICE2_LUT2;X14/Y6/SLICE2_EAST_IN_LUT2;1;X12/Y10/SLICE3_LUT0;X12/Y10/SLICE3_WEST_IN_LUT0;1;X11/Y10/CHANNEL7;X11/Y11/WN_CHANNEL7;1;X12/Y13/CHANNEL9;X11/Y13/NE_CHANNEL9;1;X13/Y12/CHANNEL9;X13/Y13/WN_CHANNEL9;1;X14/Y11/CHANNEL9;X13/Y11/SE_CHANNEL9;1;X14/Y10/SOUTH_IN0;X14/Y11/QCB_TO_CLB_SOUTH_IN0_CHANNEL9;1;X14/Y10/SLICE0_LUT0;X14/Y10/SLICE0_SOUTH_IN_LUT0;1;X12/Y11/CHANNEL12;X11/Y11/EW_CHANNEL12;1;X10/Y11/CHANNEL9;X10/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL9;1;X10/Y10/SLICE1_LUT1;X10/Y10/SLICE1_OUT1_to_SLICE1_IN1_FEEDBACK;1;X14/Y6/SLICE0_LUT0;X14/Y6/SLICE0_EAST_IN_LUT0;1;X11/Y12/CHANNEL9;X11/Y11/WS_CHANNEL9;1;X10/Y11/CHANNEL12;X10/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL12;1;X10/Y10/SOUTH_OUT1;X10/Y10/SLICE1_SOUTH_OUT_Q;1;X15/Y8/CHANNEL12;X15/Y9/SN_CHANNEL12;1;X14/Y6/EAST_IN0;X15/Y6/QCB_TO_CLB_EAST_IN0_CHANNEL12;1;X12/Y10/SLICE0_LUT1;X12/Y10/SLICE0_SOUTH_IN_LUT1;1;X14/Y11/CHANNEL12;X13/Y11/EW_CHANNEL12;1;X12/Y10/SOUTH_IN1;X12/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL12;1;X10/Y10/SLICE1_Q;;1;X10/Y11/CHANNEL7;X10/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL7;1;X15/Y10/CHANNEL12;X15/Y11/WN_CHANNEL12;1;X15/Y6/CHANNEL12;X15/Y7/SN_CHANNEL12;1;X12/Y10/WEST_IN0;X11/Y10/QCB_TO_CLB_WEST_IN0_CHANNEL7;1" *)
  (* hdlname = "i_core cpu state init_done" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1144.9-1144.18" *)
  wire \i_core.cpu.state.init_done ;
  (* ROUTING = "X10/Y10/SOUTH_IN3;X10/Y11/QCB_TO_CLB_SOUTH_IN3_CHANNEL0;1;X10/Y10/SLICE2_LUT3;X10/Y10/SLICE2_SOUTH_IN_LUT3;1;X10/Y12/SLICE1_LUT2;X10/Y12/SLICE1_NORTH_IN_LUT2;1;X10/Y8/SLICE0_LUT2;X10/Y8/SLICE0_EAST_IN_LUT2;1;X11/Y8/CHANNEL0;X11/Y7/NS_CHANNEL0;1;X10/Y8/EAST_IN2;X11/Y8/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X11/Y6/CHANNEL0;X11/Y6/CLB_TO_QCB_WEST_OUT1_CHANNEL0;1;X12/Y6/SLICE1_LUT3;X12/Y6/SLICE3_OUT1_to_SLICE1_IN3_FEEDBACK;1;X12/Y6/WEST_OUT1;X12/Y6/SLICE3_WEST_OUT_Q;1;X12/Y6/SLICE3_LUT1;X12/Y6/SLICE3_OUT1_to_SLICE3_IN1_FEEDBACK;1;X12/Y6/SLICE3_Q;;1;X10/Y11/CHANNEL0;X11/Y11/NW_CHANNEL0;1;X11/Y10/CHANNEL0;X11/Y9/NS_CHANNEL0;1;X12/Y6/SLICE2_LUT2;X12/Y6/SLICE3_OUT1_to_SLICE2_IN2_FEEDBACK;1;X10/Y12/NORTH_IN2;X10/Y11/QCB_TO_CLB_NORTH_IN2_CHANNEL0;1" *)
  (* hdlname = "i_core cpu state o_cnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1147.14-1147.19" *)
  wire \i_core.cpu.state.o_cnt[2] ;
  (* ROUTING = "X10/Y6/WEST_IN4;X9/Y6/QCB_TO_CLB_WEST_IN4_CHANNEL7;1;X10/Y6/SLICE3_D;X10/Y6/SLICE3_WEST_IN_D;1;X10/Y8/SLICE1_LUT0;X10/Y8/SLICE1_WEST_IN_LUT0;1;X10/Y6/NORTH_IN3;X10/Y5/QCB_TO_CLB_NORTH_IN3_CHANNEL7;1;X10/Y6/SLICE1_LUT1;X10/Y6/SLICE1_NORTH_IN_LUT1;1;X10/Y5/CHANNEL7;X11/Y5/WE_CHANNEL7;1;X12/Y6/NORTH_OUT1;X12/Y6/SLICE0_NORTH_OUT_Q;1;X10/Y6/SLICE2_LUT3;X10/Y6/SLICE2_NORTH_IN_LUT3;1;X12/Y6/SLICE0_Q;;1;X9/Y8/CHANNEL7;X9/Y7/NS_CHANNEL7;1;X12/Y5/CHANNEL7;X12/Y5/CLB_TO_QCB_NORTH_OUT1_CHANNEL7;1;X9/Y6/CHANNEL7;X9/Y5/ES_CHANNEL7;1;X10/Y6/NORTH_IN1;X10/Y5/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X10/Y8/WEST_IN0;X9/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL7;1" *)
  (* hdlname = "i_core cpu state o_cnt_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1148.14-1148.21" *)
  wire \i_core.cpu.state.o_cnt_r[0] ;
  (* ROUTING = "X10/Y6/SLICE2_D;X10/Y6/SLICE3_OUT1_to_SLICE2_IN4_FEEDBACK;1;X10/Y6/SLICE1_LUT0;X10/Y6/SLICE3_OUT1_to_SLICE1_IN0_FEEDBACK;1;X10/Y6/SLICE3_Q;;1;X10/Y6/SLICE2_LUT2;X10/Y6/SLICE3_OUT1_to_SLICE2_IN2_FEEDBACK;1" *)
  (* hdlname = "i_core cpu state o_cnt_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1148.14-1148.21" *)
  wire \i_core.cpu.state.o_cnt_r[1] ;
  (* ROUTING = "X9/Y8/CHANNEL10;X9/Y7/ES_CHANNEL10;1;X10/Y9/CHANNEL10;X9/Y9/NE_CHANNEL10;1;X10/Y10/NORTH_IN0;X10/Y9/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X10/Y10/SLICE2_LUT0;X10/Y10/SLICE2_NORTH_IN_LUT0;1;X10/Y6/SLICE1_D;X10/Y6/SLICE2_OUT1_to_SLICE1_IN4_FEEDBACK;1;X10/Y6/SOUTH_OUT1;X10/Y6/SLICE2_SOUTH_OUT_Q;1;X10/Y8/SLICE3_LUT0;X10/Y8/SLICE3_NORTH_IN_LUT0;1;X10/Y7/CHANNEL10;X10/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X10/Y8/NORTH_IN0;X10/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X10/Y6/SLICE2_Q;;1;X10/Y6/SLICE2_LUT1;X10/Y6/SLICE2_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core cpu state o_cnt_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1148.14-1148.21" *)
  wire \i_core.cpu.state.o_cnt_r[2] ;
  (* ROUTING = "X12/Y6/SLICE3_LUT0;X12/Y6/SLICE3_WEST_IN_LUT0;1;X12/Y6/SLICE0_LUT0;X12/Y6/SLICE0_WEST_IN_LUT0;1;X12/Y6/SLICE2_LUT0;X12/Y6/SLICE2_WEST_IN_LUT0;1;X12/Y6/SLICE1_LUT0;X12/Y6/SLICE1_WEST_IN_LUT0;1;X11/Y6/CHANNEL9;X11/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL9;1;X10/Y6/EAST_OUT1;X10/Y6/SLICE1_EAST_OUT_Q;1;X12/Y6/WEST_IN0;X11/Y6/QCB_TO_CLB_WEST_IN0_CHANNEL9;1;X10/Y6/SLICE1_Q;;1;X10/Y6/SLICE2_LUT0;X10/Y6/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core cpu state o_cnt_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1148.14-1148.21" *)
  wire \i_core.cpu.state.o_cnt_r[3] ;
  (* ROUTING = "X10/Y10/SLICE0_Q;;1;X10/Y10/EAST_OUT1;X10/Y10/SLICE0_EAST_OUT_Q;1;X11/Y10/CHANNEL9;X11/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL9;1;X12/Y11/CHANNEL9;X11/Y11/NE_CHANNEL9;1;X12/Y10/SOUTH_IN2;X12/Y11/QCB_TO_CLB_SOUTH_IN2_CHANNEL9;1;X12/Y10/SLICE2_LUT2;X12/Y10/SLICE2_SOUTH_IN_LUT2;1" *)
  (* hdlname = "i_core cpu state stage_two_req" *)
  (* src = "/home/stabo/servisia/out/servisia.v:1143.9-1143.22" *)
  wire \i_core.cpu.state.stage_two_req ;
  (* ROUTING = "X20/Y2/SLICE3_LUT0;X20/Y2/SLICE3_NORTH_IN_LUT0;1;X20/Y1/CHANNEL10;X19/Y1/EW_CHANNEL10;1;X21/Y2/CHANNEL10;X21/Y1/DUMMY1_CHANNEL10;1;X21/Y4/CHANNEL10;X21/Y3/NS_CHANNEL10;1;X20/Y4/EAST_IN0;X21/Y4/QCB_TO_CLB_EAST_IN0_CHANNEL10;1;X20/Y4/SLICE3_LUT0;X20/Y4/SLICE3_EAST_IN_LUT0;1;X18/Y4/SLICE1_LUT0;X18/Y4/SLICE1_WEST_IN_LUT0;1;X18/Y2/WEST_OUT1;X18/Y2/SLICE1_WEST_OUT_Q;1;X17/Y4/CHANNEL7;X17/Y3/NS_CHANNEL7;1;X18/Y4/WEST_IN0;X17/Y4/QCB_TO_CLB_WEST_IN0_CHANNEL7;1;X17/Y2/CHANNEL7;X17/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL7;1;X18/Y2/SLICE1_Q;;1;X17/Y2/CHANNEL10;X17/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL10;1;X20/Y2/NORTH_IN0;X20/Y1/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X20/Y2/SLICE1_LUT0;X20/Y2/SLICE1_NORTH_IN_LUT0;1;X18/Y2/SLICE1_LUT0;X18/Y2/SLICE1_OUT1_to_SLICE1_IN0_FEEDBACK;1;X18/Y1/CHANNEL10;X17/Y1/SE_CHANNEL10;1" *)
  (* hdlname = "i_core rf_ram_if rcnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2325.17-2325.21" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire \i_core.raddr[0] ;
  (* ROUTING = "X20/Y4/SLICE2_LUT0;X20/Y4/SLICE2_SOUTH_IN_LUT0;1;X16/Y1/CHANNEL4;X17/Y1/WE_CHANNEL4;1;X16/Y2/NORTH_IN0;X16/Y1/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X16/Y2/SLICE0_LUT0;X16/Y2/SLICE0_NORTH_IN_LUT0;1;X20/Y4/SOUTH_IN0;X20/Y5/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X19/Y4/CHANNEL11;X19/Y3/NS_CHANNEL11;1;X20/Y4/SLICE0_LUT0;X20/Y4/SLICE0_SOUTH_IN_LUT0;1;X18/Y1/CHANNEL11;X18/Y1/CLB_TO_QCB_NORTH_OUT1_CHANNEL11;1;X19/Y2/CHANNEL11;X19/Y1/WS_CHANNEL11;1;X18/Y2/NORTH_OUT1;X18/Y2/SLICE0_NORTH_OUT_Q;1;X18/Y1/CHANNEL4;X18/Y1/CLB_TO_QCB_NORTH_OUT1_CHANNEL4;1;X18/Y2/SLICE0_LUT0;X18/Y2/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1;X18/Y2/SLICE0_Q;;1;X20/Y5/CHANNEL11;X19/Y5/NE_CHANNEL11;1" *)
  (* hdlname = "i_core rf_ram_if rcnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2325.17-2325.21" *)
  (* unused_bits = "2 3 4 5 6" *)
  wire \i_core.raddr[1] ;
  (* ROUTING = "X14/Y18/SLICE2_LUT3;X14/Y18/SLICE2_WEST_IN_LUT3;1;X19/Y16/CHANNEL3;X19/Y17/SN_CHANNEL3;1;X18/Y16/EAST_IN3;X19/Y16/QCB_TO_CLB_EAST_IN3_CHANNEL3;1;X18/Y16/SLICE3_LUT3;X18/Y16/SLICE3_EAST_IN_LUT3;1;X14/Y18/SLICE1_LUT3;X14/Y18/SLICE1_WEST_IN_LUT3;1;X14/Y18/WEST_IN3;X13/Y18/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X20/Y2/SLICE2_LUT0;X20/Y2/SLICE2_EAST_IN_LUT0;1;X20/Y3/CHANNEL12;X19/Y3/NE_CHANNEL12;1;X16/Y19/CHANNEL3;X15/Y19/EW_CHANNEL3;1;X11/Y4/CHANNEL2;X11/Y3/WS_CHANNEL2;1;X11/Y6/CHANNEL2;X11/Y5/NS_CHANNEL2;1;X13/Y18/CHANNEL12;X13/Y17/NS_CHANNEL12;1;X18/Y12/SLICE1_LUT3;X18/Y12/SLICE1_SOUTH_IN_LUT3;1;X9/Y2/CHANNEL3;X9/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL3;1;X18/Y4/SOUTH_IN1;X18/Y5/QCB_TO_CLB_SOUTH_IN1_CHANNEL12;1;X2/Y9/CHANNEL3;X1/Y9/NE_CHANNEL3;1;X4/Y1/CHANNEL3;X5/Y1/WE_CHANNEL3;1;X20/Y13/CHANNEL12;X19/Y13/NE_CHANNEL12;1;X20/Y9/CHANNEL12;X21/Y9/NW_CHANNEL12;1;X16/Y14/SLICE3_LUT3;X16/Y14/SLICE3_SOUTH_IN_LUT3;1;X16/Y1/CHANNEL12;X15/Y1/EW_CHANNEL12;1;X9/Y20/CHANNEL3;X9/Y19/NS_CHANNEL3;1;X1/Y4/CHANNEL3;X1/Y3/NS_CHANNEL3;1;X18/Y19/CHANNEL3;X17/Y19/EW_CHANNEL3;1;X2/Y1/CHANNEL3;X3/Y1/WE_CHANNEL3;1;X8/Y20/EAST_IN3;X9/Y20/QCB_TO_CLB_EAST_IN3_CHANNEL3;1;X6/Y17/CHANNEL3;X5/Y17/EW_CHANNEL3;1;X1/Y8/CHANNEL3;X1/Y7/NS_CHANNEL3;1;X14/Y2/SLICE1_LUT2;X14/Y2/SLICE1_NORTH_IN_LUT2;1;X12/Y1/CHANNEL12;X11/Y1/EW_CHANNEL12;1;X14/Y18/SLICE3_LUT3;X14/Y18/SLICE3_WEST_IN_LUT3;1;X12/Y20/SLICE3_LUT3;X12/Y20/SLICE3_NORTH_IN_LUT3;1;X12/Y19/CHANNEL3;X11/Y19/EW_CHANNEL3;1;X18/Y12/SOUTH_IN3;X18/Y13/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X12/Y8/SLICE0_LUT1;X12/Y8/SLICE0_WEST_IN_LUT1;1;X14/Y15/CHANNEL12;X15/Y15/WE_CHANNEL12;1;X18/Y13/CHANNEL12;X19/Y13/WE_CHANNEL12;1;X20/Y1/CHANNEL12;X19/Y1/EW_CHANNEL12;1;X19/Y12/CHANNEL12;X19/Y11/NS_CHANNEL12;1;X14/Y19/CHANNEL3;X13/Y19/EW_CHANNEL3;1;X20/Y2/EAST_IN0;X21/Y2/QCB_TO_CLB_EAST_IN0_CHANNEL12;1;X10/Y20/NORTH_IN1;X10/Y19/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X2/Y17/CHANNEL3;X1/Y17/NE_CHANNEL3;1;X4/Y17/CHANNEL3;X3/Y17/EW_CHANNEL3;1;X19/Y10/CHANNEL12;X19/Y9/ES_CHANNEL12;1;X1/Y16/CHANNEL3;X1/Y15/NS_CHANNEL3;1;X18/Y4/SLICE2_LUT1;X18/Y4/SLICE2_SOUTH_IN_LUT1;1;X17/Y14/CHANNEL12;X17/Y13/ES_CHANNEL12;1;X12/Y20/NORTH_IN3;X12/Y19/QCB_TO_CLB_NORTH_IN3_CHANNEL3;1;X10/Y2/WEST_OUT1;X10/Y2/SLICE1_WEST_OUT_Q;1;X4/Y18/NORTH_IN3;X4/Y17/QCB_TO_CLB_NORTH_IN3_CHANNEL3;1;X18/Y10/SOUTH_IN3;X18/Y11/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X13/Y16/CHANNEL12;X13/Y15/ES_CHANNEL12;1;X21/Y2/CHANNEL12;X21/Y1/DUMMY1_CHANNEL12;1;X18/Y10/SLICE1_LUT3;X18/Y10/SLICE1_SOUTH_IN_LUT3;1;X11/Y8/CHANNEL2;X11/Y7/NS_CHANNEL2;1;X9/Y2/CHANNEL2;X9/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL2;1;X18/Y11/CHANNEL12;X19/Y11/NW_CHANNEL12;1;X10/Y1/CHANNEL12;X9/Y1/SE_CHANNEL12;1;X1/Y12/CHANNEL3;X1/Y11/NS_CHANNEL3;1;X18/Y5/CHANNEL12;X17/Y5/NE_CHANNEL12;1;X8/Y17/CHANNEL3;X7/Y17/EW_CHANNEL3;1;X1/Y10/CHANNEL3;X1/Y9/ES_CHANNEL3;1;X18/Y4/SLICE3_LUT1;X18/Y4/SLICE3_SOUTH_IN_LUT1;1;X14/Y1/CHANNEL12;X13/Y1/EW_CHANNEL12;1;X17/Y2/CHANNEL12;X17/Y1/WS_CHANNEL12;1;X18/Y1/CHANNEL12;X17/Y1/EW_CHANNEL12;1;X6/Y1/CHANNEL3;X7/Y1/WE_CHANNEL3;1;X9/Y18/CHANNEL3;X9/Y17/WS_CHANNEL3;1;X8/Y20/SLICE3_LUT3;X8/Y20/SLICE3_EAST_IN_LUT3;1;X1/Y14/CHANNEL3;X1/Y13/NS_CHANNEL3;1;X16/Y14/SOUTH_IN3;X16/Y15/QCB_TO_CLB_SOUTH_IN3_CHANNEL12;1;X12/Y8/WEST_IN1;X11/Y8/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X4/Y18/SLICE2_LUT3;X4/Y18/SLICE2_NORTH_IN_LUT3;1;X18/Y12/SLICE3_LUT3;X18/Y12/SLICE3_SOUTH_IN_LUT3;1;X8/Y20/SLICE1_LUT3;X8/Y20/SLICE1_EAST_IN_LUT3;1;X9/Y2/CHANNEL12;X9/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL12;1;X1/Y2/CHANNEL3;X1/Y1/DUMMY1_CHANNEL3;1;X18/Y10/SLICE2_LUT3;X18/Y10/SLICE2_SOUTH_IN_LUT3;1;X18/Y14/SLICE2_LUT3;X18/Y14/SLICE2_WEST_IN_LUT3;1;X21/Y6/CHANNEL12;X21/Y5/NS_CHANNEL12;1;X16/Y15/CHANNEL12;X17/Y15/NW_CHANNEL12;1;X21/Y8/CHANNEL12;X21/Y7/NS_CHANNEL12;1;X21/Y4/CHANNEL12;X21/Y3/WS_CHANNEL12;1;X1/Y6/CHANNEL3;X1/Y5/NS_CHANNEL3;1;X8/Y1/CHANNEL3;X9/Y1/SW_CHANNEL3;1;X10/Y20/SLICE1_LUT1;X10/Y20/SLICE1_NORTH_IN_LUT1;1;X17/Y4/CHANNEL12;X17/Y3/NS_CHANNEL12;1;X10/Y19/CHANNEL3;X9/Y19/NE_CHANNEL3;1;X19/Y2/CHANNEL12;X19/Y1/WS_CHANNEL12;1;X4/Y18/SLICE0_LUT3;X4/Y18/SLICE0_NORTH_IN_LUT3;1;X18/Y12/SLICE0_LUT3;X18/Y12/SLICE0_SOUTH_IN_LUT3;1;X18/Y14/WEST_IN3;X17/Y14/QCB_TO_CLB_WEST_IN3_CHANNEL12;1;X19/Y18/CHANNEL3;X19/Y19/WN_CHANNEL3;1;X14/Y2/NORTH_IN2;X14/Y1/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X10/Y3/CHANNEL2;X9/Y3/NE_CHANNEL2;1;X10/Y2/SLICE0_LUT1;X10/Y2/SLICE1_OUT1_to_SLICE0_IN1_FEEDBACK;1;X10/Y2/SLICE1_Q;;1;X10/Y2/SLICE1_LUT0;X10/Y2/SLICE1_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core ram bsel" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2495.16-2495.20" *)
  wire \i_core.ram.bsel[0] ;
  (* ROUTING = "X18/Y14/EAST_IN2;X19/Y14/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X18/Y14/SLICE2_LUT2;X18/Y14/SLICE2_EAST_IN_LUT2;1;X18/Y16/SLICE3_LUT2;X18/Y16/SLICE3_NORTH_IN_LUT2;1;X16/Y14/SLICE3_LUT2;X16/Y14/SLICE3_NORTH_IN_LUT2;1;X4/Y18/SLICE0_LUT2;X4/Y18/SLICE0_WEST_IN_LUT2;1;X14/Y18/SLICE1_LUT2;X14/Y18/SLICE1_EAST_IN_LUT2;1;X4/Y19/CHANNEL7;X3/Y19/NE_CHANNEL7;1;X20/Y3/CHANNEL0;X19/Y3/EW_CHANNEL0;1;X5/Y12/CHANNEL7;X5/Y11/WS_CHANNEL7;1;X4/Y18/WEST_IN2;X3/Y18/QCB_TO_CLB_WEST_IN2_CHANNEL7;1;X11/Y2/CHANNEL0;X11/Y1/WS_CHANNEL0;1;X4/Y13/CHANNEL7;X5/Y13/NW_CHANNEL7;1;X4/Y18/SLICE2_LUT2;X4/Y18/SLICE2_WEST_IN_LUT2;1;X19/Y10/CHANNEL0;X19/Y9/NS_CHANNEL0;1;X18/Y4/SLICE2_LUT0;X18/Y4/SLICE2_EAST_IN_LUT0;1;X12/Y4/SLICE3_LUT0;X12/Y4/SLICE3_NORTH_IN_LUT0;1;X12/Y4/NORTH_IN0;X12/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL0;1;X14/Y3/CHANNEL0;X13/Y3/EW_CHANNEL0;1;X1/Y4/CHANNEL7;X1/Y3/ES_CHANNEL7;1;X12/Y20/NORTH_IN2;X12/Y19/QCB_TO_CLB_NORTH_IN2_CHANNEL0;1;X2/Y3/CHANNEL7;X3/Y3/NW_CHANNEL7;1;X14/Y18/SLICE3_LUT2;X14/Y18/SLICE3_EAST_IN_LUT2;1;X2/Y11/CHANNEL7;X1/Y11/NE_CHANNEL7;1;X14/Y2/SLICE1_LUT0;X14/Y2/SLICE1_EAST_IN_LUT0;1;X19/Y8/CHANNEL0;X19/Y7/NS_CHANNEL0;1;X18/Y17/CHANNEL0;X19/Y17/NW_CHANNEL0;1;X4/Y11/CHANNEL7;X3/Y11/EW_CHANNEL7;1;X18/Y12/SOUTH_IN1;X18/Y13/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X15/Y18/CHANNEL0;X15/Y17/ES_CHANNEL0;1;X10/Y20/SLICE1_LUT0;X10/Y20/SLICE1_EAST_IN_LUT0;1;X10/Y20/EAST_IN0;X11/Y20/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X14/Y19/CHANNEL0;X15/Y19/NW_CHANNEL0;1;X18/Y10/SLICE2_LUT2;X18/Y10/SLICE2_EAST_IN_LUT2;1;X18/Y4/EAST_IN0;X19/Y4/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X10/Y1/CHANNEL0;X10/Y1/CLB_TO_QCB_NORTH_OUT1_CHANNEL0;1;X15/Y2/CHANNEL0;X15/Y3/WN_CHANNEL0;1;X18/Y12/SLICE3_LUT1;X18/Y12/SLICE3_SOUTH_IN_LUT1;1;X16/Y13/CHANNEL0;X17/Y13/WE_CHANNEL0;1;X20/Y4/NORTH_IN0;X20/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL0;1;X20/Y4/SLICE1_LUT0;X20/Y4/SLICE1_NORTH_IN_LUT0;1;X18/Y12/EAST_IN2;X19/Y12/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X18/Y12/SLICE0_LUT2;X18/Y12/SLICE0_EAST_IN_LUT2;1;X12/Y19/CHANNEL0;X13/Y19/WE_CHANNEL0;1;X19/Y4/CHANNEL0;X19/Y3/WS_CHANNEL0;1;X19/Y14/CHANNEL0;X19/Y13/NS_CHANNEL0;1;X19/Y16/CHANNEL0;X19/Y15/NS_CHANNEL0;1;X8/Y20/WEST_IN2;X7/Y20/QCB_TO_CLB_WEST_IN2_CHANNEL7;1;X3/Y14/CHANNEL7;X3/Y13/ES_CHANNEL7;1;X4/Y1/CHANNEL7;X5/Y1/WE_CHANNEL7;1;X8/Y20/SLICE1_LUT2;X8/Y20/SLICE1_WEST_IN_LUT2;1;X18/Y12/SLICE1_LUT1;X18/Y12/SLICE1_SOUTH_IN_LUT1;1;X16/Y14/NORTH_IN2;X16/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL0;1;X18/Y13/CHANNEL0;X19/Y13/NW_CHANNEL0;1;X7/Y20/CHANNEL7;X7/Y19/WS_CHANNEL7;1;X3/Y2/CHANNEL7;X3/Y1/ES_CHANNEL7;1;X18/Y16/NORTH_IN2;X18/Y15/QCB_TO_CLB_NORTH_IN2_CHANNEL0;1;X18/Y3/CHANNEL0;X17/Y3/EW_CHANNEL0;1;X14/Y2/EAST_IN0;X15/Y2/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X1/Y6/CHANNEL7;X1/Y5/NS_CHANNEL7;1;X3/Y16/CHANNEL7;X3/Y15/NS_CHANNEL7;1;X18/Y4/SLICE3_LUT0;X18/Y4/SLICE3_EAST_IN_LUT0;1;X1/Y10/CHANNEL7;X1/Y9/NS_CHANNEL7;1;X16/Y3/CHANNEL0;X15/Y3/EW_CHANNEL0;1;X18/Y10/EAST_IN2;X19/Y10/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X6/Y19/CHANNEL7;X5/Y19/EW_CHANNEL7;1;X1/Y8/CHANNEL7;X1/Y7/NS_CHANNEL7;1;X14/Y18/EAST_IN2;X15/Y18/QCB_TO_CLB_EAST_IN2_CHANNEL0;1;X18/Y10/SLICE1_LUT2;X18/Y10/SLICE1_EAST_IN_LUT2;1;X12/Y20/SLICE3_LUT2;X12/Y20/SLICE3_NORTH_IN_LUT2;1;X8/Y1/CHANNEL7;X9/Y1/WE_CHANNEL7;1;X19/Y6/CHANNEL0;X19/Y5/NS_CHANNEL0;1;X10/Y1/CHANNEL7;X10/Y1/CLB_TO_QCB_NORTH_OUT1_CHANNEL7;1;X8/Y20/SLICE3_LUT2;X8/Y20/SLICE3_WEST_IN_LUT2;1;X10/Y2/NORTH_OUT1;X10/Y2/SLICE0_NORTH_OUT_Q;1;X6/Y1/CHANNEL7;X7/Y1/WE_CHANNEL7;1;X11/Y20/CHANNEL0;X11/Y19/ES_CHANNEL0;1;X18/Y15/CHANNEL0;X19/Y15/NW_CHANNEL0;1;X12/Y3/CHANNEL0;X11/Y3/NE_CHANNEL0;1;X14/Y18/SLICE2_LUT2;X14/Y18/SLICE2_EAST_IN_LUT2;1;X16/Y17/CHANNEL0;X17/Y17/WE_CHANNEL0;1;X19/Y12/CHANNEL0;X19/Y11/NS_CHANNEL0;1;X3/Y18/CHANNEL7;X3/Y17/NS_CHANNEL7;1;X10/Y2/SLICE0_Q;;1;X10/Y2/SLICE0_LUT0;X10/Y2/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core ram bsel" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2495.16-2495.20" *)
  wire \i_core.ram.bsel[1] ;
  (* ROUTING = "X20/Y12/SLICE1_LUT2;X20/Y12/SLICE1_EAST_IN_LUT2;1;X16/Y20/SLICE0_LUT1;X16/Y20/SLICE0_WEST_IN_LUT1;1;X18/Y20/SLICE0_LUT2;X18/Y20/SLICE0_NORTH_IN_LUT2;1;X16/Y20/WEST_IN1;X15/Y20/QCB_TO_CLB_WEST_IN1_CHANNEL8;1;X20/Y20/SLICE0_LUT2;X20/Y20/SLICE0_NORTH_IN_LUT2;1;X20/Y16/EAST_IN2;X21/Y16/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X20/Y20/NORTH_IN2;X20/Y19/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X10/Y15/CHANNEL8;X9/Y15/EW_CHANNEL8;1;X13/Y16/CHANNEL8;X13/Y15/WS_CHANNEL8;1;X21/Y14/CHANNEL8;X21/Y15/WN_CHANNEL8;1;X18/Y18/SLICE0_LUT2;X18/Y18/SLICE0_NORTH_IN_LUT2;1;X20/Y15/CHANNEL8;X19/Y15/SE_CHANNEL8;1;X7/Y14/CHANNEL8;X7/Y13/NS_CHANNEL8;1;X12/Y16/SLICE1_LUT0;X12/Y16/SLICE1_NORTH_IN_LUT0;1;X18/Y16/SLICE0_LUT2;X18/Y16/SLICE0_EAST_IN_LUT2;1;X6/Y7/CHANNEL8;X6/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL8;1;X20/Y12/EAST_IN2;X21/Y12/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X12/Y15/CHANNEL8;X11/Y15/EW_CHANNEL8;1;X6/Y6/SOUTH_OUT1;X6/Y6/SLICE3_SOUTH_OUT_Q;1;X18/Y16/EAST_IN2;X19/Y16/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X19/Y16/CHANNEL8;X19/Y17/WN_CHANNEL8;1;X21/Y16/CHANNEL8;X21/Y17/WN_CHANNEL8;1;X20/Y14/EAST_IN2;X21/Y14/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X8/Y15/CHANNEL8;X7/Y15/NE_CHANNEL8;1;X16/Y18/SLICE0_LUT2;X16/Y18/SLICE0_NORTH_IN_LUT2;1;X20/Y19/CHANNEL8;X19/Y19/NE_CHANNEL8;1;X12/Y16/EAST_IN2;X13/Y16/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X20/Y14/SLICE0_LUT2;X20/Y14/SLICE0_EAST_IN_LUT2;1;X18/Y18/NORTH_IN2;X18/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X18/Y17/CHANNEL8;X17/Y17/EW_CHANNEL8;1;X18/Y19/CHANNEL8;X17/Y19/EW_CHANNEL8;1;X7/Y10/CHANNEL8;X7/Y9/NS_CHANNEL8;1;X20/Y18/SLICE0_LUT2;X20/Y18/SLICE0_NORTH_IN_LUT2;1;X20/Y16/SLICE0_LUT2;X20/Y16/SLICE0_EAST_IN_LUT2;1;X19/Y18/CHANNEL8;X19/Y17/WS_CHANNEL8;1;X15/Y18/CHANNEL8;X15/Y17/WS_CHANNEL8;1;X16/Y19/CHANNEL8;X15/Y19/NE_CHANNEL8;1;X16/Y18/NORTH_IN2;X16/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X18/Y20/NORTH_IN2;X18/Y19/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X21/Y12/CHANNEL8;X21/Y13/SN_CHANNEL8;1;X20/Y17/CHANNEL8;X19/Y17/EW_CHANNEL8;1;X12/Y16/SLICE0_LUT2;X12/Y16/SLICE0_EAST_IN_LUT2;1;X6/Y6/SLICE3_Q;;1;X7/Y8/CHANNEL8;X7/Y7/WS_CHANNEL8;1;X16/Y18/SLICE1_LUT1;X16/Y18/SLICE1_WEST_IN_LUT1;1;X16/Y17/CHANNEL8;X15/Y17/EW_CHANNEL8;1;X12/Y16/NORTH_IN0;X12/Y15/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X15/Y20/CHANNEL8;X15/Y19/NS_CHANNEL8;1;X20/Y12/SLICE0_LUT2;X20/Y12/SLICE0_EAST_IN_LUT2;1;X20/Y18/NORTH_IN2;X20/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X16/Y18/WEST_IN1;X15/Y18/QCB_TO_CLB_WEST_IN1_CHANNEL8;1;X20/Y16/SLICE1_LUT2;X20/Y16/SLICE1_EAST_IN_LUT2;1;X7/Y12/CHANNEL8;X7/Y11/NS_CHANNEL8;1;X14/Y17/CHANNEL8;X13/Y17/NE_CHANNEL8;1" *)
  (* hdlname = "i_core ram regzero" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2510.11-2510.18" *)
  wire \i_core.ram.regzero ;
  (* ROUTING = "X20/Y2/SLICE1_Q;;1;X20/Y2/SLICE3_LUT1;X20/Y2/SLICE1_OUT1_to_SLICE3_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core ram rf_waddr_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2491.19-2491.29" *)
  wire \i_core.ram.rf_waddr_r[0] ;
  (* ROUTING = "X20/Y4/SLICE0_Q;;1;X20/Y4/SLICE2_LUT1;X20/Y4/SLICE0_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core ram rf_waddr_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2491.19-2491.29" *)
  wire \i_core.ram.rf_waddr_r[1] ;
  (* ROUTING = "X8/Y4/SLICE3_Q;;1;X8/Y4/NORTH_OUT1;X8/Y4/SLICE3_NORTH_OUT_Q;1;X8/Y3/CHANNEL4;X8/Y3/CLB_TO_QCB_NORTH_OUT1_CHANNEL4;1;X6/Y3/CHANNEL4;X7/Y3/WE_CHANNEL4;1;X6/Y4/NORTH_IN0;X6/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X6/Y4/SLICE2_LUT0;X6/Y4/SLICE2_NORTH_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_waddr_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2491.19-2491.29" *)
  wire \i_core.ram.rf_waddr_r[2] ;
  (* ROUTING = "X12/Y8/SLICE1_Q;;1;X12/Y8/EAST_OUT1;X12/Y8/SLICE1_EAST_OUT_Q;1;X13/Y8/CHANNEL1;X13/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL1;1;X13/Y6/CHANNEL1;X13/Y7/SN_CHANNEL1;1;X13/Y4/CHANNEL1;X13/Y5/SN_CHANNEL1;1;X13/Y2/CHANNEL1;X13/Y3/SN_CHANNEL1;1;X12/Y1/CHANNEL1;X13/Y1/SW_CHANNEL1;1;X10/Y1/CHANNEL1;X11/Y1/WE_CHANNEL1;1;X8/Y1/CHANNEL1;X9/Y1/WE_CHANNEL1;1;X7/Y2/CHANNEL1;X7/Y1/ES_CHANNEL1;1;X8/Y2/WEST_IN0;X7/Y2/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X8/Y2/SLICE3_LUT0;X8/Y2/SLICE3_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_waddr_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2491.19-2491.29" *)
  wire \i_core.ram.rf_waddr_r[3] ;
  (* ROUTING = "X8/Y4/SLICE0_Q;;1;X8/Y4/SOUTH_OUT1;X8/Y4/SLICE0_SOUTH_OUT_Q;1;X8/Y5/CHANNEL8;X8/Y5/CLB_TO_QCB_SOUTH_OUT1_CHANNEL8;1;X8/Y6/NORTH_IN0;X8/Y5/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X8/Y6/SLICE0_LUT0;X8/Y6/SLICE0_NORTH_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_waddr_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2491.19-2491.29" *)
  wire \i_core.ram.rf_waddr_r[4] ;
  (* ROUTING = "X6/Y6/SLICE0_Q;;1;X6/Y6/NORTH_OUT1;X6/Y6/SLICE0_NORTH_OUT_Q;1;X6/Y5/CHANNEL8;X6/Y5/CLB_TO_QCB_NORTH_OUT1_CHANNEL8;1;X5/Y6/CHANNEL8;X5/Y5/ES_CHANNEL8;1;X4/Y6/EAST_IN0;X5/Y6/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X4/Y6/SLICE0_LUT0;X4/Y6/SLICE0_EAST_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_waddr_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2491.19-2491.29" *)
  wire \i_core.ram.rf_waddr_r[5] ;
  (* ROUTING = "X6/Y6/SLICE1_Q;;1;X6/Y6/WEST_OUT1;X6/Y6/SLICE1_WEST_OUT_Q;1;X5/Y6/CHANNEL6;X5/Y6/CLB_TO_QCB_WEST_OUT1_CHANNEL6;1;X4/Y5/CHANNEL6;X5/Y5/SW_CHANNEL6;1;X4/Y6/NORTH_IN0;X4/Y5/QCB_TO_CLB_NORTH_IN0_CHANNEL6;1;X4/Y6/SLICE2_LUT0;X4/Y6/SLICE2_NORTH_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_waddr_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2491.19-2491.29" *)
  wire \i_core.ram.rf_waddr_r[6] ;
  (* ROUTING = "X18/Y14/SLICE3_Q;;1;X18/Y14/SLICE0_LUT0;X18/Y14/SLICE3_OUT1_to_SLICE0_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[0] ;
  (* ROUTING = "X18/Y14/SLICE2_Q;;1;X18/Y14/SOUTH_OUT1;X18/Y14/SLICE2_SOUTH_OUT_Q;1;X18/Y15/CHANNEL8;X18/Y15/CLB_TO_QCB_SOUTH_OUT1_CHANNEL8;1;X18/Y16/NORTH_IN0;X18/Y15/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X18/Y16/SLICE2_LUT0;X18/Y16/SLICE2_NORTH_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[1] ;
  (* ROUTING = "X18/Y14/SLICE1_Q;;1;X18/Y14/SLICE3_LUT0;X18/Y14/SLICE1_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[2] ;
  (* ROUTING = "X18/Y14/SLICE0_Q;;1;X18/Y14/NORTH_OUT1;X18/Y14/SLICE0_NORTH_OUT_Q;1;X18/Y13/CHANNEL15;X18/Y13/CLB_TO_QCB_NORTH_OUT1_CHANNEL15;1;X19/Y12/CHANNEL15;X19/Y13/WN_CHANNEL15;1;X18/Y11/CHANNEL15;X19/Y11/SW_CHANNEL15;1;X18/Y10/SOUTH_IN0;X18/Y11/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X18/Y10/SLICE3_LUT0;X18/Y10/SLICE3_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[3] ;
  (* ROUTING = "X8/Y18/SLICE3_Q;;1;X8/Y18/SLICE1_LUT0;X8/Y18/SLICE3_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[4] ;
  (* ROUTING = "X8/Y18/SLICE2_Q;;1;X8/Y18/SOUTH_OUT1;X8/Y18/SLICE2_SOUTH_OUT_Q;1;X8/Y19/CHANNEL13;X8/Y19/CLB_TO_QCB_SOUTH_OUT1_CHANNEL13;1;X7/Y20/CHANNEL13;X7/Y19/ES_CHANNEL13;1;X8/Y21/CHANNEL13;X7/Y21/NE_CHANNEL13;1;X8/Y20/SOUTH_IN0;X8/Y21/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1;X8/Y20/SLICE0_LUT0;X8/Y20/SLICE0_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[5] ;
  (* ROUTING = "X8/Y18/SLICE1_Q;;1;X8/Y18/EAST_OUT1;X8/Y18/SLICE1_EAST_OUT_Q;1;X9/Y18/CHANNEL5;X9/Y18/CLB_TO_QCB_EAST_OUT1_CHANNEL5;1;X9/Y20/CHANNEL5;X9/Y19/NS_CHANNEL5;1;X10/Y20/WEST_IN0;X9/Y20/QCB_TO_CLB_WEST_IN0_CHANNEL5;1;X10/Y20/SLICE2_LUT0;X10/Y20/SLICE2_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[6] ;
  (* ROUTING = "X8/Y18/SLICE0_Q;;1;X8/Y18/WEST_OUT1;X8/Y18/SLICE0_WEST_OUT_Q;1;X7/Y18/CHANNEL13;X7/Y18/CLB_TO_QCB_WEST_OUT1_CHANNEL13;1;X6/Y19/CHANNEL13;X7/Y19/NW_CHANNEL13;1;X6/Y18/SOUTH_IN0;X6/Y19/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1;X6/Y18/SLICE3_LUT0;X6/Y18/SLICE3_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core ram rf_wdata_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2492.16-2492.26" *)
  wire \i_core.ram.rf_wdata_r[7] ;
  (* ROUTING = "X14/Y2/SOUTH_IN0;X14/Y3/QCB_TO_CLB_SOUTH_IN0_CHANNEL1;1;X14/Y2/SLICE3_LUT0;X14/Y2/SLICE3_SOUTH_IN_LUT0;1;X12/Y2/SOUTH_IN0;X12/Y3/QCB_TO_CLB_SOUTH_IN0_CHANNEL1;1;X12/Y2/SLICE3_LUT0;X12/Y2/SLICE3_SOUTH_IN_LUT0;1;X12/Y3/CHANNEL1;X13/Y3/WE_CHANNEL1;1;X16/Y6/WEST_OUT1;X16/Y6/SLICE0_WEST_OUT_Q;1;X15/Y4/CHANNEL1;X15/Y5/SN_CHANNEL1;1;X15/Y6/CHANNEL1;X15/Y6/CLB_TO_QCB_WEST_OUT1_CHANNEL1;1;X14/Y3/CHANNEL1;X15/Y3/SW_CHANNEL1;1;X16/Y6/SLICE0_Q;;1" *)
  (* hdlname = "i_core ram rf_wen_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2493.11-2493.19" *)
  wire \i_core.ram.rf_wen_r ;
  (* ROUTING = "X19/Y2/CHANNEL15;X19/Y2/CLB_TO_QCB_EAST_OUT1_CHANNEL15;1;X18/Y3/CHANNEL15;X19/Y3/NW_CHANNEL15;1;X16/Y3/CHANNEL15;X17/Y3/WE_CHANNEL15;1;X16/Y4/NORTH_IN1;X16/Y3/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X16/Y4/SLICE0_LUT1;X16/Y4/SLICE0_NORTH_IN_LUT1;1;X20/Y4/SLICE3_LUT3;X20/Y4/SLICE3_WEST_IN_LUT3;1;X18/Y2/SLICE1_LUT3;X18/Y2/SLICE3_OUT1_to_SLICE1_IN3_FEEDBACK;1;X18/Y2/SLICE2_LUT2;X18/Y2/SLICE3_OUT1_to_SLICE2_IN2_FEEDBACK;1;X18/Y2/SLICE3_LUT0;X18/Y2/SLICE3_OUT1_to_SLICE3_IN0_FEEDBACK;1;X19/Y4/CHANNEL10;X19/Y3/NS_CHANNEL10;1;X18/Y4/SLICE0_LUT2;X18/Y4/SLICE0_EAST_IN_LUT2;1;X19/Y2/CHANNEL10;X19/Y2/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X20/Y2/WEST_IN3;X19/Y2/QCB_TO_CLB_WEST_IN3_CHANNEL10;1;X19/Y2/CHANNEL3;X19/Y2/CLB_TO_QCB_EAST_OUT1_CHANNEL3;1;X20/Y2/SLICE1_LUT3;X20/Y2/SLICE1_WEST_IN_LUT3;1;X18/Y4/EAST_IN2;X19/Y4/QCB_TO_CLB_EAST_IN2_CHANNEL10;1;X18/Y2/SLICE3_Q;;1;X18/Y4/NORTH_IN3;X18/Y3/QCB_TO_CLB_NORTH_IN3_CHANNEL3;1;X20/Y4/WEST_IN3;X19/Y4/QCB_TO_CLB_WEST_IN3_CHANNEL10;1;X18/Y3/CHANNEL3;X19/Y3/NW_CHANNEL3;1;X18/Y2/EAST_OUT1;X18/Y2/SLICE3_EAST_OUT_Q;1;X18/Y4/SLICE1_LUT3;X18/Y4/SLICE1_NORTH_IN_LUT3;1" *)
  (* hdlname = "i_core rf_ram_if rcnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2325.17-2325.21" *)
  wire \i_core.rf_ram_if.rcnt[0] ;
  (* ROUTING = "X16/Y2/SOUTH_IN1;X16/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X16/Y2/SLICE2_LUT1;X16/Y2/SLICE2_SOUTH_IN_LUT1;1;X18/Y2/SLICE2_LUT1;X18/Y2/SLICE2_WEST_IN_LUT1;1;X18/Y2/SLICE1_LUT2;X18/Y2/SLICE1_EAST_IN_LUT2;1;X17/Y4/CHANNEL2;X17/Y4/CLB_TO_QCB_EAST_OUT1_CHANNEL2;1;X18/Y4/SLICE0_LUT1;X18/Y4/SLICE0_WEST_IN_LUT1;1;X20/Y2/SLICE1_LUT2;X20/Y2/SLICE1_EAST_IN_LUT2;1;X18/Y4/SLICE1_LUT2;X18/Y4/SLICE1_NORTH_IN_LUT2;1;X19/Y2/CHANNEL2;X19/Y3/WN_CHANNEL2;1;X20/Y2/EAST_IN2;X21/Y2/QCB_TO_CLB_EAST_IN2_CHANNEL2;1;X21/Y2/CHANNEL2;X21/Y3/WN_CHANNEL2;1;X17/Y2/CHANNEL2;X17/Y3/WN_CHANNEL2;1;X20/Y4/NORTH_IN2;X20/Y3/QCB_TO_CLB_NORTH_IN2_CHANNEL2;1;X16/Y4/EAST_OUT1;X16/Y4/SLICE0_EAST_OUT_Q;1;X18/Y4/WEST_IN1;X17/Y4/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X16/Y3/CHANNEL2;X16/Y3/CLB_TO_QCB_NORTH_OUT1_CHANNEL2;1;X20/Y4/SLICE3_LUT2;X20/Y4/SLICE3_NORTH_IN_LUT2;1;X16/Y4/NORTH_OUT1;X16/Y4/SLICE0_NORTH_OUT_Q;1;X18/Y2/WEST_IN1;X17/Y2/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X16/Y4/SLICE0_LUT0;X16/Y4/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1;X16/Y4/SLICE0_Q;;1;X18/Y4/NORTH_IN2;X18/Y3/QCB_TO_CLB_NORTH_IN2_CHANNEL2;1;X18/Y3/CHANNEL2;X17/Y3/EW_CHANNEL2;1;X18/Y2/EAST_IN2;X19/Y2/QCB_TO_CLB_EAST_IN2_CHANNEL2;1;X20/Y3/CHANNEL2;X19/Y3/EW_CHANNEL2;1" *)
  (* hdlname = "i_core rf_ram_if rcnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2325.17-2325.21" *)
  wire \i_core.rf_ram_if.rcnt[1] ;
  (* ROUTING = "X18/Y3/CHANNEL9;X18/Y3/CLB_TO_QCB_SOUTH_OUT1_CHANNEL9;1;X18/Y4/NORTH_IN1;X18/Y3/QCB_TO_CLB_NORTH_IN1_CHANNEL9;1;X18/Y4/SLICE1_LUT1;X18/Y4/SLICE1_NORTH_IN_LUT1;1;X20/Y4/SLICE3_LUT1;X20/Y4/SLICE3_WEST_IN_LUT1;1;X16/Y2/EAST_IN0;X17/Y2/QCB_TO_CLB_EAST_IN0_CHANNEL14;1;X18/Y4/NORTH_IN0;X18/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL14;1;X20/Y4/WEST_IN1;X19/Y4/QCB_TO_CLB_WEST_IN1_CHANNEL14;1;X20/Y2/SOUTH_IN1;X20/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL14;1;X18/Y2/SLICE1_LUT1;X18/Y2/SLICE2_OUT1_to_SLICE1_IN1_FEEDBACK;1;X16/Y2/SLICE2_LUT0;X16/Y2/SLICE2_EAST_IN_LUT0;1;X18/Y2/SLICE2_LUT0;X18/Y2/SLICE2_OUT1_to_SLICE2_IN0_FEEDBACK;1;X18/Y2/SOUTH_OUT1;X18/Y2/SLICE2_SOUTH_OUT_Q;1;X20/Y3/CHANNEL14;X19/Y3/EW_CHANNEL14;1;X17/Y2/CHANNEL14;X17/Y3/EN_CHANNEL14;1;X18/Y2/SLICE2_Q;;1;X20/Y2/SLICE1_LUT1;X20/Y2/SLICE1_SOUTH_IN_LUT1;1;X18/Y3/CHANNEL14;X18/Y3/CLB_TO_QCB_SOUTH_OUT1_CHANNEL14;1;X18/Y4/SLICE0_LUT0;X18/Y4/SLICE0_NORTH_IN_LUT0;1;X19/Y4/CHANNEL14;X19/Y3/WS_CHANNEL14;1" *)
  (* hdlname = "i_core rf_ram_if rcnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2325.17-2325.21" *)
  wire \i_core.rf_ram_if.rcnt[2] ;
  (* ROUTING = "X14/Y16/SLICE1_Q;;1;X14/Y16/WEST_OUT1;X14/Y16/SLICE1_WEST_OUT_Q;1;X13/Y16/CHANNEL0;X13/Y16/CLB_TO_QCB_WEST_OUT1_CHANNEL0;1;X12/Y16/EAST_IN0;X13/Y16/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X12/Y16/SLICE3_LUT0;X12/Y16/SLICE3_EAST_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[0] ;
  (* ROUTING = "X20/Y14/SLICE0_Q;;1;X20/Y14/WEST_OUT1;X20/Y14/SLICE0_WEST_OUT_Q;1;X19/Y14/CHANNEL15;X19/Y14/CLB_TO_QCB_WEST_OUT1_CHANNEL15;1;X19/Y16/CHANNEL15;X19/Y15/NS_CHANNEL15;1;X18/Y17/CHANNEL15;X19/Y17/NW_CHANNEL15;1;X16/Y17/CHANNEL15;X17/Y17/WE_CHANNEL15;1;X14/Y17/CHANNEL15;X15/Y17/WE_CHANNEL15;1;X14/Y16/SOUTH_IN0;X14/Y17/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X14/Y16/SLICE1_LUT0;X14/Y16/SLICE1_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[1] ;
  (* ROUTING = "X20/Y12/SLICE1_Q;;1;X20/Y12/SOUTH_OUT1;X20/Y12/SLICE1_SOUTH_OUT_Q;1;X20/Y13/CHANNEL10;X20/Y13/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X20/Y14/NORTH_IN0;X20/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X20/Y14/SLICE0_LUT0;X20/Y14/SLICE0_NORTH_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[2] ;
  (* ROUTING = "X20/Y12/SLICE0_Q;;1;X20/Y12/SLICE1_LUT0;X20/Y12/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[3] ;
  (* ROUTING = "X20/Y18/SLICE0_Q;;1;X20/Y18/EAST_OUT1;X20/Y18/SLICE0_EAST_OUT_Q;1;X21/Y18/CHANNEL2;X21/Y18/CLB_TO_QCB_EAST_OUT1_CHANNEL2;1;X21/Y16/CHANNEL2;X21/Y17/SN_CHANNEL2;1;X21/Y14/CHANNEL2;X21/Y15/SN_CHANNEL2;1;X21/Y12/CHANNEL2;X21/Y13/SN_CHANNEL2;1;X20/Y12/EAST_IN0;X21/Y12/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X20/Y12/SLICE0_LUT0;X20/Y12/SLICE0_EAST_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[4] ;
  (* ROUTING = "X18/Y18/SLICE0_Q;;1;X18/Y18/EAST_OUT1;X18/Y18/SLICE0_EAST_OUT_Q;1;X19/Y18/CHANNEL15;X19/Y18/CLB_TO_QCB_EAST_OUT1_CHANNEL15;1;X20/Y18/WEST_IN0;X19/Y18/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X20/Y18/SLICE0_LUT0;X20/Y18/SLICE0_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[5] ;
  (* ROUTING = "X16/Y18/SLICE0_Q;;1;X16/Y18/EAST_OUT1;X16/Y18/SLICE0_EAST_OUT_Q;1;X17/Y18/CHANNEL9;X17/Y18/CLB_TO_QCB_EAST_OUT1_CHANNEL9;1;X18/Y18/WEST_IN0;X17/Y18/QCB_TO_CLB_WEST_IN0_CHANNEL9;1;X18/Y18/SLICE0_LUT0;X18/Y18/SLICE0_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[6] ;
  (* ROUTING = "X16/Y18/SLICE1_Q;;1;X16/Y18/SLICE0_LUT0;X16/Y18/SLICE1_OUT1_to_SLICE0_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core rf_ram_if rdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2395.21-2395.27" *)
  wire \i_core.rf_ram_if.rdata0[7] ;
  (* ROUTING = "X12/Y16/SLICE0_Q;;1;X12/Y16/SLICE2_LUT0;X12/Y16/SLICE0_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core rf_ram_if rdata1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2396.21-2396.27" *)
  wire \i_core.rf_ram_if.rdata1[0] ;
  (* ROUTING = "X18/Y16/SLICE0_Q;;1;X18/Y16/SOUTH_OUT1;X18/Y16/SLICE0_SOUTH_OUT_Q;1;X18/Y17/CHANNEL13;X18/Y17/CLB_TO_QCB_SOUTH_OUT1_CHANNEL13;1;X16/Y17/CHANNEL13;X17/Y17/WE_CHANNEL13;1;X14/Y17/CHANNEL13;X15/Y17/WE_CHANNEL13;1;X12/Y17/CHANNEL13;X13/Y17/WE_CHANNEL13;1;X12/Y16/SOUTH_IN0;X12/Y17/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1;X12/Y16/SLICE0_LUT0;X12/Y16/SLICE0_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2396.21-2396.27" *)
  wire \i_core.rf_ram_if.rdata1[1] ;
  (* ROUTING = "X20/Y16/SLICE0_Q;;1;X20/Y16/SOUTH_OUT1;X20/Y16/SLICE0_SOUTH_OUT_Q;1;X20/Y17/CHANNEL11;X20/Y17/CLB_TO_QCB_SOUTH_OUT1_CHANNEL11;1;X18/Y17/CHANNEL11;X19/Y17/WE_CHANNEL11;1;X18/Y16/SOUTH_IN0;X18/Y17/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X18/Y16/SLICE0_LUT0;X18/Y16/SLICE0_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2396.21-2396.27" *)
  wire \i_core.rf_ram_if.rdata1[2] ;
  (* ROUTING = "X20/Y16/SLICE1_Q;;1;X20/Y16/SLICE0_LUT1;X20/Y16/SLICE1_OUT1_to_SLICE0_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core rf_ram_if rdata1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2396.21-2396.27" *)
  wire \i_core.rf_ram_if.rdata1[3] ;
  (* ROUTING = "X20/Y20/SLICE0_Q;;1;X20/Y20/NORTH_OUT1;X20/Y20/SLICE0_NORTH_OUT_Q;1;X20/Y19/CHANNEL1;X20/Y19/CLB_TO_QCB_NORTH_OUT1_CHANNEL1;1;X19/Y18/CHANNEL1;X19/Y19/EN_CHANNEL1;1;X19/Y16/CHANNEL1;X19/Y17/SN_CHANNEL1;1;X20/Y16/WEST_IN0;X19/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X20/Y16/SLICE1_LUT0;X20/Y16/SLICE1_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2396.21-2396.27" *)
  wire \i_core.rf_ram_if.rdata1[4] ;
  (* ROUTING = "X18/Y20/SLICE0_Q;;1;X18/Y20/EAST_OUT1;X18/Y20/SLICE0_EAST_OUT_Q;1;X19/Y20/CHANNEL1;X19/Y20/CLB_TO_QCB_EAST_OUT1_CHANNEL1;1;X20/Y20/WEST_IN0;X19/Y20/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X20/Y20/SLICE0_LUT0;X20/Y20/SLICE0_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if rdata1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2396.21-2396.27" *)
  wire \i_core.rf_ram_if.rdata1[5] ;
  (* ROUTING = "X16/Y20/SLICE0_Q;;1;X16/Y20/EAST_OUT1;X16/Y20/SLICE0_EAST_OUT_Q;1;X17/Y20/CHANNEL6;X17/Y20/CLB_TO_QCB_EAST_OUT1_CHANNEL6;1;X18/Y20/WEST_IN1;X17/Y20/QCB_TO_CLB_WEST_IN1_CHANNEL6;1;X18/Y20/SLICE0_LUT1;X18/Y20/SLICE0_WEST_IN_LUT1;1" *)
  (* hdlname = "i_core rf_ram_if rdata1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2396.21-2396.27" *)
  wire \i_core.rf_ram_if.rdata1[6] ;
  (* ROUTING = "X16/Y2/EAST_OUT1;X16/Y2/SLICE0_EAST_OUT_Q;1;X17/Y2/CHANNEL1;X17/Y2/CLB_TO_QCB_EAST_OUT1_CHANNEL1;1;X18/Y1/CHANNEL1;X17/Y1/SE_CHANNEL1;1;X19/Y2/CHANNEL1;X19/Y1/WS_CHANNEL1;1;X19/Y4/CHANNEL1;X19/Y3/NS_CHANNEL1;1;X18/Y5/CHANNEL1;X19/Y5/NW_CHANNEL1;1;X16/Y5/CHANNEL1;X17/Y5/WE_CHANNEL1;1;X14/Y5/CHANNEL1;X15/Y5/WE_CHANNEL1;1;X12/Y5/CHANNEL1;X13/Y5/WE_CHANNEL1;1;X12/Y4/SOUTH_IN0;X12/Y5/QCB_TO_CLB_SOUTH_IN0_CHANNEL1;1;X12/Y4/SLICE0_LUT0;X12/Y4/SLICE0_SOUTH_IN_LUT0;1;X16/Y2/SLICE2_LUT2;X16/Y2/SLICE0_OUT1_to_SLICE2_IN2_FEEDBACK;1;X16/Y2/SLICE0_Q;;1;X16/Y2/SLICE1_LUT1;X16/Y2/SLICE0_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core rf_ram_if rgate" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2398.14-2398.19" *)
  wire \i_core.rf_ram_if.rgate ;
  (* ROUTING = "X10/Y2/SLICE3_Q;;1;X10/Y2/SOUTH_OUT1;X10/Y2/SLICE3_SOUTH_OUT_Q;1;X10/Y3/CHANNEL4;X10/Y3/CLB_TO_QCB_SOUTH_OUT1_CHANNEL4;1;X11/Y4/CHANNEL4;X11/Y3/WS_CHANNEL4;1;X12/Y5/CHANNEL4;X11/Y5/NE_CHANNEL4;1;X13/Y6/CHANNEL4;X13/Y5/WS_CHANNEL4;1;X14/Y6/WEST_IN1;X13/Y6/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X14/Y6/SLICE0_LUT1;X14/Y6/SLICE0_WEST_IN_LUT1;1" *)
  (* hdlname = "i_core rf_ram_if rgnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2323.15-2323.19" *)
  wire \i_core.rf_ram_if.rgnt ;
  (* ROUTING = "X12/Y2/SLICE0_Q;;1;X12/Y2/WEST_OUT1;X12/Y2/SLICE0_WEST_OUT_Q;1;X11/Y2/CHANNEL8;X11/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL8;1;X10/Y2/EAST_IN4;X11/Y2/QCB_TO_CLB_EAST_IN4_CHANNEL8;1;X10/Y2/SLICE3_D;X10/Y2/SLICE3_EAST_IN_D;1" *)
  (* hdlname = "i_core rf_ram_if rreq_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2407.15-2407.21" *)
  wire \i_core.rf_ram_if.rreq_r ;
  (* ROUTING = "X6/Y8/SLICE3_LUT2;X6/Y8/SLICE3_EAST_IN_LUT2;1;X5/Y4/CHANNEL6;X5/Y5/EN_CHANNEL6;1;X6/Y3/CHANNEL6;X5/Y3/SE_CHANNEL6;1;X6/Y4/NORTH_IN2;X6/Y3/QCB_TO_CLB_NORTH_IN2_CHANNEL6;1;X6/Y4/SLICE0_LUT2;X6/Y4/SLICE0_NORTH_IN_LUT2;1;X16/Y17/CHANNEL6;X17/Y17/WE_CHANNEL6;1;X16/Y18/SLICE1_LUT2;X16/Y18/SLICE1_EAST_IN_LUT2;1;X6/Y8/EAST_IN2;X7/Y8/QCB_TO_CLB_EAST_IN2_CHANNEL6;1;X12/Y5/CHANNEL6;X13/Y5/WE_CHANNEL6;1;X20/Y12/WEST_IN3;X19/Y12/QCB_TO_CLB_WEST_IN3_CHANNEL6;1;X16/Y6/SLICE0_LUT1;X16/Y6/SLICE0_NORTH_IN_LUT1;1;X12/Y16/EAST_IN4;X13/Y16/QCB_TO_CLB_EAST_IN4_CHANNEL6;1;X15/Y18/CHANNEL6;X15/Y17/ES_CHANNEL6;1;X16/Y6/NORTH_IN1;X16/Y5/QCB_TO_CLB_NORTH_IN1_CHANNEL11;1;X18/Y5/CHANNEL6;X18/Y5/CLB_TO_QCB_SOUTH_OUT0_CHANNEL6;1;X8/Y6/SLICE1_LUT2;X8/Y6/SLICE1_NORTH_IN_LUT2;1;X6/Y8/SLICE2_LUT2;X6/Y8/SLICE2_EAST_IN_LUT2;1;X20/Y18/SLICE0_LUT3;X20/Y18/SLICE0_WEST_IN_LUT3;1;X6/Y8/SLICE1_LUT2;X6/Y8/SLICE1_EAST_IN_LUT2;1;X8/Y5/CHANNEL6;X9/Y5/WE_CHANNEL6;1;X19/Y6/CHANNEL6;X19/Y5/WS_CHANNEL6;1;X16/Y18/WEST_IN3;X15/Y18/QCB_TO_CLB_WEST_IN3_CHANNEL6;1;X18/Y4/SLICE0_D;X18/Y4/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1;X19/Y18/CHANNEL6;X19/Y17/NS_CHANNEL6;1;X14/Y5/CHANNEL6;X15/Y5/WE_CHANNEL6;1;X15/Y16/CHANNEL6;X15/Y15/ES_CHANNEL6;1;X18/Y18/WEST_IN3;X17/Y18/QCB_TO_CLB_WEST_IN3_CHANNEL6;1;X13/Y16/CHANNEL6;X13/Y17/EN_CHANNEL6;1;X8/Y6/SLICE3_LUT2;X8/Y6/SLICE3_NORTH_IN_LUT2;1;X12/Y16/SLICE2_D;X12/Y16/SLICE2_EAST_IN_D;1;X18/Y17/CHANNEL6;X19/Y17/NW_CHANNEL6;1;X18/Y5/CHANNEL11;X18/Y5/CLB_TO_QCB_SOUTH_OUT0_CHANNEL11;1;X16/Y18/EAST_IN2;X17/Y18/QCB_TO_CLB_EAST_IN2_CHANNEL6;1;X8/Y6/NORTH_IN2;X8/Y5/QCB_TO_CLB_NORTH_IN2_CHANNEL6;1;X20/Y12/SLICE0_LUT3;X20/Y12/SLICE0_WEST_IN_LUT3;1;X16/Y5/CHANNEL6;X17/Y5/WE_CHANNEL6;1;X14/Y16/EAST_IN2;X15/Y16/QCB_TO_CLB_EAST_IN2_CHANNEL6;1;X18/Y4/SOUTH_OUT0;X18/Y4/SLICE0_SOUTH_OUT_F;1;X16/Y5/CHANNEL11;X17/Y5/WE_CHANNEL11;1;X14/Y16/SLICE1_LUT2;X14/Y16/SLICE1_EAST_IN_LUT2;1;X14/Y17/CHANNEL6;X15/Y17/NW_CHANNEL6;1;X19/Y10/CHANNEL6;X19/Y9/NS_CHANNEL6;1;X18/Y18/SLICE0_LUT3;X18/Y18/SLICE0_WEST_IN_LUT3;1;X7/Y6/CHANNEL6;X7/Y5/ES_CHANNEL6;1;X20/Y14/SLICE0_LUT3;X20/Y14/SLICE0_WEST_IN_LUT3;1;X20/Y12/SLICE1_LUT3;X20/Y12/SLICE1_WEST_IN_LUT3;1;X17/Y16/CHANNEL6;X17/Y15/ES_CHANNEL6;1;X19/Y14/CHANNEL6;X19/Y13/NS_CHANNEL6;1;X19/Y16/CHANNEL6;X19/Y15/NS_CHANNEL6;1;X6/Y10/SLICE3_LUT2;X6/Y10/SLICE3_EAST_IN_LUT2;1;X18/Y15/CHANNEL6;X19/Y15/NW_CHANNEL6;1;X18/Y4/SLICE0_F;;1;X16/Y15/CHANNEL6;X17/Y15/WE_CHANNEL6;1;X20/Y14/WEST_IN3;X19/Y14/QCB_TO_CLB_WEST_IN3_CHANNEL6;1;X17/Y18/CHANNEL6;X17/Y17/NS_CHANNEL6;1;X7/Y8/CHANNEL6;X7/Y7/NS_CHANNEL6;1;X6/Y10/EAST_IN2;X7/Y10/QCB_TO_CLB_EAST_IN2_CHANNEL6;1;X6/Y5/CHANNEL6;X7/Y5/WE_CHANNEL6;1;X10/Y5/CHANNEL6;X11/Y5/WE_CHANNEL6;1;X19/Y8/CHANNEL6;X19/Y7/NS_CHANNEL6;1;X7/Y10/CHANNEL6;X7/Y9/NS_CHANNEL6;1;X16/Y18/SLICE0_LUT3;X16/Y18/SLICE0_WEST_IN_LUT3;1;X20/Y18/WEST_IN3;X19/Y18/QCB_TO_CLB_WEST_IN3_CHANNEL6;1;X19/Y12/CHANNEL6;X19/Y11/NS_CHANNEL6;1" *)
  (* hdlname = "i_core rf_ram_if wtrig0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2338.15-2338.21" *)
  wire \i_core.rf_ram_if.rtrig0 ;
  (* ROUTING = "X20/Y16/SLICE1_LUT3;X20/Y16/SLICE1_SOUTH_IN_LUT3;1;X20/Y16/SLICE0_LUT3;X20/Y16/SLICE0_SOUTH_IN_LUT3;1;X18/Y16/SLICE0_LUT3;X18/Y16/SLICE0_WEST_IN_LUT3;1;X20/Y16/SOUTH_IN3;X20/Y17/QCB_TO_CLB_SOUTH_IN3_CHANNEL2;1;X20/Y20/SLICE0_LUT3;X20/Y20/SLICE0_NORTH_IN_LUT3;1;X14/Y21/CHANNEL15;X13/Y21/NE_CHANNEL15;1;X15/Y20/CHANNEL15;X15/Y21/WN_CHANNEL15;1;X16/Y20/WEST_IN2;X15/Y20/QCB_TO_CLB_WEST_IN2_CHANNEL15;1;X16/Y20/SLICE0_LUT2;X16/Y20/SLICE0_WEST_IN_LUT2;1;X20/Y19/CHANNEL15;X19/Y19/SE_CHANNEL15;1;X18/Y16/WEST_IN3;X17/Y16/QCB_TO_CLB_WEST_IN3_CHANNEL2;1;X13/Y16/CHANNEL15;X13/Y16/CLB_TO_QCB_EAST_OUT1_CHANNEL15;1;X18/Y17/CHANNEL2;X17/Y17/NE_CHANNEL2;1;X18/Y21/CHANNEL15;X17/Y21/EW_CHANNEL15;1;X13/Y18/CHANNEL15;X13/Y17/NS_CHANNEL15;1;X14/Y15/CHANNEL2;X13/Y15/EW_CHANNEL2;1;X18/Y20/SLICE0_LUT3;X18/Y20/SLICE0_EAST_IN_LUT3;1;X12/Y15/CHANNEL2;X12/Y15/CLB_TO_QCB_NORTH_OUT1_CHANNEL2;1;X16/Y21/CHANNEL15;X15/Y21/EW_CHANNEL15;1;X12/Y16/EAST_OUT1;X12/Y16/SLICE2_EAST_OUT_Q;1;X17/Y16/CHANNEL2;X17/Y15/WS_CHANNEL2;1;X12/Y16/NORTH_OUT1;X12/Y16/SLICE2_NORTH_OUT_Q;1;X16/Y15/CHANNEL2;X15/Y15/EW_CHANNEL2;1;X18/Y20/EAST_IN3;X19/Y20/QCB_TO_CLB_EAST_IN3_CHANNEL15;1;X12/Y16/SLICE0_LUT3;X12/Y16/SLICE2_OUT1_to_SLICE0_IN3_FEEDBACK;1;X13/Y20/CHANNEL15;X13/Y19/NS_CHANNEL15;1;X19/Y20/CHANNEL15;X19/Y21/WN_CHANNEL15;1;X20/Y20/NORTH_IN3;X20/Y19/QCB_TO_CLB_NORTH_IN3_CHANNEL15;1;X20/Y17/CHANNEL2;X19/Y17/EW_CHANNEL2;1;X12/Y16/SLICE2_Q;;1;X12/Y16/SLICE2_LUT1;X12/Y16/SLICE2_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core rf_ram_if rtrig1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2386.12-2386.18" *)
  wire \i_core.rf_ram_if.rtrig1 ;
  (* ROUTING = "X12/Y15/CHANNEL12;X11/Y15/NE_CHANNEL12;1;X12/Y16/NORTH_IN2;X12/Y15/QCB_TO_CLB_NORTH_IN2_CHANNEL12;1;X12/Y16/SLICE2_LUT2;X12/Y16/SLICE2_NORTH_IN_LUT2;1;X12/Y16/SLICE3_LUT1;X12/Y16/SLICE3_WEST_IN_LUT1;1;X11/Y16/CHANNEL12;X11/Y15/NS_CHANNEL12;1;X11/Y8/CHANNEL12;X11/Y7/NS_CHANNEL12;1;X11/Y10/CHANNEL12;X11/Y9/NS_CHANNEL12;1;X11/Y14/CHANNEL12;X11/Y13/NS_CHANNEL12;1;X12/Y4/SOUTH_OUT1;X12/Y4/SLICE0_SOUTH_OUT_Q;1;X12/Y4/SLICE0_Q;;1;X11/Y12/CHANNEL12;X11/Y11/NS_CHANNEL12;1;X12/Y4/SLICE0_LUT1;X12/Y4/SLICE0_OUT1_to_SLICE0_IN1_FEEDBACK;1;X12/Y5/CHANNEL12;X12/Y5/CLB_TO_QCB_SOUTH_OUT1_CHANNEL12;1;X11/Y6/CHANNEL12;X11/Y5/ES_CHANNEL12;1;X12/Y16/WEST_IN1;X11/Y16/QCB_TO_CLB_WEST_IN1_CHANNEL12;1" *)
  (* hdlname = "i_core rf_ram_if rvalid" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2399.14-2399.20" *)
  wire \i_core.rf_ram_if.rvalid ;
  (* ROUTING = "X18/Y2/SLICE3_F;;1;X18/Y2/SLICE3_D;X18/Y2/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  (* force_downto = 32'd1 *)
  (* hdlname = "i_core rf_ram_if wcnt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2331.21-2331.25" *)
  (* unused_bits = "1 2 3 4" *)
  wire \i_core.rf_ram_if.wcnt[0] ;
  (* ROUTING = "X18/Y16/SLICE3_Q;;1;X18/Y16/WEST_OUT1;X18/Y16/SLICE3_WEST_OUT_Q;1;X17/Y16/CHANNEL9;X17/Y16/CLB_TO_QCB_WEST_OUT1_CHANNEL9;1;X17/Y14/CHANNEL9;X17/Y15/SN_CHANNEL9;1;X18/Y14/WEST_IN4;X17/Y14/QCB_TO_CLB_WEST_IN4_CHANNEL9;1;X18/Y14/SLICE3_D;X18/Y14/SLICE3_WEST_IN_D;1" *)
  (* hdlname = "i_core rf_ram_if wdata0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2333.22-2333.30" *)
  wire \i_core.rf_ram_if.wdata0_r[0] ;
  (* ROUTING = "X18/Y16/NORTH_OUT1;X18/Y16/SLICE2_NORTH_OUT_Q;1;X18/Y15/CHANNEL13;X18/Y15/CLB_TO_QCB_NORTH_OUT1_CHANNEL13;1;X18/Y14/SOUTH_IN4;X18/Y15/QCB_TO_CLB_SOUTH_IN4_CHANNEL13;1;X18/Y14/SLICE2_D;X18/Y14/SLICE2_SOUTH_IN_D;1;X18/Y16/SLICE3_D;X18/Y16/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1;X18/Y16/SLICE2_Q;;1" *)
  (* hdlname = "i_core rf_ram_if wdata0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2333.22-2333.30" *)
  wire \i_core.rf_ram_if.wdata0_r[1] ;
  (* ROUTING = "X18/Y16/EAST_OUT1;X18/Y16/SLICE1_EAST_OUT_Q;1;X19/Y16/CHANNEL10;X19/Y16/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X19/Y14/CHANNEL10;X19/Y15/SN_CHANNEL10;1;X18/Y13/CHANNEL10;X19/Y13/SW_CHANNEL10;1;X18/Y14/NORTH_IN4;X18/Y13/QCB_TO_CLB_NORTH_IN4_CHANNEL10;1;X18/Y14/SLICE1_D;X18/Y14/SLICE1_NORTH_IN_D;1;X18/Y16/SLICE2_D;X18/Y16/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1;X18/Y16/SLICE1_Q;;1" *)
  (* hdlname = "i_core rf_ram_if wdata0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2333.22-2333.30" *)
  wire \i_core.rf_ram_if.wdata0_r[2] ;
  (* ROUTING = "X19/Y14/CHANNEL4;X19/Y15/WN_CHANNEL4;1;X18/Y14/EAST_IN4;X19/Y14/QCB_TO_CLB_EAST_IN4_CHANNEL4;1;X18/Y14/SLICE0_D;X18/Y14/SLICE0_EAST_IN_D;1;X14/Y15/CHANNEL4;X13/Y15/EW_CHANNEL4;1;X12/Y15/CHANNEL4;X11/Y15/EW_CHANNEL4;1;X18/Y15/CHANNEL4;X17/Y15/EW_CHANNEL4;1;X18/Y16/SLICE1_D;X18/Y16/SLICE1_NORTH_IN_D;1;X10/Y15/CHANNEL4;X10/Y15/CLB_TO_QCB_NORTH_OUT1_CHANNEL4;1;X16/Y15/CHANNEL4;X15/Y15/EW_CHANNEL4;1;X18/Y16/NORTH_IN4;X18/Y15/QCB_TO_CLB_NORTH_IN4_CHANNEL4;1;X10/Y16/NORTH_OUT1;X10/Y16/SLICE2_NORTH_OUT_Q;1;X10/Y16/SLICE2_Q;;1" *)
  (* hdlname = "i_core rf_ram_if wdata0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2333.22-2333.30" *)
  wire \i_core.rf_ram_if.wdata0_r[3] ;
  (* ROUTING = "X10/Y18/SOUTH_OUT1;X10/Y18/SLICE1_SOUTH_OUT_Q;1;X10/Y19/CHANNEL1;X10/Y19/CLB_TO_QCB_SOUTH_OUT1_CHANNEL1;1;X8/Y19/CHANNEL1;X9/Y19/WE_CHANNEL1;1;X8/Y18/SOUTH_IN4;X8/Y19/QCB_TO_CLB_SOUTH_IN4_CHANNEL1;1;X8/Y18/SLICE3_D;X8/Y18/SLICE3_SOUTH_IN_D;1;X10/Y16/SLICE2_D;X10/Y16/SLICE2_SOUTH_IN_D;1;X10/Y16/SOUTH_IN4;X10/Y17/QCB_TO_CLB_SOUTH_IN4_CHANNEL7;1;X10/Y17/CHANNEL7;X10/Y17/CLB_TO_QCB_NORTH_OUT1_CHANNEL7;1;X10/Y18/NORTH_OUT1;X10/Y18/SLICE1_NORTH_OUT_Q;1;X10/Y18/SLICE1_Q;;1" *)
  (* hdlname = "i_core rf_ram_if wdata0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2333.22-2333.30" *)
  wire \i_core.rf_ram_if.wdata0_r[4] ;
  (* ROUTING = "X10/Y18/WEST_OUT1;X10/Y18/SLICE0_WEST_OUT_Q;1;X9/Y18/CHANNEL2;X9/Y18/CLB_TO_QCB_WEST_OUT1_CHANNEL2;1;X8/Y18/EAST_IN4;X9/Y18/QCB_TO_CLB_EAST_IN4_CHANNEL2;1;X8/Y18/SLICE2_D;X8/Y18/SLICE2_EAST_IN_D;1;X10/Y18/SLICE0_Q;;1;X10/Y18/SLICE1_D;X10/Y18/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_ram_if wdata0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2333.22-2333.30" *)
  wire \i_core.rf_ram_if.wdata0_r[5] ;
  (* ROUTING = "X6/Y18/SOUTH_OUT1;X6/Y18/SLICE0_SOUTH_OUT_Q;1;X6/Y19/CHANNEL5;X6/Y19/CLB_TO_QCB_SOUTH_OUT1_CHANNEL5;1;X8/Y19/CHANNEL5;X7/Y19/EW_CHANNEL5;1;X10/Y19/CHANNEL5;X9/Y19/EW_CHANNEL5;1;X10/Y18/SOUTH_IN4;X10/Y19/QCB_TO_CLB_SOUTH_IN4_CHANNEL5;1;X10/Y18/SLICE0_D;X10/Y18/SLICE0_SOUTH_IN_D;1;X8/Y18/SLICE1_D;X8/Y18/SLICE1_NORTH_IN_D;1;X8/Y17/CHANNEL0;X7/Y17/SE_CHANNEL0;1;X8/Y18/NORTH_IN4;X8/Y17/QCB_TO_CLB_NORTH_IN4_CHANNEL0;1;X6/Y18/EAST_OUT1;X6/Y18/SLICE0_EAST_OUT_Q;1;X7/Y18/CHANNEL0;X7/Y18/CLB_TO_QCB_EAST_OUT1_CHANNEL0;1;X6/Y18/SLICE0_Q;;1" *)
  (* hdlname = "i_core rf_ram_if wdata0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2333.22-2333.30" *)
  wire \i_core.rf_ram_if.wdata0_r[6] ;
  (* ROUTING = "X4/Y10/SLICE2_Q;;1;X4/Y10/EAST_OUT1;X4/Y10/SLICE2_EAST_OUT_Q;1;X5/Y10/CHANNEL5;X5/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL5;1;X5/Y8/CHANNEL5;X5/Y9/SN_CHANNEL5;1;X5/Y6/CHANNEL5;X5/Y7/SN_CHANNEL5;1;X5/Y4/CHANNEL5;X5/Y5/SN_CHANNEL5;1;X5/Y2/CHANNEL5;X5/Y3/SN_CHANNEL5;1;X6/Y1/CHANNEL5;X5/Y1/SE_CHANNEL5;1;X8/Y1/CHANNEL5;X7/Y1/EW_CHANNEL5;1;X9/Y2/CHANNEL5;X9/Y1/WS_CHANNEL5;1;X9/Y4/CHANNEL5;X9/Y3/NS_CHANNEL5;1;X10/Y5/CHANNEL5;X9/Y5/NE_CHANNEL5;1;X12/Y5/CHANNEL5;X11/Y5/EW_CHANNEL5;1;X14/Y5/CHANNEL5;X13/Y5/EW_CHANNEL5;1;X15/Y6/CHANNEL5;X15/Y5/WS_CHANNEL5;1;X16/Y6/WEST_IN0;X15/Y6/QCB_TO_CLB_WEST_IN0_CHANNEL5;1;X16/Y6/SLICE0_LUT0;X16/Y6/SLICE0_WEST_IN_LUT0;1" *)
  (* hdlname = "i_core rf_ram_if wen0_r" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2336.15-2336.21" *)
  wire \i_core.rf_ram_if.wen0_r ;
  (* ROUTING = "X17/Y4/CHANNEL14;X17/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL14;1;X17/Y6/CHANNEL14;X17/Y5/NS_CHANNEL14;1;X17/Y8/CHANNEL14;X17/Y7/NS_CHANNEL14;1;X17/Y10/CHANNEL14;X17/Y9/NS_CHANNEL14;1;X17/Y12/CHANNEL14;X17/Y11/NS_CHANNEL14;1;X18/Y13/CHANNEL14;X17/Y13/NE_CHANNEL14;1;X18/Y14/NORTH_IN0;X18/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL14;1;X18/Y14/SLICE1_LUT0;X18/Y14/SLICE1_NORTH_IN_LUT0;1;X12/Y8/SLICE1_LUT1;X12/Y8/SLICE1_NORTH_IN_LUT1;1;X7/Y4/CHANNEL11;X7/Y3/ES_CHANNEL11;1;X9/Y4/CHANNEL11;X9/Y3/ES_CHANNEL11;1;X18/Y4/SOUTH_OUT1;X18/Y4/SLICE0_SOUTH_OUT_Q;1;X13/Y2/CHANNEL11;X13/Y1/ES_CHANNEL11;1;X16/Y1/CHANNEL11;X17/Y1/SW_CHANNEL11;1;X12/Y7/CHANNEL9;X13/Y7/WE_CHANNEL9;1;X6/Y6/SLICE0_LUT1;X6/Y6/SLICE0_EAST_IN_LUT1;1;X18/Y4/WEST_OUT1;X18/Y4/SLICE0_WEST_OUT_Q;1;X16/Y7/CHANNEL9;X17/Y7/NW_CHANNEL9;1;X17/Y6/CHANNEL9;X17/Y5/ES_CHANNEL9;1;X8/Y3/CHANNEL11;X9/Y3/WE_CHANNEL11;1;X10/Y3/CHANNEL11;X11/Y3/WE_CHANNEL11;1;X14/Y1/CHANNEL11;X15/Y1/WE_CHANNEL11;1;X17/Y4/CHANNEL11;X17/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL11;1;X7/Y6/CHANNEL11;X7/Y5/NS_CHANNEL11;1;X14/Y7/CHANNEL9;X15/Y7/WE_CHANNEL9;1;X18/Y4/SLICE0_Q;;1;X8/Y4/EAST_IN1;X9/Y4/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X8/Y4/SLICE3_LUT0;X8/Y4/SLICE3_WEST_IN_LUT0;1;X18/Y5/CHANNEL9;X18/Y5/CLB_TO_QCB_SOUTH_OUT1_CHANNEL9;1;X6/Y6/EAST_IN1;X7/Y6/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X12/Y8/NORTH_IN1;X12/Y7/QCB_TO_CLB_NORTH_IN1_CHANNEL9;1;X8/Y4/SLICE0_LUT1;X8/Y4/SLICE0_EAST_IN_LUT1;1;X12/Y3/CHANNEL11;X13/Y3/NW_CHANNEL11;1;X8/Y4/WEST_IN0;X7/Y4/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X17/Y2/CHANNEL11;X17/Y3/SN_CHANNEL11;1;X6/Y6/SLICE1_LUT1;X6/Y6/SLICE1_EAST_IN_LUT1;1" *)
  (* hdlname = "i_core rf_ram_if wtrig1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2339.15-2339.21" *)
  wire \i_core.rf_ram_if.wtrig1 ;
  (* ROUTING = "X5/Y14/CHANNEL4;X5/Y13/ES_CHANNEL4;1;X4/Y15/CHANNEL4;X5/Y15/NW_CHANNEL4;1;X3/Y16/CHANNEL4;X3/Y15/ES_CHANNEL4;1;X3/Y18/CHANNEL4;X3/Y17/NS_CHANNEL4;1;X4/Y19/CHANNEL4;X3/Y19/NE_CHANNEL4;1;X6/Y19/CHANNEL4;X5/Y19/EW_CHANNEL4;1;X8/Y19/CHANNEL4;X7/Y19/EW_CHANNEL4;1;X9/Y18/CHANNEL4;X9/Y19/WN_CHANNEL4;1;X9/Y16/CHANNEL4;X9/Y17/SN_CHANNEL4;1;X8/Y16/EAST_IN2;X9/Y16/QCB_TO_CLB_EAST_IN2_CHANNEL4;1;X8/Y16/SLICE3_LUT2;X8/Y16/SLICE3_EAST_IN_LUT2;1;X12/Y10/SLICE_EN;X12/Y10/SLICE_EN_NORTH_IN;1;X6/Y8/SLICE0_LUT2;X6/Y8/SLICE0_NORTH_IN_LUT2;1;X8/Y8/SLICE0_LUT2;X8/Y8/SLICE0_NORTH_IN_LUT2;1;X17/Y6/CHANNEL3;X17/Y5/NS_CHANNEL3;1;X8/Y5/CHANNEL14;X9/Y5/WE_CHANNEL14;1;X2/Y12/EAST_IN2;X3/Y12/QCB_TO_CLB_EAST_IN2_CHANNEL14;1;X12/Y14/SLICE0_LUT2;X12/Y14/SLICE0_EAST_IN_LUT2;1;X14/Y12/SLICE0_LUT2;X14/Y12/SLICE0_NORTH_IN_LUT2;1;X12/Y10/NORTH_IN5;X12/Y9/QCB_TO_CLB_NORTH_IN5_CHANNEL3;1;X8/Y8/SLICE2_LUT2;X8/Y8/SLICE2_NORTH_IN_LUT2;1;X6/Y14/SLICE3_LUT2;X6/Y14/SLICE3_NORTH_IN_LUT2;1;X13/Y14/CHANNEL14;X13/Y13/NS_CHANNEL14;1;X17/Y14/CHANNEL14;X17/Y15/WN_CHANNEL14;1;X8/Y8/SLICE3_LUT2;X8/Y8/SLICE3_NORTH_IN_LUT2;1;X12/Y9/CHANNEL3;X13/Y9/WE_CHANNEL3;1;X14/Y11/CHANNEL14;X13/Y11/NE_CHANNEL14;1;X8/Y10/SLICE0_LUT2;X8/Y10/SLICE0_NORTH_IN_LUT2;1;X14/Y10/EAST_IN2;X15/Y10/QCB_TO_CLB_EAST_IN2_CHANNEL14;1;X14/Y12/WEST_IN1;X13/Y12/QCB_TO_CLB_WEST_IN1_CHANNEL14;1;X8/Y8/SLICE1_LUT2;X8/Y8/SLICE1_NORTH_IN_LUT2;1;X2/Y12/SLICE0_LUT2;X2/Y12/SLICE0_EAST_IN_LUT2;1;X16/Y16/SLICE3_LUT2;X16/Y16/SLICE3_NORTH_IN_LUT2;1;X16/Y16/SLICE2_LUT2;X16/Y16/SLICE2_NORTH_IN_LUT2;1;X7/Y2/CHANNEL4;X7/Y1/ES_CHANNEL4;1;X2/Y12/SLICE2_LUT2;X2/Y12/SLICE2_EAST_IN_LUT2;1;X14/Y3/CHANNEL14;X13/Y3/NE_CHANNEL14;1;X8/Y1/CHANNEL4;X9/Y1/WE_CHANNEL4;1;X14/Y3/CHANNEL3;X13/Y3/NE_CHANNEL3;1;X14/Y12/SLICE3_LUT1;X14/Y12/SLICE3_WEST_IN_LUT1;1;X4/Y9/CHANNEL14;X5/Y9/NW_CHANNEL14;1;X14/Y14/SLICE2_LUT3;X14/Y14/SLICE2_WEST_IN_LUT3;1;X15/Y14/CHANNEL14;X15/Y13/NS_CHANNEL14;1;X12/Y1/CHANNEL4;X13/Y1/SW_CHANNEL4;1;X4/Y10/NORTH_IN2;X4/Y9/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X6/Y8/NORTH_IN2;X6/Y7/QCB_TO_CLB_NORTH_IN2_CHANNEL4;1;X8/Y10/SLICE1_LUT2;X8/Y10/SLICE1_NORTH_IN_LUT2;1;X3/Y10/CHANNEL14;X3/Y9/ES_CHANNEL14;1;X14/Y12/NORTH_IN2;X14/Y11/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X17/Y4/CHANNEL3;X17/Y3/WS_CHANNEL3;1;X8/Y8/NORTH_IN2;X8/Y7/QCB_TO_CLB_NORTH_IN2_CHANNEL4;1;X13/Y8/CHANNEL14;X13/Y7/NS_CHANNEL14;1;X6/Y14/NORTH_IN2;X6/Y13/QCB_TO_CLB_NORTH_IN2_CHANNEL4;1;X16/Y4/SLICE0_LUT2;X16/Y4/SLICE0_NORTH_IN_LUT2;1;X7/Y4/CHANNEL4;X7/Y3/NS_CHANNEL4;1;X14/Y15/CHANNEL14;X13/Y15/NE_CHANNEL14;1;X3/Y12/CHANNEL14;X3/Y11/NS_CHANNEL14;1;X16/Y16/SLICE0_LUT3;X16/Y16/SLICE0_WEST_IN_LUT3;1;X16/Y14/SLICE2_LUT2;X16/Y14/SLICE2_EAST_IN_LUT2;1;X14/Y14/SLICE1_LUT3;X14/Y14/SLICE1_WEST_IN_LUT3;1;X16/Y16/NORTH_IN2;X16/Y15/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X4/Y10/SLICE3_LUT2;X4/Y10/SLICE3_NORTH_IN_LUT2;1;X16/Y14/SLICE0_LUT2;X16/Y14/SLICE0_EAST_IN_LUT2;1;X8/Y10/SLICE3_LUT2;X8/Y10/SLICE3_NORTH_IN_LUT2;1;X16/Y3/CHANNEL3;X15/Y3/EW_CHANNEL3;1;X2/Y12/SLICE3_LUT2;X2/Y12/SLICE3_EAST_IN_LUT2;1;X6/Y7/CHANNEL4;X7/Y7/NW_CHANNEL4;1;X12/Y12/SOUTH_IN5;X12/Y13/QCB_TO_CLB_SOUTH_IN5_CHANNEL14;1;X16/Y14/SLICE1_LUT2;X16/Y14/SLICE1_EAST_IN_LUT2;1;X14/Y10/SLICE2_LUT2;X14/Y10/SLICE2_EAST_IN_LUT2;1;X14/Y6/SLICE_EN;X14/Y6/SLICE_EN_WEST_IN;1;X16/Y2/SLICE1_LUT2;X16/Y2/SLICE1_WEST_IN_LUT2;1;X15/Y10/CHANNEL14;X15/Y11/WN_CHANNEL14;1;X15/Y16/CHANNEL14;X15/Y15/NS_CHANNEL14;1;X7/Y12/CHANNEL4;X7/Y11/NS_CHANNEL4;1;X8/Y7/CHANNEL4;X7/Y7/NE_CHANNEL4;1;X16/Y16/WEST_IN3;X15/Y16/QCB_TO_CLB_WEST_IN3_CHANNEL14;1;X17/Y8/CHANNEL3;X17/Y7/NS_CHANNEL3;1;X13/Y10/CHANNEL14;X13/Y9/NS_CHANNEL14;1;X16/Y4/NORTH_IN2;X16/Y3/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X16/Y3/CHANNEL14;X15/Y3/EW_CHANNEL14;1;X5/Y6/CHANNEL14;X5/Y5/ES_CHANNEL14;1;X6/Y13/CHANNEL4;X7/Y13/NW_CHANNEL4;1;X5/Y8/CHANNEL14;X5/Y7/NS_CHANNEL14;1;X14/Y14/WEST_IN3;X13/Y14/QCB_TO_CLB_WEST_IN3_CHANNEL14;1;X12/Y12/SLICE_EN;X12/Y12/SLICE_EN_SOUTH_IN;1;X16/Y9/CHANNEL3;X17/Y9/NW_CHANNEL3;1;X12/Y14/EAST_IN2;X13/Y14/QCB_TO_CLB_EAST_IN2_CHANNEL14;1;X12/Y2/EAST_OUT0;X12/Y2/SLICE0_EAST_OUT_F;1;X14/Y9/CHANNEL3;X15/Y9/WE_CHANNEL3;1;X7/Y6/CHANNEL4;X7/Y5/NS_CHANNEL4;1;X8/Y10/NORTH_IN2;X8/Y9/QCB_TO_CLB_NORTH_IN2_CHANNEL4;1;X15/Y2/CHANNEL3;X15/Y3/WN_CHANNEL3;1;X13/Y4/CHANNEL14;X13/Y3/NS_CHANNEL14;1;X13/Y12/CHANNEL14;X13/Y11/NS_CHANNEL14;1;X12/Y13/CHANNEL14;X13/Y13/NW_CHANNEL14;1;X10/Y1/CHANNEL4;X11/Y1/WE_CHANNEL4;1;X6/Y14/SLICE1_LUT2;X6/Y14/SLICE1_NORTH_IN_LUT2;1;X6/Y14/SLICE0_LUT2;X6/Y14/SLICE0_NORTH_IN_LUT2;1;X10/Y5/CHANNEL14;X11/Y5/WE_CHANNEL14;1;X16/Y4/SLICE3_LUT0;X16/Y4/SLICE3_NORTH_IN_LUT0;1;X16/Y2/WEST_IN2;X15/Y2/QCB_TO_CLB_WEST_IN2_CHANNEL3;1;X8/Y9/CHANNEL4;X7/Y9/NE_CHANNEL4;1;X16/Y14/EAST_IN2;X17/Y14/QCB_TO_CLB_EAST_IN2_CHANNEL14;1;X6/Y14/SLICE2_LUT2;X6/Y14/SLICE2_NORTH_IN_LUT2;1;X16/Y4/NORTH_IN0;X16/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL14;1;X7/Y8/CHANNEL4;X7/Y7/NS_CHANNEL4;1;X12/Y5/CHANNEL14;X13/Y5/NW_CHANNEL14;1;X13/Y2/CHANNEL14;X13/Y2/CLB_TO_QCB_EAST_OUT0_CHANNEL14;1;X13/Y6/CHANNEL14;X13/Y5/NS_CHANNEL14;1;X13/Y2/CHANNEL3;X13/Y2/CLB_TO_QCB_EAST_OUT0_CHANNEL3;1;X12/Y2/SLICE0_F;;1;X14/Y6/WEST_IN5;X13/Y6/QCB_TO_CLB_WEST_IN5_CHANNEL14;1;X6/Y5/CHANNEL14;X7/Y5/WE_CHANNEL14;1;X2/Y12/SLICE1_LUT2;X2/Y12/SLICE1_EAST_IN_LUT2;1;X12/Y2/SLICE0_D;X12/Y2/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1;X16/Y15/CHANNEL14;X15/Y15/EW_CHANNEL14;1;X8/Y10/SLICE2_LUT2;X8/Y10/SLICE2_NORTH_IN_LUT2;1;X7/Y10/CHANNEL4;X7/Y9/NS_CHANNEL4;1;X16/Y16/SLICE1_LUT2;X16/Y16/SLICE1_NORTH_IN_LUT2;1;X13/Y2/CHANNEL4;X13/Y2/CLB_TO_QCB_EAST_OUT0_CHANNEL4;1;X15/Y12/CHANNEL14;X15/Y11/WS_CHANNEL14;1" *)
  (* hdlname = "i_core wb_ibus_ack" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2636.10-2636.21" *)
  wire \i_core.rf_rreq ;
  (* ROUTING = "X20/Y2/SLICE1_F;;1;X20/Y2/SLICE1_D;X20/Y2/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2678.18-2678.26" *)
  wire \i_core.rf_waddr[0] ;
  (* ROUTING = "X20/Y4/SLICE0_F;;1;X20/Y4/SLICE0_D;X20/Y4/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2678.18-2678.26" *)
  wire \i_core.rf_waddr[1] ;
  (* ROUTING = "X8/Y4/SLICE3_F;;1;X8/Y4/SLICE3_D;X8/Y4/SLICE3_OUT0_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2678.18-2678.26" *)
  wire \i_core.rf_waddr[2] ;
  (* ROUTING = "X12/Y8/SLICE1_F;;1;X12/Y8/SLICE1_D;X12/Y8/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2678.18-2678.26" *)
  wire \i_core.rf_waddr[3] ;
  (* ROUTING = "X8/Y4/SLICE0_F;;1;X8/Y4/SLICE0_D;X8/Y4/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2678.18-2678.26" *)
  wire \i_core.rf_waddr[4] ;
  (* ROUTING = "X6/Y6/SLICE0_F;;1;X6/Y6/SLICE0_D;X6/Y6/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2678.18-2678.26" *)
  wire \i_core.rf_waddr[5] ;
  (* ROUTING = "X6/Y6/SLICE1_F;;1;X6/Y6/SLICE1_D;X6/Y6/SLICE1_OUT0_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core rf_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2678.18-2678.26" *)
  wire \i_core.rf_waddr[6] ;
  (* ROUTING = "X2/Y12/EAST_OUT1;X2/Y12/SLICE0_EAST_OUT_Q;1;X3/Y12/CHANNEL4;X3/Y12/CLB_TO_QCB_EAST_OUT1_CHANNEL4;1;X4/Y11/CHANNEL4;X3/Y11/SE_CHANNEL4;1;X6/Y11/CHANNEL4;X5/Y11/EW_CHANNEL4;1;X6/Y10/SOUTH_IN1;X6/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL4;1;X6/Y10/SLICE3_LUT1;X6/Y10/SLICE3_SOUTH_IN_LUT1;1;X2/Y12/SLICE0_Q;;1;X2/Y12/SLICE1_LUT1;X2/Y12/SLICE0_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core rreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2796.28-2796.33" *)
  wire \i_core.rreg0[0] ;
  (* ROUTING = "X4/Y5/CHANNEL0;X5/Y5/WE_CHANNEL0;1;X2/Y5/CHANNEL0;X3/Y5/WE_CHANNEL0;1;X1/Y6/CHANNEL0;X1/Y5/ES_CHANNEL0;1;X1/Y8/CHANNEL0;X1/Y7/NS_CHANNEL0;1;X1/Y10/CHANNEL0;X1/Y9/NS_CHANNEL0;1;X1/Y12/CHANNEL0;X1/Y11/NS_CHANNEL0;1;X2/Y12/WEST_IN1;X1/Y12/QCB_TO_CLB_WEST_IN1_CHANNEL0;1;X2/Y12/SLICE0_LUT1;X2/Y12/SLICE0_WEST_IN_LUT1;1;X8/Y6/WEST_IN1;X7/Y6/QCB_TO_CLB_WEST_IN1_CHANNEL0;1;X7/Y8/CHANNEL0;X7/Y9/SN_CHANNEL0;1;X6/Y4/SLICE0_LUT1;X6/Y4/SLICE0_SOUTH_IN_LUT1;1;X7/Y6/CHANNEL0;X7/Y7/SN_CHANNEL0;1;X8/Y10/SLICE3_Q;;1;X8/Y11/CHANNEL0;X8/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL0;1;X8/Y6/SLICE1_LUT1;X8/Y6/SLICE1_WEST_IN_LUT1;1;X6/Y4/SOUTH_IN1;X6/Y5/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X7/Y10/CHANNEL0;X7/Y11/EN_CHANNEL0;1;X8/Y10/SOUTH_OUT1;X8/Y10/SLICE3_SOUTH_OUT_Q;1;X6/Y5/CHANNEL0;X7/Y5/SW_CHANNEL0;1" *)
  (* hdlname = "i_core rreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2796.28-2796.33" *)
  wire \i_core.rreg0[1] ;
  (* ROUTING = "X8/Y10/NORTH_OUT1;X8/Y10/SLICE2_NORTH_OUT_Q;1;X8/Y9/CHANNEL2;X8/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL2;1;X9/Y8/CHANNEL2;X9/Y9/WN_CHANNEL2;1;X9/Y6/CHANNEL2;X9/Y7/SN_CHANNEL2;1;X8/Y6/EAST_IN0;X9/Y6/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X8/Y6/SLICE3_LUT0;X8/Y6/SLICE3_EAST_IN_LUT0;1;X8/Y10/SLICE3_LUT1;X8/Y10/SLICE2_OUT1_to_SLICE3_IN1_FEEDBACK;1;X8/Y10/SLICE2_Q;;1" *)
  (* hdlname = "i_core rreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2796.28-2796.33" *)
  wire \i_core.rreg0[2] ;
  (* ROUTING = "X8/Y10/EAST_OUT1;X8/Y10/SLICE1_EAST_OUT_Q;1;X9/Y10/CHANNEL7;X9/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL7;1;X9/Y12/CHANNEL7;X9/Y11/NS_CHANNEL7;1;X8/Y13/CHANNEL7;X9/Y13/NW_CHANNEL7;1;X7/Y12/CHANNEL7;X7/Y13/EN_CHANNEL7;1;X7/Y10/CHANNEL7;X7/Y11/SN_CHANNEL7;1;X6/Y9/CHANNEL7;X7/Y9/SW_CHANNEL7;1;X6/Y8/SOUTH_IN0;X6/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL7;1;X6/Y8/SLICE2_LUT0;X6/Y8/SLICE2_SOUTH_IN_LUT0;1;X8/Y10/SLICE1_Q;;1;X8/Y10/SLICE2_LUT1;X8/Y10/SLICE1_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core rreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2796.28-2796.33" *)
  wire \i_core.rreg0[3] ;
  (* ROUTING = "X6/Y8/SLICE3_LUT1;X6/Y8/SLICE3_SOUTH_IN_LUT1;1;X6/Y8/SLICE1_LUT1;X6/Y8/SLICE1_SOUTH_IN_LUT1;1;X6/Y8/SOUTH_IN1;X6/Y9/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X7/Y10/CHANNEL10;X7/Y10/CLB_TO_QCB_WEST_OUT1_CHANNEL10;1;X8/Y10/WEST_OUT1;X8/Y10/SLICE0_WEST_OUT_Q;1;X6/Y9/CHANNEL10;X7/Y9/SW_CHANNEL10;1;X8/Y10/SLICE0_Q;;1;X8/Y10/SLICE1_LUT1;X8/Y10/SLICE0_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core rreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2796.28-2796.33" *)
  wire \i_core.rreg0[4] ;
  (* ROUTING = "X6/Y8/WEST_OUT1;X6/Y8/SLICE0_WEST_OUT_Q;1;X5/Y8/CHANNEL8;X5/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL8;1;X5/Y10/CHANNEL8;X5/Y9/NS_CHANNEL8;1;X5/Y12/CHANNEL8;X5/Y11/NS_CHANNEL8;1;X6/Y12/WEST_IN1;X5/Y12/QCB_TO_CLB_WEST_IN1_CHANNEL8;1;X6/Y12/SLICE3_LUT1;X6/Y12/SLICE3_WEST_IN_LUT1;1;X7/Y12/CHANNEL12;X7/Y11/NS_CHANNEL12;1;X6/Y9/CHANNEL12;X6/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL12;1;X6/Y10/NORTH_IN0;X6/Y9/QCB_TO_CLB_NORTH_IN0_CHANNEL12;1;X6/Y10/SLICE3_LUT0;X6/Y10/SLICE3_NORTH_IN_LUT0;1;X8/Y14/WEST_IN1;X7/Y14/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X6/Y8/SOUTH_OUT1;X6/Y8/SLICE0_SOUTH_OUT_Q;1;X7/Y14/CHANNEL12;X7/Y13/NS_CHANNEL12;1;X8/Y14/SLICE3_LUT1;X8/Y14/SLICE3_WEST_IN_LUT1;1;X6/Y8/SLICE0_Q;;1;X7/Y10/CHANNEL12;X7/Y9/WS_CHANNEL12;1" *)
  (* hdlname = "i_core rreg1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2797.28-2797.33" *)
  wire \i_core.rreg1[0] ;
  (* ROUTING = "X7/Y8/CHANNEL3;X7/Y7/ES_CHANNEL3;1;X6/Y8/EAST_IN1;X7/Y8/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X6/Y8/SLICE0_LUT1;X6/Y8/SLICE0_EAST_IN_LUT1;1;X6/Y4/SLICE0_LUT0;X6/Y4/SLICE0_SOUTH_IN_LUT0;1;X6/Y4/SOUTH_IN0;X6/Y5/QCB_TO_CLB_SOUTH_IN0_CHANNEL3;1;X7/Y6/CHANNEL3;X7/Y7/EN_CHANNEL3;1;X8/Y7/CHANNEL3;X8/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL3;1;X8/Y8/SLICE3_Q;;1;X8/Y8/NORTH_OUT1;X8/Y8/SLICE3_NORTH_OUT_Q;1;X8/Y6/SLICE1_LUT0;X8/Y6/SLICE1_SOUTH_IN_LUT0;1;X6/Y5/CHANNEL3;X7/Y5/SW_CHANNEL3;1;X8/Y7/CHANNEL13;X8/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL13;1;X8/Y6/SOUTH_IN0;X8/Y7/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1" *)
  (* hdlname = "i_core rreg1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2797.28-2797.33" *)
  wire \i_core.rreg1[1] ;
  (* ROUTING = "X8/Y8/EAST_OUT1;X8/Y8/SLICE2_EAST_OUT_Q;1;X9/Y8/CHANNEL13;X9/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL13;1;X9/Y6/CHANNEL13;X9/Y7/SN_CHANNEL13;1;X8/Y6/EAST_IN1;X9/Y6/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X8/Y6/SLICE3_LUT1;X8/Y6/SLICE3_EAST_IN_LUT1;1;X8/Y8/SLICE3_LUT1;X8/Y8/SLICE2_OUT1_to_SLICE3_IN1_FEEDBACK;1;X8/Y8/SLICE2_Q;;1" *)
  (* hdlname = "i_core rreg1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2797.28-2797.33" *)
  wire \i_core.rreg1[2] ;
  (* ROUTING = "X8/Y8/SOUTH_OUT1;X8/Y8/SLICE1_SOUTH_OUT_Q;1;X8/Y9/CHANNEL10;X8/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X7/Y8/CHANNEL10;X7/Y9/EN_CHANNEL10;1;X6/Y7/CHANNEL10;X7/Y7/SW_CHANNEL10;1;X5/Y8/CHANNEL10;X5/Y7/ES_CHANNEL10;1;X6/Y8/WEST_IN1;X5/Y8/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X6/Y8/SLICE2_LUT1;X6/Y8/SLICE2_WEST_IN_LUT1;1;X8/Y8/SLICE2_LUT1;X8/Y8/SLICE1_OUT1_to_SLICE2_IN1_FEEDBACK;1;X8/Y8/SLICE1_Q;;1" *)
  (* hdlname = "i_core rreg1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2797.28-2797.33" *)
  wire \i_core.rreg1[3] ;
  (* ROUTING = "X6/Y8/EAST_IN0;X7/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL12;1;X6/Y8/SLICE3_LUT0;X6/Y8/SLICE3_EAST_IN_LUT0;1;X6/Y8/SLICE1_LUT0;X6/Y8/SLICE1_NORTH_IN_LUT0;1;X6/Y8/NORTH_IN0;X6/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL12;1;X6/Y7/CHANNEL12;X7/Y7/SW_CHANNEL12;1;X7/Y8/CHANNEL12;X7/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL12;1;X8/Y8/WEST_OUT1;X8/Y8/SLICE0_WEST_OUT_Q;1;X8/Y8/SLICE0_Q;;1;X8/Y8/SLICE1_LUT1;X8/Y8/SLICE0_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core rreg1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2797.28-2797.33" *)
  wire \i_core.rreg1[4] ;
  (* ROUTING = "X16/Y8/SLICE3_Q;;1;X16/Y8/SLICE3_LUT1;X16/Y8/SLICE3_OUT1_to_SLICE3_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[0] ;
  (* ROUTING = "X5/Y12/CHANNEL11;X5/Y13/EN_CHANNEL11;1;X4/Y11/CHANNEL11;X5/Y11/SW_CHANNEL11;1;X3/Y12/CHANNEL11;X3/Y11/ES_CHANNEL11;1;X3/Y14/CHANNEL11;X3/Y13/NS_CHANNEL11;1;X3/Y16/CHANNEL11;X3/Y15/NS_CHANNEL11;1;X2/Y17/CHANNEL11;X3/Y17/NW_CHANNEL11;1;X2/Y16/SOUTH_IN0;X2/Y17/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X2/Y16/SLICE1_LUT0;X2/Y16/SLICE1_SOUTH_IN_LUT0;1;X6/Y14/SLICE1_LUT0;X6/Y14/SLICE1_WEST_IN_LUT0;1;X5/Y14/CHANNEL11;X5/Y13/ES_CHANNEL11;1;X6/Y14/WEST_IN0;X5/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X8/Y14/SLICE1_Q;;1;X8/Y14/NORTH_OUT1;X8/Y14/SLICE1_NORTH_OUT_Q;1;X8/Y13/CHANNEL11;X8/Y13/CLB_TO_QCB_NORTH_OUT1_CHANNEL11;1;X6/Y13/CHANNEL11;X7/Y13/WE_CHANNEL11;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[10] ;
  (* ROUTING = "X7/Y16/CHANNEL9;X7/Y15/ES_CHANNEL9;1;X7/Y18/CHANNEL9;X7/Y17/NS_CHANNEL9;1;X6/Y19/CHANNEL9;X7/Y19/NW_CHANNEL9;1;X4/Y19/CHANNEL9;X5/Y19/WE_CHANNEL9;1;X4/Y18/SOUTH_IN0;X4/Y19/QCB_TO_CLB_SOUTH_IN0_CHANNEL9;1;X4/Y18/SLICE3_LUT0;X4/Y18/SLICE3_SOUTH_IN_LUT0;1;X8/Y15/CHANNEL9;X8/Y15/CLB_TO_QCB_SOUTH_OUT1_CHANNEL9;1;X6/Y14/SLICE0_LUT0;X6/Y14/SLICE0_SOUTH_IN_LUT0;1;X6/Y14/SOUTH_IN0;X6/Y15/QCB_TO_CLB_SOUTH_IN0_CHANNEL9;1;X6/Y15/CHANNEL9;X7/Y15/WE_CHANNEL9;1;X8/Y14/SOUTH_OUT1;X8/Y14/SLICE0_SOUTH_OUT_Q;1;X8/Y14/SLICE0_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[11] ;
  (* ROUTING = "X1/Y14/CHANNEL4;X1/Y15/SN_CHANNEL4;1;X1/Y12/CHANNEL4;X1/Y13/SN_CHANNEL4;1;X2/Y11/CHANNEL4;X1/Y11/SE_CHANNEL4;1;X2/Y12/NORTH_IN0;X2/Y11/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X2/Y12/SLICE3_LUT0;X2/Y12/SLICE3_NORTH_IN_LUT0;1;X2/Y16/SLICE3_LUT1;X2/Y16/SLICE3_WEST_IN_LUT1;1;X1/Y16/CHANNEL4;X1/Y17/SN_CHANNEL4;1;X12/Y10/EAST_IN4;X13/Y10/QCB_TO_CLB_EAST_IN4_CHANNEL10;1;X11/Y16/CHANNEL4;X11/Y15/NS_CHANNEL4;1;X1/Y18/CHANNEL4;X1/Y19/SN_CHANNEL4;1;X11/Y18/CHANNEL4;X11/Y17/NS_CHANNEL4;1;X12/Y10/SLICE1_D;X12/Y10/SLICE1_EAST_IN_D;1;X13/Y10/CHANNEL10;X13/Y11/SN_CHANNEL10;1;X8/Y21/CHANNEL4;X9/Y21/WE_CHANNEL4;1;X11/Y14/CHANNEL10;X11/Y14/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X10/Y21/CHANNEL4;X11/Y21/NW_CHANNEL4;1;X2/Y16/WEST_IN1;X1/Y16/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X10/Y14/EAST_OUT1;X10/Y14/SLICE3_EAST_OUT_Q;1;X10/Y14/SLICE3_Q;;1;X4/Y21/CHANNEL4;X5/Y21/WE_CHANNEL4;1;X11/Y20/CHANNEL4;X11/Y19/NS_CHANNEL4;1;X1/Y20/CHANNEL4;X1/Y21/DUMMY1_CHANNEL4;1;X12/Y13/CHANNEL10;X11/Y13/SE_CHANNEL10;1;X11/Y14/CHANNEL4;X11/Y14/CLB_TO_QCB_EAST_OUT1_CHANNEL4;1;X13/Y12/CHANNEL10;X13/Y13/WN_CHANNEL10;1;X2/Y21/CHANNEL4;X3/Y21/WE_CHANNEL4;1;X6/Y21/CHANNEL4;X7/Y21/WE_CHANNEL4;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[12] ;
  (* ROUTING = "X1/Y16/CHANNEL7;X1/Y15/ES_CHANNEL7;1;X2/Y16/WEST_IN0;X1/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL7;1;X2/Y16/SLICE2_LUT0;X2/Y16/SLICE2_WEST_IN_LUT0;1;X12/Y10/SOUTH_IN4;X12/Y11/QCB_TO_CLB_SOUTH_IN4_CHANNEL7;1;X12/Y10/SLICE0_D;X12/Y10/SLICE0_SOUTH_IN_D;1;X9/Y14/CHANNEL7;X9/Y14/CLB_TO_QCB_WEST_OUT1_CHANNEL7;1;X10/Y14/WEST_OUT1;X10/Y14/SLICE2_WEST_OUT_Q;1;X1/Y14/CHANNEL7;X1/Y15/EN_CHANNEL7;1;X8/Y15/CHANNEL7;X9/Y15/NW_CHANNEL7;1;X2/Y12/SLICE2_LUT0;X2/Y12/SLICE2_WEST_IN_LUT0;1;X10/Y14/SLICE2_Q;;1;X6/Y15/CHANNEL7;X7/Y15/WE_CHANNEL7;1;X12/Y11/CHANNEL7;X11/Y11/SE_CHANNEL7;1;X4/Y15/CHANNEL7;X5/Y15/WE_CHANNEL7;1;X10/Y13/CHANNEL7;X9/Y13/SE_CHANNEL7;1;X11/Y12/CHANNEL7;X11/Y13/WN_CHANNEL7;1;X2/Y15/CHANNEL7;X3/Y15/WE_CHANNEL7;1;X1/Y12/CHANNEL7;X1/Y13/SN_CHANNEL7;1;X2/Y12/WEST_IN0;X1/Y12/QCB_TO_CLB_WEST_IN0_CHANNEL7;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[13] ;
  (* ROUTING = "X12/Y15/CHANNEL0;X11/Y15/EW_CHANNEL0;1;X13/Y14/CHANNEL0;X13/Y15/WN_CHANNEL0;1;X13/Y12/CHANNEL0;X13/Y13/SN_CHANNEL0;1;X12/Y12/EAST_IN4;X13/Y12/QCB_TO_CLB_EAST_IN4_CHANNEL0;1;X12/Y12/SLICE3_D;X12/Y12/SLICE3_EAST_IN_D;1;X3/Y14/CHANNEL0;X3/Y15/SN_CHANNEL0;1;X2/Y16/SLICE0_LUT1;X2/Y16/SLICE0_SOUTH_IN_LUT1;1;X3/Y12/CHANNEL0;X3/Y13/SN_CHANNEL0;1;X8/Y15/CHANNEL0;X9/Y15/WE_CHANNEL0;1;X2/Y17/CHANNEL0;X3/Y17/WE_CHANNEL0;1;X10/Y14/SLICE1_Q;;1;X10/Y15/CHANNEL0;X10/Y15/CLB_TO_QCB_SOUTH_OUT1_CHANNEL0;1;X2/Y12/SLICE1_LUT0;X2/Y12/SLICE1_EAST_IN_LUT0;1;X2/Y16/SOUTH_IN1;X2/Y17/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X3/Y16/CHANNEL0;X3/Y17/EN_CHANNEL0;1;X2/Y12/EAST_IN0;X3/Y12/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X7/Y16/CHANNEL0;X7/Y15/ES_CHANNEL0;1;X4/Y17/CHANNEL0;X5/Y17/WE_CHANNEL0;1;X10/Y14/SOUTH_OUT1;X10/Y14/SLICE1_SOUTH_OUT_Q;1;X6/Y17/CHANNEL0;X7/Y17/NW_CHANNEL0;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[14] ;
  (* ROUTING = "X2/Y12/SOUTH_IN0;X2/Y13/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X2/Y12/SLICE0_LUT0;X2/Y12/SLICE0_SOUTH_IN_LUT0;1;X2/Y14/SLICE0_LUT1;X2/Y14/SLICE0_NORTH_IN_LUT1;1;X2/Y14/NORTH_IN1;X2/Y13/QCB_TO_CLB_NORTH_IN1_CHANNEL15;1;X4/Y13/CHANNEL15;X5/Y13/WE_CHANNEL15;1;X2/Y13/CHANNEL15;X3/Y13/WE_CHANNEL15;1;X6/Y13/CHANNEL15;X7/Y13/WE_CHANNEL15;1;X8/Y13/CHANNEL15;X9/Y13/WE_CHANNEL15;1;X10/Y13/CHANNEL15;X10/Y13/CLB_TO_QCB_NORTH_OUT1_CHANNEL15;1;X10/Y14/NORTH_OUT1;X10/Y14/SLICE0_NORTH_OUT_Q;1;X10/Y14/SLICE0_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[15] ;
  (* ROUTING = "X14/Y9/CHANNEL13;X13/Y9/SE_CHANNEL13;1;X16/Y9/CHANNEL13;X15/Y9/EW_CHANNEL13;1;X17/Y10/CHANNEL13;X17/Y9/WS_CHANNEL13;1;X16/Y10/EAST_IN1;X17/Y10/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X16/Y10/SLICE3_LUT1;X16/Y10/SLICE3_EAST_IN_LUT1;1;X8/Y10/SLICE3_LUT0;X8/Y10/SLICE3_SOUTH_IN_LUT0;1;X14/Y10/WEST_OUT1;X14/Y10/SLICE3_WEST_OUT_Q;1;X13/Y10/CHANNEL13;X13/Y10/CLB_TO_QCB_WEST_OUT1_CHANNEL13;1;X8/Y11/CHANNEL13;X9/Y11/WE_CHANNEL13;1;X14/Y10/SLICE3_Q;;1;X10/Y11/CHANNEL13;X11/Y11/WE_CHANNEL13;1;X12/Y11/CHANNEL13;X13/Y11/NW_CHANNEL13;1;X8/Y10/SOUTH_IN0;X8/Y11/QCB_TO_CLB_SOUTH_IN0_CHANNEL13;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[16] ;
  (* ROUTING = "X16/Y11/CHANNEL10;X15/Y11/EW_CHANNEL10;1;X16/Y10/SOUTH_IN1;X16/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X16/Y10/SLICE2_LUT1;X16/Y10/SLICE2_SOUTH_IN_LUT1;1;X8/Y10/EAST_IN0;X9/Y10/QCB_TO_CLB_EAST_IN0_CHANNEL10;1;X8/Y10/SLICE2_LUT0;X8/Y10/SLICE2_EAST_IN_LUT0;1;X9/Y10/CHANNEL10;X9/Y11/EN_CHANNEL10;1;X14/Y10/SOUTH_OUT1;X14/Y10/SLICE2_SOUTH_OUT_Q;1;X14/Y11/CHANNEL10;X14/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X12/Y11/CHANNEL10;X13/Y11/WE_CHANNEL10;1;X10/Y11/CHANNEL10;X11/Y11/WE_CHANNEL10;1;X14/Y10/SLICE2_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[17] ;
  (* ROUTING = "X14/Y9/CHANNEL7;X14/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL7;1;X16/Y9/CHANNEL7;X15/Y9/EW_CHANNEL7;1;X16/Y10/NORTH_IN1;X16/Y9/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X16/Y10/SLICE1_LUT1;X16/Y10/SLICE1_NORTH_IN_LUT1;1;X8/Y10/NORTH_IN0;X8/Y9/QCB_TO_CLB_NORTH_IN0_CHANNEL12;1;X8/Y10/SLICE1_LUT0;X8/Y10/SLICE1_NORTH_IN_LUT0;1;X14/Y9/CHANNEL12;X14/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL12;1;X8/Y9/CHANNEL12;X9/Y9/WE_CHANNEL12;1;X14/Y10/NORTH_OUT1;X14/Y10/SLICE1_NORTH_OUT_Q;1;X10/Y9/CHANNEL12;X11/Y9/WE_CHANNEL12;1;X12/Y9/CHANNEL12;X13/Y9/WE_CHANNEL12;1;X14/Y10/SLICE1_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[18] ;
  (* ROUTING = "X15/Y10/CHANNEL11;X15/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL11;1;X14/Y9/CHANNEL11;X15/Y9/SW_CHANNEL11;1;X12/Y9/CHANNEL11;X13/Y9/WE_CHANNEL11;1;X10/Y9/CHANNEL11;X11/Y9/WE_CHANNEL11;1;X8/Y9/CHANNEL11;X9/Y9/WE_CHANNEL11;1;X7/Y10/CHANNEL11;X7/Y9/ES_CHANNEL11;1;X8/Y10/WEST_IN0;X7/Y10/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X8/Y10/SLICE0_LUT0;X8/Y10/SLICE0_WEST_IN_LUT0;1;X16/Y10/SLICE0_LUT1;X16/Y10/SLICE0_WEST_IN_LUT1;1;X15/Y10/CHANNEL10;X15/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X14/Y10/SLICE0_Q;;1;X14/Y10/EAST_OUT1;X14/Y10/SLICE0_EAST_OUT_Q;1;X16/Y10/WEST_IN1;X15/Y10/QCB_TO_CLB_WEST_IN1_CHANNEL10;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[19] ;
  (* ROUTING = "X16/Y8/SLICE2_Q;;1;X16/Y8/SOUTH_OUT1;X16/Y8/SLICE2_SOUTH_OUT_Q;1;X16/Y9/CHANNEL12;X16/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL12;1;X18/Y9/CHANNEL12;X17/Y9/EW_CHANNEL12;1;X19/Y8/CHANNEL12;X19/Y9/WN_CHANNEL12;1;X20/Y7/CHANNEL12;X19/Y7/SE_CHANNEL12;1;X20/Y8/NORTH_IN0;X20/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL12;1;X20/Y8/SLICE0_LUT0;X20/Y8/SLICE0_NORTH_IN_LUT0;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[1] ;
  (* ROUTING = "X12/Y13/CHANNEL7;X13/Y13/NW_CHANNEL7;1;X12/Y12/SOUTH_IN4;X12/Y13/QCB_TO_CLB_SOUTH_IN4_CHANNEL7;1;X12/Y12/SLICE2_D;X12/Y12/SLICE2_SOUTH_IN_D;1;X8/Y11/CHANNEL7;X7/Y11/EW_CHANNEL7;1;X8/Y12/NORTH_IN1;X8/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X8/Y12/SLICE3_LUT1;X8/Y12/SLICE3_NORTH_IN_LUT1;1;X6/Y11/CHANNEL7;X5/Y11/NE_CHANNEL7;1;X12/Y9/CHANNEL7;X11/Y9/NE_CHANNEL7;1;X6/Y7/CHANNEL7;X7/Y7/WE_CHANNEL7;1;X6/Y8/SLICE0_LUT0;X6/Y8/SLICE0_WEST_IN_LUT0;1;X6/Y8/WEST_IN0;X5/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL7;1;X10/Y7/CHANNEL7;X11/Y7/SW_CHANNEL7;1;X5/Y10/CHANNEL7;X5/Y9/NS_CHANNEL7;1;X13/Y12/CHANNEL7;X13/Y11/NS_CHANNEL7;1;X8/Y7/CHANNEL7;X9/Y7/WE_CHANNEL7;1;X14/Y12/SLICE0_LUT0;X14/Y12/SLICE0_WEST_IN_LUT0;1;X5/Y8/CHANNEL7;X5/Y7/ES_CHANNEL7;1;X13/Y10/CHANNEL7;X13/Y9/WS_CHANNEL7;1;X14/Y12/WEST_IN0;X13/Y12/QCB_TO_CLB_WEST_IN0_CHANNEL7;1;X11/Y8/CHANNEL7;X11/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL7;1;X10/Y8/SLICE3_Q;;1;X10/Y8/EAST_OUT1;X10/Y8/SLICE3_EAST_OUT_Q;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[20] ;
  (* ROUTING = "X10/Y9/CHANNEL7;X10/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL7;1;X8/Y9/CHANNEL7;X9/Y9/WE_CHANNEL7;1;X8/Y8/SOUTH_IN0;X8/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL7;1;X8/Y8/SLICE3_LUT0;X8/Y8/SLICE3_SOUTH_IN_LUT0;1;X8/Y12/SLICE2_LUT1;X8/Y12/SLICE2_EAST_IN_LUT1;1;X8/Y12/EAST_IN1;X9/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X9/Y10/CHANNEL13;X9/Y9/ES_CHANNEL13;1;X9/Y12/CHANNEL13;X9/Y11/NS_CHANNEL13;1;X10/Y9/CHANNEL13;X10/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL13;1;X10/Y8/SOUTH_OUT1;X10/Y8/SLICE2_SOUTH_OUT_Q;1;X10/Y8/SLICE2_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[21] ;
  (* ROUTING = "X8/Y8/NORTH_IN0;X8/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL6;1;X8/Y8/SLICE2_LUT0;X8/Y8/SLICE2_NORTH_IN_LUT0;1;X5/Y8/CHANNEL6;X5/Y7/ES_CHANNEL6;1;X5/Y10/CHANNEL6;X5/Y9/NS_CHANNEL6;1;X5/Y12/CHANNEL6;X5/Y11/NS_CHANNEL6;1;X6/Y13/CHANNEL6;X5/Y13/NE_CHANNEL6;1;X7/Y12/CHANNEL6;X7/Y13/WN_CHANNEL6;1;X8/Y12/WEST_IN1;X7/Y12/QCB_TO_CLB_WEST_IN1_CHANNEL6;1;X8/Y12/SLICE1_LUT1;X8/Y12/SLICE1_WEST_IN_LUT1;1;X10/Y8/NORTH_OUT1;X10/Y8/SLICE1_NORTH_OUT_Q;1;X8/Y7/CHANNEL6;X9/Y7/WE_CHANNEL6;1;X6/Y7/CHANNEL6;X7/Y7/WE_CHANNEL6;1;X10/Y8/SLICE1_Q;;1;X10/Y7/CHANNEL6;X10/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL6;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[22] ;
  (* ROUTING = "X9/Y10/CHANNEL14;X9/Y9/NS_CHANNEL14;1;X9/Y12/CHANNEL14;X9/Y11/NS_CHANNEL14;1;X8/Y13/CHANNEL14;X9/Y13/NW_CHANNEL14;1;X8/Y12/SOUTH_IN1;X8/Y13/QCB_TO_CLB_SOUTH_IN1_CHANNEL14;1;X8/Y12/SLICE0_LUT1;X8/Y12/SLICE0_SOUTH_IN_LUT1;1;X8/Y8/EAST_IN0;X9/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL14;1;X10/Y8/SLICE0_Q;;1;X10/Y8/WEST_OUT1;X10/Y8/SLICE0_WEST_OUT_Q;1;X8/Y8/SLICE1_LUT0;X8/Y8/SLICE1_EAST_IN_LUT0;1;X9/Y8/CHANNEL14;X9/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL14;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[23] ;
  (* ROUTING = "X16/Y8/WEST_OUT1;X16/Y8/SLICE1_WEST_OUT_Q;1;X15/Y8/CHANNEL15;X15/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL15;1;X14/Y7/CHANNEL15;X15/Y7/SW_CHANNEL15;1;X14/Y6/SOUTH_IN4;X14/Y7/QCB_TO_CLB_SOUTH_IN4_CHANNEL15;1;X14/Y6/SLICE2_D;X14/Y6/SLICE2_SOUTH_IN_D;1;X18/Y6/SLICE3_LUT1;X18/Y6/SLICE3_NORTH_IN_LUT1;1;X18/Y6/NORTH_IN1;X18/Y5/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X18/Y5/CHANNEL7;X17/Y5/SE_CHANNEL7;1;X17/Y6/CHANNEL7;X17/Y7/SN_CHANNEL7;1;X17/Y8/CHANNEL7;X17/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL7;1;X16/Y8/EAST_OUT1;X16/Y8/SLICE1_EAST_OUT_Q;1;X16/Y8/SLICE1_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[2] ;
  (* ROUTING = "X16/Y7/CHANNEL4;X16/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL4;1;X15/Y6/CHANNEL4;X15/Y7/EN_CHANNEL4;1;X14/Y6/EAST_IN4;X15/Y6/QCB_TO_CLB_EAST_IN4_CHANNEL4;1;X14/Y6/SLICE1_D;X14/Y6/SLICE1_EAST_IN_D;1;X18/Y6/SLICE2_LUT1;X18/Y6/SLICE2_SOUTH_IN_LUT1;1;X18/Y7/CHANNEL12;X17/Y7/EW_CHANNEL12;1;X18/Y6/SOUTH_IN1;X18/Y7/QCB_TO_CLB_SOUTH_IN1_CHANNEL12;1;X16/Y8/SLICE0_Q;;1;X16/Y7/CHANNEL12;X16/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL12;1;X16/Y8/NORTH_OUT1;X16/Y8/SLICE0_NORTH_OUT_Q;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[3] ;
  (* ROUTING = "X16/Y5/CHANNEL0;X15/Y5/EW_CHANNEL0;1;X16/Y4/SOUTH_IN1;X16/Y5/QCB_TO_CLB_SOUTH_IN1_CHANNEL0;1;X16/Y4/SLICE2_LUT1;X16/Y4/SLICE2_SOUTH_IN_LUT1;1;X14/Y6/SLICE0_D;X14/Y6/SLICE0_NORTH_IN_D;1;X14/Y5/CHANNEL0;X13/Y5/SE_CHANNEL0;1;X14/Y8/SLICE3_Q;;1;X13/Y8/CHANNEL0;X13/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL0;1;X14/Y8/WEST_OUT1;X14/Y8/SLICE3_WEST_OUT_Q;1;X13/Y6/CHANNEL0;X13/Y7/SN_CHANNEL0;1;X14/Y6/NORTH_IN4;X14/Y5/QCB_TO_CLB_NORTH_IN4_CHANNEL0;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[4] ;
  (* ROUTING = "X15/Y6/CHANNEL13;X15/Y7/WN_CHANNEL13;1;X15/Y4/CHANNEL13;X15/Y5/SN_CHANNEL13;1;X16/Y4/WEST_IN0;X15/Y4/QCB_TO_CLB_WEST_IN0_CHANNEL13;1;X16/Y4/SLICE1_LUT0;X16/Y4/SLICE1_WEST_IN_LUT0;1;X12/Y10/SLICE3_D;X12/Y10/SLICE3_WEST_IN_D;1;X13/Y8/CHANNEL13;X13/Y7/ES_CHANNEL13;1;X11/Y10/CHANNEL13;X11/Y9/ES_CHANNEL13;1;X14/Y7/CHANNEL13;X14/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL13;1;X14/Y8/NORTH_OUT1;X14/Y8/SLICE2_NORTH_OUT_Q;1;X12/Y9/CHANNEL13;X13/Y9/NW_CHANNEL13;1;X14/Y8/SLICE2_Q;;1;X12/Y10/WEST_IN4;X11/Y10/QCB_TO_CLB_WEST_IN4_CHANNEL13;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[5] ;
  (* ROUTING = "X15/Y8/CHANNEL13;X15/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL13;1;X16/Y7/CHANNEL13;X15/Y7/SE_CHANNEL13;1;X17/Y6/CHANNEL13;X17/Y7/WN_CHANNEL13;1;X16/Y6/EAST_IN1;X17/Y6/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X16/Y6/SLICE3_LUT1;X16/Y6/SLICE3_EAST_IN_LUT1;1;X12/Y10/SLICE2_D;X12/Y10/SLICE2_NORTH_IN_D;1;X14/Y8/EAST_OUT1;X14/Y8/SLICE1_EAST_OUT_Q;1;X12/Y10/NORTH_IN4;X12/Y9/QCB_TO_CLB_NORTH_IN4_CHANNEL10;1;X14/Y8/SLICE1_Q;;1;X15/Y8/CHANNEL10;X15/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X14/Y9/CHANNEL10;X15/Y9/NW_CHANNEL10;1;X12/Y9/CHANNEL10;X13/Y9/WE_CHANNEL10;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[6] ;
  (* ROUTING = "X12/Y13/CHANNEL2;X13/Y13/WE_CHANNEL2;1;X12/Y14/NORTH_IN0;X12/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X12/Y14/SLICE0_LUT0;X12/Y14/SLICE0_NORTH_IN_LUT0;1;X13/Y4/CHANNEL2;X13/Y5/SN_CHANNEL2;1;X12/Y4/EAST_IN0;X13/Y4/QCB_TO_CLB_EAST_IN0_CHANNEL2;1;X12/Y4/SLICE1_LUT0;X12/Y4/SLICE1_EAST_IN_LUT0;1;X14/Y14/NORTH_IN0;X14/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X14/Y14/SLICE2_LUT0;X14/Y14/SLICE2_NORTH_IN_LUT0;1;X15/Y8/CHANNEL2;X15/Y9/WN_CHANNEL2;1;X16/Y11/CHANNEL2;X15/Y11/NE_CHANNEL2;1;X14/Y9/CHANNEL2;X14/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL2;1;X17/Y12/CHANNEL2;X17/Y11/WS_CHANNEL2;1;X13/Y6/CHANNEL2;X13/Y7/EN_CHANNEL2;1;X14/Y13/CHANNEL2;X15/Y13/WE_CHANNEL2;1;X16/Y13/CHANNEL2;X17/Y13/NW_CHANNEL2;1;X14/Y7/CHANNEL2;X15/Y7/SW_CHANNEL2;1;X15/Y10/CHANNEL2;X15/Y9/WS_CHANNEL2;1;X14/Y8/SOUTH_OUT1;X14/Y8/SLICE0_SOUTH_OUT_Q;1;X14/Y8/SLICE0_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[7] ;
  (* ROUTING = "X6/Y15/CHANNEL4;X7/Y15/NW_CHANNEL4;1;X5/Y16/CHANNEL4;X5/Y15/ES_CHANNEL4;1;X4/Y17/CHANNEL4;X5/Y17/NW_CHANNEL4;1;X4/Y18/NORTH_IN0;X4/Y17/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X4/Y18/SLICE1_LUT0;X4/Y18/SLICE1_NORTH_IN_LUT0;1;X6/Y14/EAST_IN0;X7/Y14/QCB_TO_CLB_EAST_IN0_CHANNEL4;1;X6/Y14/SLICE3_LUT0;X6/Y14/SLICE3_EAST_IN_LUT0;1;X8/Y14/WEST_OUT1;X8/Y14/SLICE3_WEST_OUT_Q;1;X7/Y14/CHANNEL4;X7/Y14/CLB_TO_QCB_WEST_OUT1_CHANNEL4;1;X8/Y14/SLICE3_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[8] ;
  (* ROUTING = "X6/Y14/NORTH_IN0;X6/Y13/QCB_TO_CLB_NORTH_IN0_CHANNEL0;1;X6/Y14/SLICE2_LUT0;X6/Y14/SLICE2_NORTH_IN_LUT0;1;X4/Y14/EAST_IN0;X5/Y14/QCB_TO_CLB_EAST_IN0_CHANNEL0;1;X4/Y14/SLICE0_LUT0;X4/Y14/SLICE0_EAST_IN_LUT0;1;X8/Y13/CHANNEL0;X9/Y13/SW_CHANNEL0;1;X6/Y13/CHANNEL0;X7/Y13/WE_CHANNEL0;1;X8/Y14/EAST_OUT1;X8/Y14/SLICE2_EAST_OUT_Q;1;X9/Y14/CHANNEL0;X9/Y14/CLB_TO_QCB_EAST_OUT1_CHANNEL0;1;X5/Y14/CHANNEL0;X5/Y13/ES_CHANNEL0;1;X8/Y14/SLICE2_Q;;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2667.17-2667.27" *)
  wire \i_core.wb_dmem_rdt[9] ;
  (* ROUTING = "X4/Y14/SLICE1_LUT0;X4/Y14/SLICE1_WEST_IN_LUT0;1;X4/Y10/SLICE1_LUT0;X4/Y10/SLICE1_WEST_IN_LUT0;1;X4/Y10/WEST_IN0;X3/Y10/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X3/Y12/CHANNEL3;X3/Y11/NS_CHANNEL3;1;X3/Y14/CHANNEL3;X3/Y13/NS_CHANNEL3;1;X3/Y8/CHANNEL3;X3/Y7/ES_CHANNEL3;1;X4/Y14/SLICE2_LUT0;X4/Y14/SLICE2_WEST_IN_LUT0;1;X4/Y14/WEST_IN0;X3/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X3/Y10/CHANNEL3;X3/Y9/NS_CHANNEL3;1;X4/Y6/SOUTH_OUT1;X4/Y6/SLICE3_SOUTH_OUT_Q;1;X4/Y6/SLICE3_Q;;1;X4/Y7/CHANNEL3;X4/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL3;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[0] ;
  (* ROUTING = "X2/Y6/SLICE2_LUT0;X2/Y6/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1;X2/Y6/SLICE1_Q;;1;X2/Y6/SLICE2_D;X2/Y6/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[10] ;
  (* ROUTING = "X2/Y6/EAST_OUT1;X2/Y6/SLICE0_EAST_OUT_Q;1;X3/Y6/CHANNEL4;X3/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL4;1;X2/Y7/CHANNEL4;X3/Y7/NW_CHANNEL4;1;X2/Y8/NORTH_IN0;X2/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL4;1;X2/Y8/SLICE0_LUT0;X2/Y8/SLICE0_NORTH_IN_LUT0;1;X2/Y6/SLICE0_Q;;1;X2/Y6/SLICE1_D;X2/Y6/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[11] ;
  (* ROUTING = "X1/Y2/CHANNEL8;X1/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL8;1;X1/Y4/CHANNEL8;X1/Y3/NS_CHANNEL8;1;X1/Y6/CHANNEL8;X1/Y5/NS_CHANNEL8;1;X2/Y6/WEST_IN1;X1/Y6/QCB_TO_CLB_WEST_IN1_CHANNEL8;1;X2/Y6/SLICE1_LUT1;X2/Y6/SLICE1_WEST_IN_LUT1;1;X2/Y6/SLICE0_D;X2/Y6/SLICE0_WEST_IN_D;1;X1/Y2/CHANNEL1;X1/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL1;1;X2/Y2/WEST_OUT1;X2/Y2/SLICE3_WEST_OUT_Q;1;X1/Y4/CHANNEL1;X1/Y3/NS_CHANNEL1;1;X2/Y6/WEST_IN4;X1/Y6/QCB_TO_CLB_WEST_IN4_CHANNEL1;1;X1/Y6/CHANNEL1;X1/Y5/NS_CHANNEL1;1;X2/Y2/SLICE3_Q;;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[12] ;
  (* ROUTING = "X2/Y2/SLICE1_LUT0;X2/Y2/SLICE2_OUT1_to_SLICE1_IN0_FEEDBACK;1;X2/Y2/SLICE2_Q;;1;X2/Y2/SLICE3_D;X2/Y2/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[13] ;
  (* ROUTING = "X2/Y2/SOUTH_OUT1;X2/Y2/SLICE1_SOUTH_OUT_Q;1;X2/Y3/CHANNEL10;X2/Y3/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X2/Y4/NORTH_IN0;X2/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X2/Y4/SLICE3_LUT0;X2/Y4/SLICE3_NORTH_IN_LUT0;1;X2/Y2/SLICE1_Q;;1;X2/Y2/SLICE2_D;X2/Y2/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[14] ;
  (* ROUTING = "X2/Y2/SLICE0_LUT0;X2/Y2/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1;X2/Y2/SLICE0_Q;;1;X2/Y2/SLICE1_D;X2/Y2/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[15] ;
  (* ROUTING = "X4/Y2/WEST_OUT1;X4/Y2/SLICE3_WEST_OUT_Q;1;X3/Y2/CHANNEL6;X3/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL6;1;X2/Y2/EAST_IN4;X3/Y2/QCB_TO_CLB_EAST_IN4_CHANNEL6;1;X2/Y2/SLICE0_D;X2/Y2/SLICE0_EAST_IN_D;1;X4/Y2/SLICE3_Q;;1;X4/Y2/SLICE0_LUT0;X4/Y2/SLICE3_OUT1_to_SLICE0_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[16] ;
  (* ROUTING = "X4/Y2/SLICE1_LUT0;X4/Y2/SLICE2_OUT1_to_SLICE1_IN0_FEEDBACK;1;X4/Y2/SLICE2_Q;;1;X4/Y2/SLICE3_D;X4/Y2/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[17] ;
  (* ROUTING = "X4/Y2/SLICE3_LUT1;X4/Y2/SLICE1_OUT1_to_SLICE3_IN1_FEEDBACK;1;X4/Y2/SLICE1_Q;;1;X4/Y2/SLICE2_D;X4/Y2/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[18] ;
  (* ROUTING = "X4/Y2/SOUTH_OUT1;X4/Y2/SLICE0_SOUTH_OUT_Q;1;X4/Y3/CHANNEL11;X4/Y3/CLB_TO_QCB_SOUTH_OUT1_CHANNEL11;1;X4/Y4/NORTH_IN1;X4/Y3/QCB_TO_CLB_NORTH_IN1_CHANNEL11;1;X4/Y4/SLICE1_LUT1;X4/Y4/SLICE1_NORTH_IN_LUT1;1;X4/Y2/SLICE0_Q;;1;X4/Y2/SLICE1_D;X4/Y2/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[19] ;
  (* ROUTING = "X4/Y6/SLICE2_Q;;1;X4/Y6/SLICE3_D;X4/Y6/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[1] ;
  (* ROUTING = "X6/Y2/SLICE3_Q;;1;X6/Y2/WEST_OUT1;X6/Y2/SLICE3_WEST_OUT_Q;1;X5/Y2/CHANNEL0;X5/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL0;1;X4/Y2/EAST_IN4;X5/Y2/QCB_TO_CLB_EAST_IN4_CHANNEL0;1;X4/Y2/SLICE0_D;X4/Y2/SLICE0_EAST_IN_D;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[20] ;
  (* ROUTING = "X6/Y2/SLICE2_Q;;1;X6/Y2/SLICE3_D;X6/Y2/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[21] ;
  (* ROUTING = "X6/Y2/SLICE1_Q;;1;X6/Y2/SLICE2_D;X6/Y2/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[22] ;
  (* ROUTING = "X6/Y2/SLICE0_Q;;1;X6/Y2/SLICE1_D;X6/Y2/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[23] ;
  (* ROUTING = "X6/Y10/SLICE3_Q;;1;X6/Y10/NORTH_OUT1;X6/Y10/SLICE3_NORTH_OUT_Q;1;X6/Y9/CHANNEL5;X6/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL5;1;X7/Y8/CHANNEL5;X7/Y9/WN_CHANNEL5;1;X7/Y6/CHANNEL5;X7/Y7/SN_CHANNEL5;1;X6/Y5/CHANNEL5;X7/Y5/SW_CHANNEL5;1;X4/Y5/CHANNEL5;X5/Y5/WE_CHANNEL5;1;X3/Y4/CHANNEL5;X3/Y5/EN_CHANNEL5;1;X4/Y3/CHANNEL5;X3/Y3/SE_CHANNEL5;1;X6/Y3/CHANNEL5;X5/Y3/EW_CHANNEL5;1;X6/Y2/SOUTH_IN4;X6/Y3/QCB_TO_CLB_SOUTH_IN4_CHANNEL5;1;X6/Y2/SLICE0_D;X6/Y2/SLICE0_SOUTH_IN_D;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[24] ;
  (* ROUTING = "X6/Y10/SLICE2_Q;;1;X6/Y10/SLICE3_D;X6/Y10/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[25] ;
  (* ROUTING = "X6/Y10/SLICE1_Q;;1;X6/Y10/SLICE2_D;X6/Y10/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[26] ;
  (* ROUTING = "X6/Y10/SLICE0_Q;;1;X6/Y10/SLICE1_D;X6/Y10/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[27] ;
  (* ROUTING = "X6/Y12/SLICE3_Q;;1;X6/Y12/NORTH_OUT1;X6/Y12/SLICE3_NORTH_OUT_Q;1;X6/Y11/CHANNEL13;X6/Y11/CLB_TO_QCB_NORTH_OUT1_CHANNEL13;1;X6/Y10/SOUTH_IN4;X6/Y11/QCB_TO_CLB_SOUTH_IN4_CHANNEL13;1;X6/Y10/SLICE0_D;X6/Y10/SLICE0_SOUTH_IN_D;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[28] ;
  (* ROUTING = "X6/Y12/SLICE2_Q;;1;X6/Y12/SLICE3_D;X6/Y12/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[29] ;
  (* ROUTING = "X4/Y6/NORTH_OUT1;X4/Y6/SLICE1_NORTH_OUT_Q;1;X4/Y5/CHANNEL12;X4/Y5/CLB_TO_QCB_NORTH_OUT1_CHANNEL12;1;X5/Y4/CHANNEL12;X5/Y5/WN_CHANNEL12;1;X6/Y4/WEST_IN1;X5/Y4/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X6/Y4/SLICE1_LUT1;X6/Y4/SLICE1_WEST_IN_LUT1;1;X4/Y6/SLICE1_Q;;1;X4/Y6/SLICE2_D;X4/Y6/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[2] ;
  (* ROUTING = "X6/Y12/SLICE1_Q;;1;X6/Y12/SLICE2_D;X6/Y12/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[30] ;
  (* ROUTING = "X6/Y12/SLICE0_Q;;1;X6/Y12/SLICE1_D;X6/Y12/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[31] ;
  (* ROUTING = "X4/Y6/EAST_OUT1;X4/Y6/SLICE0_EAST_OUT_Q;1;X5/Y6/CHANNEL7;X5/Y6/CLB_TO_QCB_EAST_OUT1_CHANNEL7;1;X5/Y4/CHANNEL7;X5/Y5/SN_CHANNEL7;1;X6/Y3/CHANNEL7;X5/Y3/SE_CHANNEL7;1;X6/Y4/NORTH_IN1;X6/Y3/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X6/Y4/SLICE3_LUT1;X6/Y4/SLICE3_NORTH_IN_LUT1;1;X4/Y6/SLICE0_Q;;1;X4/Y6/SLICE1_D;X4/Y6/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[3] ;
  (* ROUTING = "X4/Y6/SOUTH_IN0;X4/Y7/QCB_TO_CLB_SOUTH_IN0_CHANNEL7;1;X4/Y6/SLICE1_LUT0;X4/Y6/SLICE1_SOUTH_IN_LUT0;1;X4/Y6/SLICE0_D;X4/Y6/SLICE0_SOUTH_IN_D;1;X4/Y8/NORTH_OUT1;X4/Y8/SLICE3_NORTH_OUT_Q;1;X4/Y7/CHANNEL7;X4/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL7;1;X4/Y6/SOUTH_IN4;X4/Y7/QCB_TO_CLB_SOUTH_IN4_CHANNEL7;1;X4/Y8/SLICE3_Q;;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[4] ;
  (* ROUTING = "X4/Y8/WEST_OUT1;X4/Y8/SLICE2_WEST_OUT_Q;1;X3/Y8/CHANNEL6;X3/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL6;1;X2/Y8/EAST_IN0;X3/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL6;1;X2/Y8/SLICE3_LUT0;X2/Y8/SLICE3_EAST_IN_LUT0;1;X4/Y8/SLICE2_Q;;1;X4/Y8/SLICE3_D;X4/Y8/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[5] ;
  (* ROUTING = "X4/Y8/SLICE0_LUT1;X4/Y8/SLICE1_OUT1_to_SLICE0_IN1_FEEDBACK;1;X4/Y8/SLICE1_Q;;1;X4/Y8/SLICE2_D;X4/Y8/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[6] ;
  (* ROUTING = "X4/Y8/SOUTH_OUT1;X4/Y8/SLICE0_SOUTH_OUT_Q;1;X4/Y9/CHANNEL7;X4/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL7;1;X2/Y9/CHANNEL7;X3/Y9/WE_CHANNEL7;1;X2/Y10/NORTH_IN1;X2/Y9/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X2/Y10/SLICE3_LUT1;X2/Y10/SLICE3_NORTH_IN_LUT1;1;X4/Y8/SLICE0_Q;;1;X4/Y8/SLICE1_D;X4/Y8/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[7] ;
  (* ROUTING = "X3/Y10/CHANNEL7;X3/Y9/NS_CHANNEL7;1;X2/Y10/EAST_IN1;X3/Y10/QCB_TO_CLB_EAST_IN1_CHANNEL7;1;X2/Y10/SLICE2_LUT1;X2/Y10/SLICE2_EAST_IN_LUT1;1;X2/Y6/SOUTH_OUT1;X2/Y6/SLICE3_SOUTH_OUT_Q;1;X3/Y8/CHANNEL7;X3/Y7/WS_CHANNEL7;1;X4/Y8/SLICE0_D;X4/Y8/SLICE0_WEST_IN_D;1;X4/Y8/WEST_IN4;X3/Y8/QCB_TO_CLB_WEST_IN4_CHANNEL7;1;X2/Y7/CHANNEL7;X2/Y7/CLB_TO_QCB_SOUTH_OUT1_CHANNEL7;1;X2/Y6/SLICE3_Q;;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[8] ;
  (* ROUTING = "X2/Y6/WEST_OUT1;X2/Y6/SLICE2_WEST_OUT_Q;1;X1/Y6/CHANNEL11;X1/Y6/CLB_TO_QCB_WEST_OUT1_CHANNEL11;1;X1/Y8/CHANNEL11;X1/Y7/NS_CHANNEL11;1;X2/Y8/WEST_IN0;X1/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X2/Y8/SLICE1_LUT0;X2/Y8/SLICE1_WEST_IN_LUT0;1;X2/Y6/SLICE2_Q;;1;X2/Y6/SLICE3_D;X2/Y6/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_ibus_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2633.17-2633.28" *)
  wire \i_core.wb_ibus_adr[9] ;
  (* ROUTING = "X12/Y2/SLICE2_LUT0;X12/Y2/SLICE2_WEST_IN_LUT0;1;X10/Y2/EAST_OUT1;X10/Y2/SLICE2_EAST_OUT_Q;1;X12/Y2/WEST_IN0;X11/Y2/QCB_TO_CLB_WEST_IN0_CHANNEL9;1;X12/Y2/SLICE0_LUT0;X12/Y2/SLICE0_WEST_IN_LUT0;1;X11/Y2/CHANNEL9;X11/Y2/CLB_TO_QCB_EAST_OUT1_CHANNEL9;1;X10/Y2/SLICE2_Q;;1;X10/Y2/SLICE3_LUT0;X10/Y2/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mem_ack" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2668.10-2668.20" *)
  wire \i_core.wb_mem_ack ;
  (* ROUTING = "X6/Y18/EAST_OUT0;X6/Y18/SLICE0_EAST_OUT_F;1;X7/Y18/CHANNEL3;X7/Y18/CLB_TO_QCB_EAST_OUT0_CHANNEL3;1;X8/Y18/WEST_IN4;X7/Y18/QCB_TO_CLB_WEST_IN4_CHANNEL3;1;X8/Y18/SLICE0_D;X8/Y18/SLICE0_WEST_IN_D;1;X6/Y18/SLICE0_D;X6/Y18/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1;X6/Y18/SLICE0_F;;1" *)
  (* hdlname = "i_core wdata0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2794.14-2794.20" *)
  wire \i_core.wdata0 ;
  (* ROUTING = "X16/Y6/SLICE0_F;;1;X16/Y6/SLICE0_D;X16/Y6/SLICE0_OUT0_to_SLICE0_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wen" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2672.17-2672.20" *)
  wire \i_core.wen ;
  (* ROUTING = "X4/Y10/SLICE2_F;;1;X4/Y10/SLICE2_D;X4/Y10/SLICE2_OUT0_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wen0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2792.14-2792.18" *)
  wire \i_core.wen0 ;
  (* ROUTING = "X1/Y10/CHANNEL9;X1/Y11/SN_CHANNEL9;1;X1/Y8/CHANNEL9;X1/Y9/SN_CHANNEL9;1;X1/Y6/CHANNEL9;X1/Y7/SN_CHANNEL9;1;X1/Y4/CHANNEL9;X1/Y5/SN_CHANNEL9;1;X1/Y2/CHANNEL9;X1/Y3/SN_CHANNEL9;1;X2/Y1/CHANNEL9;X1/Y1/DUMMY2_CHANNEL9;1;X4/Y1/CHANNEL9;X3/Y1/EW_CHANNEL9;1;X6/Y1/CHANNEL9;X5/Y1/EW_CHANNEL9;1;X7/Y2/CHANNEL9;X7/Y1/WS_CHANNEL9;1;X8/Y3/CHANNEL9;X7/Y3/NE_CHANNEL9;1;X8/Y4/NORTH_IN1;X8/Y3/QCB_TO_CLB_NORTH_IN1_CHANNEL9;1;X8/Y4/SLICE3_LUT1;X8/Y4/SLICE3_NORTH_IN_LUT1;1;X6/Y10/NORTH_IN3;X6/Y9/QCB_TO_CLB_NORTH_IN3_CHANNEL9;1;X2/Y11/CHANNEL9;X1/Y11/SE_CHANNEL9;1;X8/Y15/CHANNEL15;X9/Y15/WE_CHANNEL15;1;X8/Y14/SOUTH_IN2;X8/Y15/QCB_TO_CLB_SOUTH_IN2_CHANNEL15;1;X1/Y14/CHANNEL9;X1/Y15/EN_CHANNEL9;1;X1/Y16/CHANNEL9;X1/Y17/SN_CHANNEL9;1;X2/Y15/CHANNEL9;X1/Y15/SE_CHANNEL9;1;X4/Y21/CHANNEL9;X5/Y21/WE_CHANNEL9;1;X1/Y18/CHANNEL9;X1/Y19/SN_CHANNEL9;1;X2/Y21/CHANNEL9;X3/Y21/WE_CHANNEL9;1;X6/Y9/CHANNEL9;X5/Y9/EW_CHANNEL9;1;X10/Y15/CHANNEL15;X11/Y15/WE_CHANNEL15;1;X1/Y12/CHANNEL9;X1/Y13/SN_CHANNEL9;1;X8/Y21/CHANNEL9;X9/Y21/WE_CHANNEL9;1;X11/Y20/CHANNEL9;X11/Y21/EN_CHANNEL9;1;X8/Y14/SLICE3_LUT2;X8/Y14/SLICE3_SOUTH_IN_LUT2;1;X13/Y16/CHANNEL9;X13/Y15/WS_CHANNEL9;1;X6/Y10/SLICE2_LUT3;X6/Y10/SLICE2_NORTH_IN_LUT3;1;X13/Y18/CHANNEL9;X13/Y17/NS_CHANNEL9;1;X4/Y9/CHANNEL9;X3/Y9/SE_CHANNEL9;1;X3/Y10/CHANNEL9;X3/Y11/WN_CHANNEL9;1;X12/Y14/SOUTH_OUT1;X12/Y14/SLICE0_SOUTH_OUT_Q;1;X12/Y15/CHANNEL9;X12/Y15/CLB_TO_QCB_SOUTH_OUT1_CHANNEL9;1;X12/Y14/SLICE0_Q;;1;X6/Y21/CHANNEL9;X7/Y21/WE_CHANNEL9;1;X10/Y21/CHANNEL9;X11/Y21/NW_CHANNEL9;1;X12/Y21/CHANNEL9;X13/Y21/NW_CHANNEL9;1;X13/Y20/CHANNEL9;X13/Y19/NS_CHANNEL9;1;X1/Y20/CHANNEL9;X1/Y21/DUMMY1_CHANNEL9;1;X12/Y15/CHANNEL15;X12/Y15/CLB_TO_QCB_SOUTH_OUT1_CHANNEL15;1" *)
  (* hdlname = "i_core wreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2790.28-2790.33" *)
  wire \i_core.wreg0[0] ;
  (* ROUTING = "X7/Y14/CHANNEL14;X7/Y14/CLB_TO_QCB_EAST_OUT1_CHANNEL14;1;X6/Y13/CHANNEL14;X7/Y13/SW_CHANNEL14;1;X4/Y13/CHANNEL14;X5/Y13/WE_CHANNEL14;1;X3/Y14/CHANNEL14;X3/Y13/ES_CHANNEL14;1;X3/Y16/CHANNEL14;X3/Y15/NS_CHANNEL14;1;X3/Y18/CHANNEL14;X3/Y17/NS_CHANNEL14;1;X4/Y19/CHANNEL14;X3/Y19/NE_CHANNEL14;1;X6/Y19/CHANNEL14;X5/Y19/EW_CHANNEL14;1;X8/Y19/CHANNEL14;X7/Y19/EW_CHANNEL14;1;X9/Y18/CHANNEL14;X9/Y19/WN_CHANNEL14;1;X10/Y17/CHANNEL14;X9/Y17/SE_CHANNEL14;1;X12/Y17/CHANNEL14;X11/Y17/EW_CHANNEL14;1;X13/Y16/CHANNEL14;X13/Y17/WN_CHANNEL14;1;X12/Y15/CHANNEL14;X13/Y15/SW_CHANNEL14;1;X12/Y14/SOUTH_IN1;X12/Y15/QCB_TO_CLB_SOUTH_IN1_CHANNEL14;1;X12/Y14/SLICE0_LUT1;X12/Y14/SLICE0_SOUTH_IN_LUT1;1;X12/Y8/SLICE1_LUT0;X12/Y8/SLICE1_WEST_IN_LUT0;1;X12/Y8/WEST_IN0;X11/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL9;1;X7/Y14/CHANNEL9;X7/Y14/CLB_TO_QCB_EAST_OUT1_CHANNEL9;1;X6/Y11/CHANNEL9;X7/Y11/SW_CHANNEL9;1;X6/Y10/SLICE2_LUT2;X6/Y10/SLICE2_SOUTH_IN_LUT2;1;X7/Y12/CHANNEL9;X7/Y13/SN_CHANNEL9;1;X8/Y7/CHANNEL9;X7/Y7/EW_CHANNEL9;1;X5/Y10/CHANNEL9;X5/Y11/EN_CHANNEL9;1;X6/Y14/SLICE3_Q;;1;X10/Y7/CHANNEL9;X9/Y7/EW_CHANNEL9;1;X6/Y10/SOUTH_IN2;X6/Y11/QCB_TO_CLB_SOUTH_IN2_CHANNEL9;1;X11/Y8/CHANNEL9;X11/Y7/WS_CHANNEL9;1;X6/Y7/CHANNEL9;X5/Y7/SE_CHANNEL9;1;X5/Y8/CHANNEL9;X5/Y9/SN_CHANNEL9;1;X6/Y14/EAST_OUT1;X6/Y14/SLICE3_EAST_OUT_Q;1" *)
  (* hdlname = "i_core wreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2790.28-2790.33" *)
  wire \i_core.wreg0[1] ;
  (* ROUTING = "X4/Y9/CHANNEL10;X5/Y9/SW_CHANNEL10;1;X3/Y8/CHANNEL10;X3/Y9/EN_CHANNEL10;1;X3/Y6/CHANNEL10;X3/Y7/SN_CHANNEL10;1;X4/Y5/CHANNEL10;X3/Y5/SE_CHANNEL10;1;X5/Y4/CHANNEL10;X5/Y5/WN_CHANNEL10;1;X6/Y3/CHANNEL10;X5/Y3/SE_CHANNEL10;1;X8/Y3/CHANNEL10;X7/Y3/EW_CHANNEL10;1;X8/Y4/NORTH_IN0;X8/Y3/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X8/Y4/SLICE0_LUT0;X8/Y4/SLICE0_NORTH_IN_LUT0;1;X5/Y12/CHANNEL10;X5/Y13/SN_CHANNEL10;1;X6/Y10/SLICE2_LUT1;X6/Y10/SLICE2_WEST_IN_LUT1;1;X6/Y14/SLICE2_Q;;1;X6/Y10/WEST_IN1;X5/Y10/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X5/Y14/CHANNEL10;X5/Y15/EN_CHANNEL10;1;X6/Y14/SLICE3_LUT1;X6/Y14/SLICE2_OUT1_to_SLICE3_IN1_FEEDBACK;1;X5/Y10/CHANNEL10;X5/Y11/SN_CHANNEL10;1;X6/Y14/SOUTH_OUT1;X6/Y14/SLICE2_SOUTH_OUT_Q;1;X6/Y15/CHANNEL10;X6/Y15/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1" *)
  (* hdlname = "i_core wreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2790.28-2790.33" *)
  wire \i_core.wreg0[2] ;
  (* ROUTING = "X1/Y8/CHANNEL2;X1/Y9/SN_CHANNEL2;1;X1/Y6/CHANNEL2;X1/Y7/SN_CHANNEL2;1;X2/Y5/CHANNEL2;X1/Y5/SE_CHANNEL2;1;X4/Y5/CHANNEL2;X3/Y5/EW_CHANNEL2;1;X6/Y5/CHANNEL2;X5/Y5/EW_CHANNEL2;1;X6/Y6/NORTH_IN0;X6/Y5/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X6/Y6/SLICE0_LUT0;X6/Y6/SLICE0_NORTH_IN_LUT0;1;X2/Y9/CHANNEL2;X1/Y9/SE_CHANNEL2;1;X4/Y10/NORTH_IN0;X4/Y9/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X4/Y10/SLICE2_LUT0;X4/Y10/SLICE2_NORTH_IN_LUT0;1;X2/Y13/CHANNEL2;X3/Y13/WE_CHANNEL2;1;X4/Y13/CHANNEL2;X5/Y13/WE_CHANNEL2;1;X6/Y14/NORTH_OUT1;X6/Y14/SLICE1_NORTH_OUT_Q;1;X4/Y9/CHANNEL2;X3/Y9/EW_CHANNEL2;1;X1/Y12/CHANNEL2;X1/Y13/EN_CHANNEL2;1;X1/Y10/CHANNEL2;X1/Y11/SN_CHANNEL2;1;X6/Y13/CHANNEL2;X6/Y13/CLB_TO_QCB_NORTH_OUT1_CHANNEL2;1;X6/Y14/SLICE1_Q;;1;X6/Y14/SLICE2_LUT1;X6/Y14/SLICE1_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core wreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2790.28-2790.33" *)
  wire \i_core.wreg0[3] ;
  (* ROUTING = "X5/Y14/CHANNEL15;X5/Y14/CLB_TO_QCB_WEST_OUT1_CHANNEL15;1;X5/Y12/CHANNEL15;X5/Y13/SN_CHANNEL15;1;X5/Y10/CHANNEL15;X5/Y11/SN_CHANNEL15;1;X5/Y8/CHANNEL15;X5/Y9/SN_CHANNEL15;1;X6/Y7/CHANNEL15;X5/Y7/SE_CHANNEL15;1;X6/Y6/SOUTH_IN0;X6/Y7/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X6/Y6/SLICE1_LUT0;X6/Y6/SLICE1_SOUTH_IN_LUT0;1;X6/Y11/CHANNEL1;X5/Y11/EW_CHANNEL1;1;X6/Y10/SOUTH_IN0;X6/Y11/QCB_TO_CLB_SOUTH_IN0_CHANNEL1;1;X6/Y10/SLICE2_LUT0;X6/Y10/SLICE2_SOUTH_IN_LUT0;1;X3/Y12/CHANNEL1;X3/Y13/WN_CHANNEL1;1;X4/Y11/CHANNEL1;X3/Y11/SE_CHANNEL1;1;X6/Y14/WEST_OUT1;X6/Y14/SLICE0_WEST_OUT_Q;1;X6/Y14/SLICE0_Q;;1;X2/Y13/CHANNEL1;X1/Y13/SE_CHANNEL1;1;X5/Y14/CHANNEL1;X5/Y14/CLB_TO_QCB_WEST_OUT1_CHANNEL1;1;X6/Y14/SLICE1_LUT1;X6/Y14/SLICE0_OUT1_to_SLICE1_IN1_FEEDBACK;1;X1/Y14/CHANNEL1;X1/Y15/EN_CHANNEL1;1;X2/Y15/CHANNEL1;X3/Y15/WE_CHANNEL1;1;X4/Y15/CHANNEL1;X5/Y15/NW_CHANNEL1;1" *)
  (* hdlname = "i_core wreg0" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2790.28-2790.33" *)
  wire \i_core.wreg0[4] ;
  input [7:0] rdata_i;
  wire [7:0] rdata_i;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[0] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[1] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[2] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[3] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[4] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[5] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[6] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2932.24-2932.31" *)
  wire \rdata_i[7] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2931.24-2931.30" *)
  output read_o;
  wire read_o;
  (* ROUTING = "X14/Y2/EAST_IN5;X15/Y2/QCB_TO_CLB_EAST_IN5_CHANNEL15;1;X14/Y2/SLICE_RST_N;X14/Y2/SLICE_RST_N_EAST_IN;1;X20/Y6/SLICE_RST_N;X20/Y6/SLICE_RST_N_EAST_IN;1;X4/Y8/SLICE_RST_N;X4/Y8/SLICE_RST_N_NORTH_IN;1;X2/Y2/SLICE_RST_N;X2/Y2/SLICE_RST_N_NORTH_IN;1;X2/Y6/SLICE_RST_N;X2/Y6/SLICE_RST_N_NORTH_IN;1;X14/Y6/EAST_IN1;X15/Y6/QCB_TO_CLB_EAST_IN1_CHANNEL15;1;X14/Y6/SLICE1_LUT1;X14/Y6/SLICE1_EAST_IN_LUT1;1;X4/Y6/SLICE_RST_N;X4/Y6/SLICE_RST_N_EAST_IN;1;X16/Y5/CHANNEL15;X17/Y5/WE_CHANNEL15;1;X10/Y2/SLICE_RST_N;X10/Y2/SLICE_RST_N_EAST_IN;1;X16/Y2/WEST_IN0;X15/Y2/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X10/Y1/CHANNEL15;X11/Y1/SW_CHANNEL15;1;X6/Y12/SLICE_RST_N;X6/Y12/SLICE_RST_N_NORTH_IN;1;X6/Y9/CHANNEL15;X7/Y9/WE_CHANNEL15;1;X21/Y4/CHANNEL15;X21/Y5/SN_CHANNEL15;1;X20/Y6/EAST_IN5;X21/Y6/QCB_TO_CLB_EAST_IN5_CHANNEL15;1;X20/Y7/CHANNEL15;X21/Y7/SW_CHANNEL15;1;X2/Y6/NORTH_IN5;X2/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X10/Y9/CHANNEL15;X11/Y9/NW_CHANNEL15;1;X4/Y7/CHANNEL15;X5/Y7/NW_CHANNEL15;1;X4/Y8/SLICE1_LUT0;X4/Y8/SLICE1_WEST_IN_LUT0;1;X13/Y2/CHANNEL15;X13/Y1/ES_CHANNEL15;1;X6/Y10/NORTH_IN5;X6/Y9/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X21/Y2/CHANNEL15;X21/Y3/SN_CHANNEL15;1;X18/Y5/CHANNEL15;X19/Y5/SW_CHANNEL15;1;X18/Y1/CHANNEL15;X19/Y1/WE_CHANNEL15;1;X4/Y6/EAST_IN5;X5/Y6/QCB_TO_CLB_EAST_IN5_CHANNEL15;1;X10/Y10/SLICE_RST_N;X10/Y10/SLICE_RST_N_NORTH_IN;1;X12/Y1/CHANNEL15;X13/Y1/WE_CHANNEL15;1;X12/Y6/SLICE_RST_N;X12/Y6/SLICE_RST_N_NORTH_IN;1;X10/Y2/EAST_IN5;X11/Y2/QCB_TO_CLB_EAST_IN5_CHANNEL15;1;X8/Y1/CHANNEL15;X9/Y1/WE_CHANNEL15;1;X21/Y12/CHANNEL15;X21/Y12/IOB_TO_QCB_WEST_OUT1_CHANNEL15;1;X12/Y2/EAST_IN5;X13/Y2/QCB_TO_CLB_EAST_IN5_CHANNEL15;1;X4/Y5/CHANNEL15;X5/Y5/NW_CHANNEL15;1;X4/Y10/SOUTH_IN0;X4/Y11/QCB_TO_CLB_SOUTH_IN0_CHANNEL15;1;X12/Y2/SLICE_RST_N;X12/Y2/SLICE_RST_N_EAST_IN;1;X12/Y6/NORTH_IN5;X12/Y5/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X11/Y8/CHANNEL15;X11/Y7/NS_CHANNEL15;1;X6/Y1/CHANNEL15;X7/Y1/WE_CHANNEL15;1;X19/Y6/CHANNEL15;X19/Y7/EN_CHANNEL15;1;X4/Y11/CHANNEL15;X3/Y11/NE_CHANNEL15;1;X2/Y1/CHANNEL15;X3/Y1/WE_CHANNEL15;1;X3/Y10/CHANNEL15;X3/Y9/ES_CHANNEL15;1;X11/Y2/CHANNEL15;X11/Y1/ES_CHANNEL15;1;X16/Y2/SLICE1_LUT0;X16/Y2/SLICE1_WEST_IN_LUT0;1;X2/Y2/NORTH_IN5;X2/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X12/Y5/CHANNEL15;X11/Y5/NE_CHANNEL15;1;X10/Y10/NORTH_IN5;X10/Y9/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X21/Y6/CHANNEL15;X21/Y7/SN_CHANNEL15;1;X3/Y8/CHANNEL15;X3/Y9/EN_CHANNEL15;1;X20/Y1/CHANNEL15;X21/Y1/DUMMY2_CHANNEL15;1;X4/Y1/CHANNEL15;X5/Y1/WE_CHANNEL15;1;X16/Y1/CHANNEL15;X17/Y1/WE_CHANNEL15;1;X5/Y4/CHANNEL15;X5/Y3/NS_CHANNEL15;1;X4/Y9/CHANNEL15;X5/Y9/WE_CHANNEL15;1;X6/Y12/NORTH_IN5;X6/Y11/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X4/Y8/SLICE2_LUT0;X4/Y8/SLICE2_WEST_IN_LUT0;1;X4/Y10/SLICE0_LUT0;X4/Y10/SLICE0_SOUTH_IN_LUT0;1;X10/Y6/SLICE_RST_N;X10/Y6/SLICE_RST_N_EAST_IN;1;X15/Y2/CHANNEL15;X15/Y1/ES_CHANNEL15;1;X5/Y6/CHANNEL15;X5/Y5/NS_CHANNEL15;1;X11/Y6/CHANNEL15;X11/Y5/NS_CHANNEL15;1;X4/Y2/SLICE_RST_N;X4/Y2/SLICE_RST_N_EAST_IN;1;X22/Y12/IO1_O;;1;X14/Y1/CHANNEL15;X15/Y1/WE_CHANNEL15;1;X5/Y2/CHANNEL15;X5/Y1/ES_CHANNEL15;1;X21/Y8/CHANNEL15;X21/Y9/SN_CHANNEL15;1;X8/Y9/CHANNEL15;X9/Y9/WE_CHANNEL15;1;X11/Y4/CHANNEL15;X11/Y3/NS_CHANNEL15;1;X6/Y11/CHANNEL15;X5/Y11/EW_CHANNEL15;1;X21/Y10/CHANNEL15;X21/Y11/SN_CHANNEL15;1;X15/Y6/CHANNEL15;X15/Y5/ES_CHANNEL15;1;X6/Y2/SLICE_RST_N;X6/Y2/SLICE_RST_N_NORTH_IN;1;X4/Y2/EAST_IN5;X5/Y2/QCB_TO_CLB_EAST_IN5_CHANNEL15;1;X4/Y8/NORTH_IN5;X4/Y7/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X6/Y2/NORTH_IN5;X6/Y1/QCB_TO_CLB_NORTH_IN5_CHANNEL15;1;X4/Y8/WEST_IN0;X3/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X6/Y10/SLICE_RST_N;X6/Y10/SLICE_RST_N_NORTH_IN;1;X2/Y5/CHANNEL15;X3/Y5/WE_CHANNEL15;1;X10/Y6/EAST_IN5;X11/Y6/QCB_TO_CLB_EAST_IN5_CHANNEL15;1" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2947.10-2947.15" *)
  wire rst_n;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2925.17-2925.23" *)
  input rst_ni;
  wire rst_ni;
  (* ROUTING = "X2/Y6/SLICE2_F;;1;X2/Y6/NORTH_OUT0;X2/Y6/SLICE2_NORTH_OUT_F;1;X2/Y5/CHANNEL6;X2/Y5/CLB_TO_QCB_NORTH_OUT0_CHANNEL6;1;X1/Y6/CHANNEL6;X1/Y5/ES_CHANNEL6;1;X1/Y8/CHANNEL6;X1/Y7/NS_CHANNEL6;1;X0/Y8/IO0_I;X1/Y8/QCB_TO_IOB_EAST_IN0_CHANNEL6;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[10] ;
  (* ROUTING = "X2/Y8/SLICE0_F;;1;X2/Y8/SOUTH_OUT0;X2/Y8/SLICE0_SOUTH_OUT_F;1;X2/Y9/CHANNEL1;X2/Y9/CLB_TO_QCB_SOUTH_OUT0_CHANNEL1;1;X1/Y10/CHANNEL1;X1/Y9/ES_CHANNEL1;1;X1/Y12/CHANNEL1;X1/Y11/NS_CHANNEL1;1;X0/Y12/IO1_I;X1/Y12/QCB_TO_IOB_EAST_IN2_CHANNEL1;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[11] ;
  (* ROUTING = "X2/Y6/SLICE1_F;;1;X2/Y6/WEST_OUT0;X2/Y6/SLICE1_WEST_OUT_F;1;X1/Y6/CHANNEL15;X1/Y6/CLB_TO_QCB_WEST_OUT0_CHANNEL15;1;X0/Y6/IO0_I;X1/Y6/QCB_TO_IOB_EAST_IN0_CHANNEL15;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[12] ;
  (* ROUTING = "X2/Y2/SLICE1_F;;1;X2/Y2/NORTH_OUT0;X2/Y2/SLICE1_NORTH_OUT_F;1;X2/Y1/CHANNEL12;X2/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL12;1;X2/Y0/IO1_I;X2/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL12;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[13] ;
  (* ROUTING = "X2/Y4/SLICE3_F;;1;X2/Y4/WEST_OUT0;X2/Y4/SLICE3_WEST_OUT_F;1;X1/Y4/CHANNEL2;X1/Y4/CLB_TO_QCB_WEST_OUT0_CHANNEL2;1;X0/Y4/IO1_I;X1/Y4/QCB_TO_IOB_EAST_IN2_CHANNEL2;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[14] ;
  (* ROUTING = "X2/Y2/SLICE0_F;;1;X2/Y2/WEST_OUT0;X2/Y2/SLICE0_WEST_OUT_F;1;X1/Y2/CHANNEL11;X1/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL11;1;X2/Y1/CHANNEL11;X1/Y1/DUMMY2_CHANNEL11;1;X2/Y0/IO0_I;X2/Y1/QCB_TO_IOB_SOUTH_IN0_CHANNEL11;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[15] ;
  (* ROUTING = "X4/Y2/SLICE0_F;;1;X4/Y2/WEST_OUT0;X4/Y2/SLICE0_WEST_OUT_F;1;X3/Y2/CHANNEL4;X3/Y2/CLB_TO_QCB_WEST_OUT0_CHANNEL4;1;X4/Y1/CHANNEL4;X3/Y1/SE_CHANNEL4;1;X4/Y0/IO0_I;X4/Y1/QCB_TO_IOB_SOUTH_IN0_CHANNEL4;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[16] ;
  (* ROUTING = "X4/Y2/SLICE1_F;;1;X4/Y2/NORTH_OUT0;X4/Y2/SLICE1_NORTH_OUT_F;1;X4/Y1/CHANNEL10;X4/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL10;1;X4/Y0/IO1_I;X4/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL10;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[17] ;
  (* ROUTING = "X4/Y2/SLICE3_F;;1;X4/Y2/EAST_OUT0;X4/Y2/SLICE3_EAST_OUT_F;1;X5/Y2/CHANNEL6;X5/Y2/CLB_TO_QCB_EAST_OUT0_CHANNEL6;1;X6/Y1/CHANNEL6;X5/Y1/SE_CHANNEL6;1;X8/Y1/CHANNEL6;X7/Y1/EW_CHANNEL6;1;X8/Y0/IO1_I;X8/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL6;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[18] ;
  (* ROUTING = "X4/Y4/SLICE1_F;;1;X4/Y4/WEST_OUT0;X4/Y4/SLICE1_WEST_OUT_F;1;X3/Y4/CHANNEL6;X3/Y4/CLB_TO_QCB_WEST_OUT0_CHANNEL6;1;X2/Y3/CHANNEL6;X3/Y3/SW_CHANNEL6;1;X1/Y4/CHANNEL6;X1/Y3/ES_CHANNEL6;1;X0/Y4/IO0_I;X1/Y4/QCB_TO_IOB_EAST_IN0_CHANNEL6;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[19] ;
  (* ROUTING = "X2/Y10/SLICE3_F;;1;X2/Y10/SOUTH_OUT0;X2/Y10/SLICE3_SOUTH_OUT_F;1;X2/Y11/CHANNEL5;X2/Y11/CLB_TO_QCB_SOUTH_OUT0_CHANNEL5;1;X1/Y12/CHANNEL5;X1/Y11/ES_CHANNEL5;1;X0/Y12/IO0_I;X1/Y12/QCB_TO_IOB_EAST_IN0_CHANNEL5;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[7] ;
  (* ROUTING = "X2/Y10/SLICE2_F;;1;X2/Y10/WEST_OUT0;X2/Y10/SLICE2_WEST_OUT_F;1;X1/Y10/CHANNEL13;X1/Y10/CLB_TO_QCB_WEST_OUT0_CHANNEL13;1;X0/Y10/IO1_I;X1/Y10/QCB_TO_IOB_EAST_IN2_CHANNEL13;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[8] ;
  (* ROUTING = "X2/Y8/SLICE1_F;;1;X2/Y8/WEST_OUT0;X2/Y8/SLICE1_WEST_OUT_F;1;X1/Y8/CHANNEL10;X1/Y8/CLB_TO_QCB_WEST_OUT0_CHANNEL10;1;X1/Y10/CHANNEL10;X1/Y9/NS_CHANNEL10;1;X1/Y12/CHANNEL10;X1/Y11/NS_CHANNEL10;1;X1/Y14/CHANNEL10;X1/Y13/NS_CHANNEL10;1;X0/Y14/IO1_I;X1/Y14/QCB_TO_IOB_EAST_IN2_CHANNEL10;1" *)
  (* hdlname = "i_core ram o_sram_waddr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2950.31-2950.41" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire \sram_raddr[9] ;
  (* ROUTING = "X16/Y21/CHANNEL11;X16/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL11;1;X14/Y21/CHANNEL11;X15/Y21/WE_CHANNEL11;1;X12/Y21/CHANNEL11;X13/Y21/WE_CHANNEL11;1;X10/Y21/CHANNEL11;X11/Y21/WE_CHANNEL11;1;X9/Y20/CHANNEL11;X9/Y21/EN_CHANNEL11;1;X8/Y19/CHANNEL11;X9/Y19/SW_CHANNEL11;1;X6/Y19/CHANNEL11;X7/Y19/WE_CHANNEL11;1;X4/Y19/CHANNEL11;X5/Y19/WE_CHANNEL11;1;X2/Y19/CHANNEL11;X3/Y19/WE_CHANNEL11;1;X1/Y18/CHANNEL11;X1/Y19/EN_CHANNEL11;1;X1/Y16/CHANNEL11;X1/Y17/SN_CHANNEL11;1;X1/Y14/CHANNEL11;X1/Y15/SN_CHANNEL11;1;X1/Y12/CHANNEL11;X1/Y13/SN_CHANNEL11;1;X2/Y11/CHANNEL11;X1/Y11/SE_CHANNEL11;1;X3/Y10/CHANNEL11;X3/Y11/WN_CHANNEL11;1;X4/Y9/CHANNEL11;X3/Y9/SE_CHANNEL11;1;X6/Y9/CHANNEL11;X5/Y9/EW_CHANNEL11;1;X7/Y8/CHANNEL11;X7/Y9/WN_CHANNEL11;1;X8/Y8/WEST_IN0;X7/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X8/Y8/SLICE0_LUT0;X8/Y8/SLICE0_WEST_IN_LUT0;1;X16/Y8/EAST_IN4;X17/Y8/QCB_TO_CLB_EAST_IN4_CHANNEL4;1;X8/Y14/SLICE3_D;X8/Y14/SLICE3_NORTH_IN_D;1;X8/Y17/CHANNEL6;X9/Y17/SW_CHANNEL6;1;X7/Y14/CHANNEL6;X7/Y15/SN_CHANNEL6;1;X8/Y13/CHANNEL6;X7/Y13/SE_CHANNEL6;1;X13/Y18/CHANNEL6;X13/Y19/SN_CHANNEL6;1;X16/Y21/CHANNEL4;X16/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL4;1;X16/Y12/WEST_IN1;X15/Y12/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X14/Y10/SLICE3_D;X14/Y10/SLICE3_EAST_IN_D;1;X16/Y11/CHANNEL4;X17/Y11/SW_CHANNEL4;1;X16/Y12/SLICE3_LUT1;X16/Y12/SLICE3_WEST_IN_LUT1;1;X14/Y10/EAST_IN4;X15/Y10/QCB_TO_CLB_EAST_IN4_CHANNEL4;1;X17/Y16/CHANNEL4;X17/Y17/SN_CHANNEL4;1;X16/Y21/CHANNEL6;X16/Y21/IOB_TO_QCB_NORTH_OUT0_CHANNEL6;1;X12/Y16/SLICE1_LUT1;X12/Y16/SLICE1_SOUTH_IN_LUT1;1;X17/Y12/CHANNEL4;X17/Y13/SN_CHANNEL4;1;X7/Y16/CHANNEL6;X7/Y17/EN_CHANNEL6;1;X10/Y19/CHANNEL6;X11/Y19/WE_CHANNEL6;1;X13/Y20/CHANNEL6;X13/Y21/EN_CHANNEL6;1;X9/Y18/CHANNEL6;X9/Y19/EN_CHANNEL6;1;X16/Y8/SLICE3_D;X16/Y8/SLICE3_EAST_IN_D;1;X14/Y21/CHANNEL6;X15/Y21/WE_CHANNEL6;1;X17/Y20/CHANNEL4;X17/Y21/WN_CHANNEL4;1;X12/Y17/CHANNEL6;X13/Y17/SW_CHANNEL6;1;X8/Y14/NORTH_IN4;X8/Y13/QCB_TO_CLB_NORTH_IN4_CHANNEL6;1;X17/Y8/CHANNEL4;X17/Y9/SN_CHANNEL4;1;X16/Y22/IO0_O;;1;X15/Y12/CHANNEL4;X15/Y11/ES_CHANNEL4;1;X12/Y16/SOUTH_IN1;X12/Y17/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X17/Y10/CHANNEL4;X17/Y11/SN_CHANNEL4;1;X12/Y19/CHANNEL6;X13/Y19/SW_CHANNEL6;1;X17/Y18/CHANNEL4;X17/Y19/SN_CHANNEL4;1;X15/Y10/CHANNEL4;X15/Y11/EN_CHANNEL4;1;X17/Y14/CHANNEL4;X17/Y15/SN_CHANNEL4;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[0] ;
  (* ROUTING = "X15/Y12/CHANNEL7;X15/Y13/EN_CHANNEL7;1;X14/Y11/CHANNEL7;X15/Y11/SW_CHANNEL7;1;X14/Y10/SOUTH_IN4;X14/Y11/QCB_TO_CLB_SOUTH_IN4_CHANNEL7;1;X14/Y10/SLICE2_D;X14/Y10/SLICE2_SOUTH_IN_D;1;X16/Y14/SLICE1_LUT1;X16/Y14/SLICE1_NORTH_IN_LUT1;1;X16/Y13/CHANNEL7;X17/Y13/WE_CHANNEL7;1;X16/Y14/NORTH_IN1;X16/Y13/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X8/Y14/SLICE2_D;X8/Y14/SLICE2_WEST_IN_D;1;X13/Y18/CHANNEL7;X13/Y19/EN_CHANNEL7;1;X16/Y8/NORTH_IN4;X16/Y7/QCB_TO_CLB_NORTH_IN4_CHANNEL6;1;X16/Y8/SLICE2_D;X16/Y8/SLICE2_NORTH_IN_D;1;X16/Y12/SLICE2_LUT1;X16/Y12/SLICE2_NORTH_IN_LUT1;1;X16/Y7/CHANNEL6;X17/Y7/WE_CHANNEL6;1;X8/Y19/CHANNEL7;X9/Y19/WE_CHANNEL7;1;X16/Y12/NORTH_IN1;X16/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL13;1;X21/Y10/CHANNEL6;X21/Y10/IOB_TO_QCB_WEST_OUT1_CHANNEL6;1;X21/Y8/CHANNEL6;X21/Y9/SN_CHANNEL6;1;X12/Y19/CHANNEL7;X13/Y19/WE_CHANNEL7;1;X16/Y19/CHANNEL7;X17/Y19/NW_CHANNEL7;1;X20/Y15/CHANNEL7;X21/Y15/NW_CHANNEL7;1;X21/Y14/CHANNEL7;X21/Y13/NS_CHANNEL7;1;X18/Y11/CHANNEL13;X19/Y11/WE_CHANNEL13;1;X18/Y17/CHANNEL7;X19/Y17/NW_CHANNEL7;1;X19/Y16/CHANNEL7;X19/Y15/ES_CHANNEL7;1;X17/Y18/CHANNEL7;X17/Y17/ES_CHANNEL7;1;X7/Y14/CHANNEL7;X7/Y15/SN_CHANNEL7;1;X21/Y10/CHANNEL7;X21/Y10/IOB_TO_QCB_WEST_OUT1_CHANNEL7;1;X18/Y13/CHANNEL7;X19/Y13/WE_CHANNEL7;1;X12/Y16/SLICE0_LUT1;X12/Y16/SLICE0_EAST_IN_LUT1;1;X20/Y13/CHANNEL7;X21/Y13/NW_CHANNEL7;1;X14/Y19/CHANNEL7;X15/Y19/WE_CHANNEL7;1;X21/Y12/CHANNEL7;X21/Y11/NS_CHANNEL7;1;X13/Y16/CHANNEL7;X13/Y17/SN_CHANNEL7;1;X7/Y18/CHANNEL7;X7/Y19/EN_CHANNEL7;1;X12/Y16/EAST_IN1;X13/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL7;1;X7/Y16/CHANNEL7;X7/Y17/SN_CHANNEL7;1;X18/Y7/CHANNEL6;X19/Y7/WE_CHANNEL6;1;X20/Y14/EAST_IN1;X21/Y14/QCB_TO_CLB_EAST_IN1_CHANNEL7;1;X21/Y10/CHANNEL13;X21/Y10/IOB_TO_QCB_WEST_OUT1_CHANNEL13;1;X20/Y11/CHANNEL13;X21/Y11/NW_CHANNEL13;1;X8/Y14/WEST_IN4;X7/Y14/QCB_TO_CLB_WEST_IN4_CHANNEL7;1;X20/Y7/CHANNEL6;X21/Y7/SW_CHANNEL6;1;X20/Y14/SLICE0_LUT1;X20/Y14/SLICE0_EAST_IN_LUT1;1;X22/Y10/IO1_O;;1;X16/Y11/CHANNEL13;X17/Y11/WE_CHANNEL13;1;X10/Y19/CHANNEL7;X11/Y19/WE_CHANNEL7;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[1] ;
  (* ROUTING = "X21/Y16/CHANNEL3;X21/Y16/IOB_TO_QCB_WEST_OUT1_CHANNEL3;1;X20/Y17/CHANNEL3;X21/Y17/NW_CHANNEL3;1;X18/Y17/CHANNEL3;X19/Y17/WE_CHANNEL3;1;X16/Y17/CHANNEL3;X17/Y17/WE_CHANNEL3;1;X14/Y17/CHANNEL3;X15/Y17/WE_CHANNEL3;1;X13/Y16/CHANNEL3;X13/Y17/EN_CHANNEL3;1;X12/Y15/CHANNEL3;X13/Y15/SW_CHANNEL3;1;X10/Y15/CHANNEL3;X11/Y15/WE_CHANNEL3;1;X8/Y15/CHANNEL3;X9/Y15/WE_CHANNEL3;1;X8/Y14/SOUTH_IN4;X8/Y15/QCB_TO_CLB_SOUTH_IN4_CHANNEL3;1;X8/Y14/SLICE1_D;X8/Y14/SLICE1_SOUTH_IN_D;1;X15/Y8/CHANNEL9;X15/Y9/SN_CHANNEL9;1;X15/Y10/CHANNEL9;X15/Y11/SN_CHANNEL9;1;X18/Y16/SLICE0_LUT1;X18/Y16/SLICE0_NORTH_IN_LUT1;1;X14/Y10/SLICE1_D;X14/Y10/SLICE1_WEST_IN_D;1;X13/Y10/CHANNEL15;X13/Y11/EN_CHANNEL15;1;X14/Y11/CHANNEL15;X15/Y11/WE_CHANNEL15;1;X21/Y14/CHANNEL13;X21/Y15/SN_CHANNEL13;1;X20/Y12/SLICE1_LUT1;X20/Y12/SLICE1_EAST_IN_LUT1;1;X16/Y11/CHANNEL15;X17/Y11/SW_CHANNEL15;1;X20/Y15/CHANNEL9;X21/Y15/SW_CHANNEL9;1;X15/Y12/CHANNEL9;X15/Y13/SN_CHANNEL9;1;X21/Y16/CHANNEL15;X21/Y16/IOB_TO_QCB_WEST_OUT1_CHANNEL15;1;X17/Y12/CHANNEL15;X17/Y13/SN_CHANNEL15;1;X20/Y15/CHANNEL15;X21/Y15/SW_CHANNEL15;1;X20/Y12/EAST_IN1;X21/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X15/Y14/CHANNEL9;X15/Y15/EN_CHANNEL9;1;X21/Y16/CHANNEL10;X21/Y16/IOB_TO_QCB_WEST_OUT1_CHANNEL10;1;X21/Y12/CHANNEL13;X21/Y13/SN_CHANNEL13;1;X14/Y10/WEST_IN4;X13/Y10/QCB_TO_CLB_WEST_IN4_CHANNEL15;1;X16/Y14/SOUTH_IN1;X16/Y15/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X18/Y17/CHANNEL10;X19/Y17/WE_CHANNEL10;1;X20/Y17/CHANNEL10;X21/Y17/NW_CHANNEL10;1;X17/Y16/CHANNEL10;X17/Y17/EN_CHANNEL10;1;X16/Y14/SLICE0_LUT1;X16/Y14/SLICE0_SOUTH_IN_LUT1;1;X16/Y8/SLICE1_D;X16/Y8/SLICE1_WEST_IN_D;1;X16/Y8/WEST_IN4;X15/Y8/QCB_TO_CLB_WEST_IN4_CHANNEL9;1;X17/Y14/CHANNEL15;X17/Y15/EN_CHANNEL15;1;X16/Y15/CHANNEL9;X17/Y15/WE_CHANNEL9;1;X18/Y16/NORTH_IN1;X18/Y15/QCB_TO_CLB_NORTH_IN1_CHANNEL9;1;X18/Y15/CHANNEL15;X19/Y15/WE_CHANNEL15;1;X16/Y15/CHANNEL10;X17/Y15/SW_CHANNEL10;1;X22/Y16/IO1_O;;1;X21/Y16/CHANNEL9;X21/Y16/IOB_TO_QCB_WEST_OUT1_CHANNEL9;1;X21/Y16/CHANNEL13;X21/Y16/IOB_TO_QCB_WEST_OUT1_CHANNEL13;1;X18/Y15/CHANNEL9;X19/Y15/WE_CHANNEL9;1;X16/Y12/SLICE1_LUT1;X16/Y12/SLICE1_EAST_IN_LUT1;1;X16/Y12/EAST_IN1;X17/Y12/QCB_TO_CLB_EAST_IN1_CHANNEL15;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[2] ;
  (* ROUTING = "X18/Y13/CHANNEL6;X19/Y13/WE_CHANNEL6;1;X16/Y13/CHANNEL6;X17/Y13/WE_CHANNEL6;1;X16/Y12/SOUTH_IN1;X16/Y13/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X16/Y12/SLICE0_LUT1;X16/Y12/SLICE0_SOUTH_IN_LUT1;1;X14/Y17/CHANNEL12;X15/Y17/WE_CHANNEL12;1;X12/Y17/CHANNEL12;X13/Y17/WE_CHANNEL12;1;X10/Y17/CHANNEL12;X11/Y17/WE_CHANNEL12;1;X9/Y16/CHANNEL12;X9/Y17/EN_CHANNEL12;1;X9/Y14/CHANNEL12;X9/Y15/SN_CHANNEL12;1;X8/Y14/EAST_IN4;X9/Y14/QCB_TO_CLB_EAST_IN4_CHANNEL12;1;X8/Y14/SLICE0_D;X8/Y14/SLICE0_EAST_IN_D;1;X21/Y18/CHANNEL6;X21/Y18/IOB_TO_QCB_WEST_OUT0_CHANNEL6;1;X18/Y17/CHANNEL4;X19/Y17/WE_CHANNEL4;1;X16/Y16/SOUTH_IN1;X16/Y17/QCB_TO_CLB_SOUTH_IN1_CHANNEL4;1;X21/Y14/CHANNEL6;X21/Y15/SN_CHANNEL6;1;X21/Y12/CHANNEL6;X21/Y13/SN_CHANNEL6;1;X16/Y16/SLICE3_LUT1;X16/Y16/SLICE3_SOUTH_IN_LUT1;1;X20/Y12/SLICE0_LUT1;X20/Y12/SLICE0_SOUTH_IN_LUT1;1;X16/Y11/CHANNEL6;X17/Y11/WE_CHANNEL6;1;X21/Y16/CHANNEL6;X21/Y17/SN_CHANNEL6;1;X16/Y17/CHANNEL12;X17/Y17/WE_CHANNEL12;1;X21/Y16/CHANNEL1;X21/Y17/SN_CHANNEL1;1;X18/Y9/CHANNEL1;X19/Y9/SW_CHANNEL1;1;X20/Y17/CHANNEL12;X21/Y17/SW_CHANNEL12;1;X16/Y9/CHANNEL1;X17/Y9/WE_CHANNEL1;1;X16/Y8/SOUTH_IN4;X16/Y9/QCB_TO_CLB_SOUTH_IN4_CHANNEL1;1;X14/Y9/CHANNEL6;X15/Y9/SW_CHANNEL6;1;X20/Y15/CHANNEL1;X21/Y15/SW_CHANNEL1;1;X20/Y13/CHANNEL6;X21/Y13/SW_CHANNEL6;1;X19/Y10/CHANNEL1;X19/Y11/SN_CHANNEL1;1;X20/Y12/SOUTH_IN1;X20/Y13/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X16/Y8/SLICE0_D;X16/Y8/SLICE0_SOUTH_IN_D;1;X21/Y18/CHANNEL1;X21/Y18/IOB_TO_QCB_WEST_OUT0_CHANNEL1;1;X16/Y17/CHANNEL4;X17/Y17/WE_CHANNEL4;1;X19/Y14/CHANNEL1;X19/Y15/EN_CHANNEL1;1;X18/Y17/CHANNEL12;X19/Y17/WE_CHANNEL12;1;X18/Y11/CHANNEL6;X19/Y11/WE_CHANNEL6;1;X19/Y12/CHANNEL1;X19/Y13/SN_CHANNEL1;1;X20/Y17/CHANNEL1;X21/Y17/SW_CHANNEL1;1;X14/Y10/NORTH_IN4;X14/Y9/QCB_TO_CLB_NORTH_IN4_CHANNEL6;1;X20/Y11/CHANNEL6;X21/Y11/SW_CHANNEL6;1;X20/Y16/SOUTH_IN0;X20/Y17/QCB_TO_CLB_SOUTH_IN0_CHANNEL1;1;X22/Y18/IO0_O;;1;X14/Y10/SLICE0_D;X14/Y10/SLICE0_NORTH_IN_D;1;X20/Y17/CHANNEL4;X21/Y17/SW_CHANNEL4;1;X21/Y18/CHANNEL12;X21/Y18/IOB_TO_QCB_WEST_OUT0_CHANNEL12;1;X20/Y16/SLICE0_LUT0;X20/Y16/SLICE0_SOUTH_IN_LUT0;1;X15/Y10/CHANNEL6;X15/Y11/EN_CHANNEL6;1;X21/Y18/CHANNEL4;X21/Y18/IOB_TO_QCB_WEST_OUT0_CHANNEL4;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[3] ;
  (* ROUTING = "X12/Y9/CHANNEL9;X13/Y9/WE_CHANNEL9;1;X10/Y9/CHANNEL9;X11/Y9/WE_CHANNEL9;1;X10/Y8/SOUTH_IN4;X10/Y9/QCB_TO_CLB_SOUTH_IN4_CHANNEL9;1;X10/Y8/SLICE3_D;X10/Y8/SLICE3_SOUTH_IN_D;1;X14/Y8/SLICE3_D;X14/Y8/SLICE3_SOUTH_IN_D;1;X17/Y16/CHANNEL5;X17/Y17/SN_CHANNEL5;1;X16/Y16/EAST_IN1;X17/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X16/Y16/SLICE2_LUT1;X16/Y16/SLICE2_EAST_IN_LUT1;1;X16/Y21/CHANNEL13;X17/Y21/WE_CHANNEL13;1;X14/Y21/CHANNEL13;X15/Y21/WE_CHANNEL13;1;X13/Y20/CHANNEL13;X13/Y21/EN_CHANNEL13;1;X13/Y18/CHANNEL13;X13/Y19/SN_CHANNEL13;1;X12/Y18/EAST_IN1;X13/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X12/Y18/SLICE3_LUT1;X12/Y18/SLICE3_EAST_IN_LUT1;1;X10/Y14/WEST_IN4;X9/Y14/QCB_TO_CLB_WEST_IN4_CHANNEL9;1;X10/Y14/SLICE3_D;X10/Y14/SLICE3_WEST_IN_D;1;X14/Y9/CHANNEL9;X15/Y9/WE_CHANNEL9;1;X18/Y9/CHANNEL9;X19/Y9/WE_CHANNEL9;1;X14/Y17/CHANNEL9;X15/Y17/WE_CHANNEL9;1;X20/Y18/EAST_IN1;X21/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X20/Y11/CHANNEL9;X19/Y11/SE_CHANNEL9;1;X20/Y9/CHANNEL9;X21/Y9/SW_CHANNEL9;1;X19/Y16/CHANNEL9;X19/Y17/EN_CHANNEL9;1;X19/Y14/CHANNEL9;X19/Y15/SN_CHANNEL9;1;X19/Y20/CHANNEL13;X19/Y19/ES_CHANNEL13;1;X18/Y17/CHANNEL9;X19/Y17/SW_CHANNEL9;1;X21/Y18/CHANNEL13;X21/Y18/IOB_TO_QCB_WEST_OUT1_CHANNEL13;1;X18/Y21/CHANNEL13;X19/Y21/NW_CHANNEL13;1;X20/Y16/SLICE1_LUT1;X20/Y16/SLICE1_EAST_IN_LUT1;1;X12/Y17/CHANNEL9;X13/Y17/WE_CHANNEL9;1;X14/Y8/SOUTH_IN4;X14/Y9/QCB_TO_CLB_SOUTH_IN4_CHANNEL9;1;X19/Y12/CHANNEL9;X19/Y13/SN_CHANNEL9;1;X21/Y10/CHANNEL9;X21/Y11/WN_CHANNEL9;1;X16/Y9/CHANNEL9;X17/Y9/WE_CHANNEL9;1;X9/Y16/CHANNEL9;X9/Y17/EN_CHANNEL9;1;X20/Y18/SLICE0_LUT1;X20/Y18/SLICE0_EAST_IN_LUT1;1;X20/Y19/CHANNEL9;X21/Y19/NW_CHANNEL9;1;X9/Y14/CHANNEL9;X9/Y15/SN_CHANNEL9;1;X10/Y17/CHANNEL9;X11/Y17/WE_CHANNEL9;1;X21/Y18/CHANNEL9;X21/Y18/IOB_TO_QCB_WEST_OUT1_CHANNEL9;1;X20/Y19/CHANNEL5;X21/Y19/NW_CHANNEL5;1;X18/Y19/CHANNEL5;X19/Y19/WE_CHANNEL5;1;X16/Y17/CHANNEL9;X17/Y17/WE_CHANNEL9;1;X21/Y18/CHANNEL5;X21/Y18/IOB_TO_QCB_WEST_OUT1_CHANNEL5;1;X20/Y16/EAST_IN1;X21/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL7;1;X17/Y18/CHANNEL5;X17/Y19/EN_CHANNEL5;1;X20/Y17/CHANNEL9;X21/Y17/SW_CHANNEL9;1;X21/Y18/CHANNEL7;X21/Y18/IOB_TO_QCB_WEST_OUT1_CHANNEL7;1;X20/Y19/CHANNEL13;X21/Y19/NW_CHANNEL13;1;X22/Y18/IO1_O;;1;X19/Y18/CHANNEL9;X19/Y19/EN_CHANNEL9;1;X21/Y16/CHANNEL7;X21/Y17/SN_CHANNEL7;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[4] ;
  (* ROUTING = "X18/Y13/CHANNEL4;X19/Y13/WE_CHANNEL4;1;X16/Y13/CHANNEL4;X17/Y13/WE_CHANNEL4;1;X14/Y13/CHANNEL4;X15/Y13/WE_CHANNEL4;1;X12/Y13/CHANNEL4;X13/Y13/WE_CHANNEL4;1;X10/Y13/CHANNEL4;X11/Y13/WE_CHANNEL4;1;X10/Y14/NORTH_IN4;X10/Y13/QCB_TO_CLB_NORTH_IN4_CHANNEL4;1;X10/Y14/SLICE2_D;X10/Y14/SLICE2_NORTH_IN_D;1;X14/Y19/CHANNEL12;X15/Y19/WE_CHANNEL12;1;X12/Y19/CHANNEL12;X13/Y19/WE_CHANNEL12;1;X12/Y18/SOUTH_IN1;X12/Y19/QCB_TO_CLB_SOUTH_IN1_CHANNEL12;1;X12/Y18/SLICE2_LUT1;X12/Y18/SLICE2_SOUTH_IN_LUT1;1;X20/Y1/CHANNEL3;X21/Y1/DUMMY2_CHANNEL3;1;X18/Y1/CHANNEL3;X19/Y1/WE_CHANNEL3;1;X16/Y1/CHANNEL3;X17/Y1/WE_CHANNEL3;1;X14/Y1/CHANNEL3;X15/Y1/WE_CHANNEL3;1;X12/Y1/CHANNEL3;X13/Y1/WE_CHANNEL3;1;X11/Y2/CHANNEL3;X11/Y1/ES_CHANNEL3;1;X10/Y3/CHANNEL3;X11/Y3/NW_CHANNEL3;1;X9/Y4/CHANNEL3;X9/Y3/ES_CHANNEL3;1;X9/Y6/CHANNEL3;X9/Y5/NS_CHANNEL3;1;X9/Y8/CHANNEL3;X9/Y7/NS_CHANNEL3;1;X10/Y8/WEST_IN4;X9/Y8/QCB_TO_CLB_WEST_IN4_CHANNEL3;1;X10/Y8/SLICE2_D;X10/Y8/SLICE2_WEST_IN_D;1;X19/Y12/CHANNEL4;X19/Y13/EN_CHANNEL4;1;X14/Y8/SLICE2_D;X14/Y8/SLICE2_EAST_IN_D;1;X20/Y20/SLICE0_LUT1;X20/Y20/SLICE0_WEST_IN_LUT1;1;X21/Y8/CHANNEL3;X21/Y9/SN_CHANNEL3;1;X18/Y17/CHANNEL5;X19/Y17/NW_CHANNEL5;1;X21/Y14/CHANNEL5;X21/Y13/NS_CHANNEL5;1;X16/Y16/SOUTH_IN0;X16/Y17/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X19/Y10/CHANNEL4;X19/Y11/SN_CHANNEL4;1;X18/Y19/CHANNEL12;X19/Y19/NW_CHANNEL12;1;X20/Y15/CHANNEL12;X21/Y15/NW_CHANNEL12;1;X20/Y13/CHANNEL4;X21/Y13/NW_CHANNEL4;1;X21/Y10/CHANNEL3;X21/Y11/SN_CHANNEL3;1;X21/Y14/CHANNEL4;X21/Y13/NS_CHANNEL4;1;X21/Y2/CHANNEL3;X21/Y3/SN_CHANNEL3;1;X16/Y16/SLICE1_LUT0;X16/Y16/SLICE1_SOUTH_IN_LUT0;1;X19/Y16/CHANNEL4;X19/Y15/ES_CHANNEL4;1;X16/Y9/CHANNEL4;X17/Y9/WE_CHANNEL4;1;X19/Y16/CHANNEL5;X19/Y15/ES_CHANNEL5;1;X19/Y20/CHANNEL4;X19/Y19/NS_CHANNEL4;1;X21/Y12/CHANNEL4;X21/Y12/IOB_TO_QCB_WEST_OUT0_CHANNEL4;1;X16/Y17/CHANNEL5;X17/Y17/WE_CHANNEL5;1;X21/Y4/CHANNEL3;X21/Y5/SN_CHANNEL3;1;X15/Y8/CHANNEL4;X15/Y9/EN_CHANNEL4;1;X18/Y18/EAST_IN1;X19/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL5;1;X16/Y19/CHANNEL12;X17/Y19/WE_CHANNEL12;1;X19/Y18/CHANNEL4;X19/Y17/NS_CHANNEL4;1;X20/Y20/WEST_IN1;X19/Y20/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X21/Y12/CHANNEL5;X21/Y12/IOB_TO_QCB_WEST_OUT0_CHANNEL5;1;X18/Y18/SLICE0_LUT1;X18/Y18/SLICE0_EAST_IN_LUT1;1;X19/Y18/CHANNEL5;X19/Y17/NS_CHANNEL5;1;X22/Y12/IO0_O;;1;X21/Y6/CHANNEL3;X21/Y7/SN_CHANNEL3;1;X18/Y9/CHANNEL4;X19/Y9/SW_CHANNEL4;1;X21/Y14/CHANNEL12;X21/Y13/NS_CHANNEL12;1;X19/Y18/CHANNEL12;X19/Y17/NS_CHANNEL12;1;X20/Y15/CHANNEL5;X21/Y15/NW_CHANNEL5;1;X21/Y12/CHANNEL3;X21/Y12/IOB_TO_QCB_WEST_OUT0_CHANNEL3;1;X14/Y8/EAST_IN4;X15/Y8/QCB_TO_CLB_EAST_IN4_CHANNEL4;1;X19/Y16/CHANNEL12;X19/Y15/ES_CHANNEL12;1;X20/Y15/CHANNEL4;X21/Y15/NW_CHANNEL4;1;X21/Y12/CHANNEL12;X21/Y12/IOB_TO_QCB_WEST_OUT0_CHANNEL12;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[5] ;
  (* ROUTING = "X15/Y14/CHANNEL15;X15/Y15/SN_CHANNEL15;1;X15/Y12/CHANNEL15;X15/Y13/SN_CHANNEL15;1;X15/Y10/CHANNEL15;X15/Y11/SN_CHANNEL15;1;X14/Y9/CHANNEL15;X15/Y9/SW_CHANNEL15;1;X13/Y8/CHANNEL15;X13/Y9/EN_CHANNEL15;1;X14/Y8/WEST_IN4;X13/Y8/QCB_TO_CLB_WEST_IN4_CHANNEL15;1;X14/Y8/SLICE1_D;X14/Y8/SLICE1_WEST_IN_D;1;X12/Y18/SLICE1_LUT1;X12/Y18/SLICE1_WEST_IN_LUT1;1;X10/Y21/CHANNEL14;X10/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL14;1;X12/Y12/NORTH_IN4;X12/Y11/QCB_TO_CLB_NORTH_IN4_CHANNEL14;1;X15/Y18/CHANNEL15;X15/Y19/WN_CHANNEL15;1;X10/Y21/CHANNEL15;X10/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL15;1;X16/Y16/SLICE0_LUT0;X16/Y16/SLICE0_WEST_IN_LUT0;1;X16/Y18/SLICE0_LUT1;X16/Y18/SLICE0_EAST_IN_LUT1;1;X17/Y18/CHANNEL15;X17/Y19/WN_CHANNEL15;1;X18/Y20/WEST_IN0;X17/Y20/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X16/Y16/WEST_IN0;X15/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X11/Y18/CHANNEL14;X11/Y19/SN_CHANNEL14;1;X12/Y18/WEST_IN1;X11/Y18/QCB_TO_CLB_WEST_IN1_CHANNEL14;1;X12/Y11/CHANNEL14;X11/Y11/SE_CHANNEL14;1;X12/Y12/SLICE0_D;X12/Y12/SLICE0_NORTH_IN_D;1;X11/Y14/CHANNEL14;X11/Y15/SN_CHANNEL14;1;X14/Y19/CHANNEL15;X13/Y19/EW_CHANNEL15;1;X11/Y16/CHANNEL14;X11/Y17/SN_CHANNEL14;1;X16/Y19/CHANNEL15;X15/Y19/EW_CHANNEL15;1;X11/Y20/CHANNEL15;X11/Y21/WN_CHANNEL15;1;X12/Y19/CHANNEL15;X11/Y19/SE_CHANNEL15;1;X10/Y14/SLICE1_D;X10/Y14/SLICE1_EAST_IN_D;1;X15/Y16/CHANNEL15;X15/Y17/SN_CHANNEL15;1;X11/Y20/CHANNEL14;X11/Y21/WN_CHANNEL14;1;X11/Y12/CHANNEL14;X11/Y13/SN_CHANNEL14;1;X10/Y22/IO1_O;;1;X16/Y18/EAST_IN1;X17/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL15;1;X11/Y10/CHANNEL14;X11/Y11/SN_CHANNEL14;1;X10/Y14/EAST_IN4;X11/Y14/QCB_TO_CLB_EAST_IN4_CHANNEL14;1;X18/Y20/SLICE0_LUT0;X18/Y20/SLICE0_WEST_IN_LUT0;1;X11/Y8/CHANNEL14;X11/Y9/SN_CHANNEL14;1;X10/Y8/SLICE1_D;X10/Y8/SLICE1_EAST_IN_D;1;X10/Y8/EAST_IN4;X11/Y8/QCB_TO_CLB_EAST_IN4_CHANNEL14;1;X17/Y20/CHANNEL15;X17/Y19/WS_CHANNEL15;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[6] ;
  (* ROUTING = "X16/Y21/CHANNEL9;X16/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL9;1;X15/Y20/CHANNEL9;X15/Y21/EN_CHANNEL9;1;X14/Y19/CHANNEL9;X15/Y19/SW_CHANNEL9;1;X12/Y19/CHANNEL9;X13/Y19/WE_CHANNEL9;1;X12/Y18/SOUTH_IN0;X12/Y19/QCB_TO_CLB_SOUTH_IN0_CHANNEL9;1;X12/Y18/SLICE0_LUT0;X12/Y18/SLICE0_SOUTH_IN_LUT0;1;X20/Y7/CHANNEL14;X19/Y7/SE_CHANNEL14;1;X16/Y21/CHANNEL14;X16/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL14;1;X19/Y14/CHANNEL14;X19/Y15/SN_CHANNEL14;1;X12/Y7/CHANNEL14;X13/Y7/WE_CHANNEL14;1;X19/Y8/CHANNEL14;X19/Y9/SN_CHANNEL14;1;X14/Y8/NORTH_IN4;X14/Y7/QCB_TO_CLB_NORTH_IN4_CHANNEL14;1;X16/Y21/CHANNEL1;X16/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL1;1;X18/Y21/CHANNEL14;X17/Y21/EW_CHANNEL14;1;X16/Y18/SOUTH_IN0;X16/Y19/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X16/Y21/CHANNEL5;X16/Y21/IOB_TO_QCB_NORTH_OUT1_CHANNEL5;1;X11/Y18/CHANNEL1;X11/Y19/EN_CHANNEL1;1;X16/Y19/CHANNEL1;X17/Y19/SW_CHANNEL1;1;X10/Y8/NORTH_IN4;X10/Y7/QCB_TO_CLB_NORTH_IN4_CHANNEL14;1;X14/Y7/CHANNEL14;X15/Y7/WE_CHANNEL14;1;X16/Y18/SLICE1_LUT0;X16/Y18/SLICE1_SOUTH_IN_LUT0;1;X17/Y20/CHANNEL5;X17/Y21/WN_CHANNEL5;1;X16/Y20/SLICE0_LUT0;X16/Y20/SLICE0_SOUTH_IN_LUT0;1;X17/Y20/CHANNEL1;X17/Y21/WN_CHANNEL1;1;X16/Y7/CHANNEL14;X17/Y7/WE_CHANNEL14;1;X16/Y20/SOUTH_IN0;X16/Y21/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X16/Y19/CHANNEL5;X17/Y19/SW_CHANNEL5;1;X10/Y14/SOUTH_IN4;X10/Y15/QCB_TO_CLB_SOUTH_IN4_CHANNEL1;1;X12/Y19/CHANNEL1;X13/Y19/WE_CHANNEL1;1;X19/Y12/CHANNEL14;X19/Y13/SN_CHANNEL14;1;X18/Y7/CHANNEL14;X19/Y7/WE_CHANNEL14;1;X12/Y12/WEST_IN4;X11/Y12/QCB_TO_CLB_WEST_IN4_CHANNEL1;1;X11/Y14/CHANNEL1;X11/Y15/SN_CHANNEL1;1;X10/Y8/SLICE0_D;X10/Y8/SLICE0_NORTH_IN_D;1;X19/Y18/CHANNEL14;X19/Y19/SN_CHANNEL14;1;X11/Y12/CHANNEL1;X11/Y13/SN_CHANNEL1;1;X10/Y15/CHANNEL1;X11/Y15/SW_CHANNEL1;1;X12/Y12/SLICE1_D;X12/Y12/SLICE1_WEST_IN_D;1;X19/Y20/CHANNEL14;X19/Y21/WN_CHANNEL14;1;X10/Y7/CHANNEL14;X11/Y7/WE_CHANNEL14;1;X19/Y10/CHANNEL14;X19/Y11/SN_CHANNEL14;1;X14/Y19/CHANNEL1;X15/Y19/WE_CHANNEL1;1;X19/Y16/CHANNEL14;X19/Y17/SN_CHANNEL14;1;X11/Y16/CHANNEL1;X11/Y17/SN_CHANNEL1;1;X16/Y22/IO1_O;;1;X10/Y14/SLICE0_D;X10/Y14/SLICE0_SOUTH_IN_D;1;X14/Y8/SLICE0_D;X14/Y8/SLICE0_NORTH_IN_D;1" *)
  (* hdlname = "i_core wb_mem_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.31-2951.41" *)
  wire \sram_rdata[7] ;
  (* ROUTING = "X16/Y2/SLICE3_F;;1;X16/Y2/NORTH_OUT0;X16/Y2/SLICE3_NORTH_OUT_F;1;X16/Y1/CHANNEL2;X16/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL2;1;X16/Y0/IO1_I;X16/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL2;1" *)
  (* hdlname = "i_core ram o_sram_ren" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2949.29-2949.37" *)
  wire sram_ren;
  (* ROUTING = "X18/Y14/SLICE0_F;;1;X18/Y14/SOUTH_OUT0;X18/Y14/SLICE0_SOUTH_OUT_F;1;X18/Y15/CHANNEL10;X18/Y15/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X20/Y15/CHANNEL10;X19/Y15/EW_CHANNEL10;1;X21/Y14/CHANNEL10;X21/Y15/WN_CHANNEL10;1;X22/Y14/IO0_I;X21/Y14/QCB_TO_IOB_WEST_IN0_CHANNEL10;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[0] ;
  (* ROUTING = "X18/Y16/SLICE2_F;;1;X18/Y16/SOUTH_OUT0;X18/Y16/SLICE2_SOUTH_OUT_F;1;X18/Y17/CHANNEL14;X18/Y17/CLB_TO_QCB_SOUTH_OUT0_CHANNEL14;1;X20/Y17/CHANNEL14;X19/Y17/EW_CHANNEL14;1;X21/Y16/CHANNEL14;X21/Y17/WN_CHANNEL14;1;X22/Y16/IO0_I;X21/Y16/QCB_TO_IOB_WEST_IN0_CHANNEL14;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[1] ;
  (* ROUTING = "X18/Y14/SLICE3_F;;1;X18/Y14/NORTH_OUT0;X18/Y14/SLICE3_NORTH_OUT_F;1;X18/Y13/CHANNEL9;X18/Y13/CLB_TO_QCB_NORTH_OUT0_CHANNEL9;1;X20/Y13/CHANNEL9;X19/Y13/EW_CHANNEL9;1;X21/Y14/CHANNEL9;X21/Y13/WS_CHANNEL9;1;X22/Y14/IO1_I;X21/Y14/QCB_TO_IOB_WEST_IN2_CHANNEL9;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[2] ;
  (* ROUTING = "X18/Y10/SLICE3_F;;1;X18/Y10/SOUTH_OUT0;X18/Y10/SLICE3_SOUTH_OUT_F;1;X18/Y11/CHANNEL10;X18/Y11/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X20/Y11/CHANNEL10;X19/Y11/EW_CHANNEL10;1;X21/Y10/CHANNEL10;X21/Y11/WN_CHANNEL10;1;X22/Y10/IO0_I;X21/Y10/QCB_TO_IOB_WEST_IN0_CHANNEL10;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[3] ;
  (* ROUTING = "X8/Y18/SLICE1_F;;1;X8/Y18/SOUTH_OUT0;X8/Y18/SLICE1_SOUTH_OUT_F;1;X8/Y19/CHANNEL10;X8/Y19/CLB_TO_QCB_SOUTH_OUT0_CHANNEL10;1;X9/Y20/CHANNEL10;X9/Y19/WS_CHANNEL10;1;X8/Y21/CHANNEL10;X9/Y21/NW_CHANNEL10;1;X8/Y22/IO0_I;X8/Y21/QCB_TO_IOB_NORTH_IN0_CHANNEL10;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[4] ;
  (* ROUTING = "X8/Y20/SLICE0_F;;1;X8/Y20/SOUTH_OUT0;X8/Y20/SLICE0_SOUTH_OUT_F;1;X8/Y21/CHANNEL5;X8/Y21/CLB_TO_QCB_SOUTH_OUT0_CHANNEL5;1;X8/Y22/IO1_I;X8/Y21/QCB_TO_IOB_NORTH_IN2_CHANNEL5;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[5] ;
  (* ROUTING = "X10/Y20/SLICE2_F;;1;X10/Y20/SOUTH_OUT0;X10/Y20/SLICE2_SOUTH_OUT_F;1;X10/Y21/CHANNEL5;X10/Y21/CLB_TO_QCB_SOUTH_OUT0_CHANNEL5;1;X10/Y22/IO0_I;X10/Y21/QCB_TO_IOB_NORTH_IN0_CHANNEL5;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[6] ;
  (* ROUTING = "X6/Y18/SLICE3_F;;1;X6/Y18/WEST_OUT0;X6/Y18/SLICE3_WEST_OUT_F;1;X5/Y18/CHANNEL5;X5/Y18/CLB_TO_QCB_WEST_OUT0_CHANNEL5;1;X5/Y20/CHANNEL5;X5/Y19/NS_CHANNEL5;1;X6/Y21/CHANNEL5;X5/Y21/NE_CHANNEL5;1;X6/Y22/IO1_I;X6/Y21/QCB_TO_IOB_NORTH_IN2_CHANNEL5;1" *)
  (* hdlname = "i_core ram o_sram_wdata" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2951.19-2951.29" *)
  wire \sram_wdata[7] ;
  (* ROUTING = "X20/Y2/NORTH_IN2;X20/Y1/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X20/Y2/SLICE3_LUT2;X20/Y2/SLICE3_NORTH_IN_LUT2;1;X20/Y4/EAST_IN2;X21/Y4/QCB_TO_CLB_EAST_IN2_CHANNEL14;1;X20/Y4/SLICE2_LUT2;X20/Y4/SLICE2_EAST_IN_LUT2;1;X8/Y6/SLICE0_LUT2;X8/Y6/SLICE0_EAST_IN_LUT2;1;X4/Y6/SLICE0_LUT2;X4/Y6/SLICE0_NORTH_IN_LUT2;1;X18/Y1/CHANNEL14;X17/Y1/EW_CHANNEL14;1;X16/Y1/CHANNEL14;X15/Y1/EW_CHANNEL14;1;X21/Y4/CHANNEL14;X21/Y3/NS_CHANNEL14;1;X20/Y0/IO1_I;X20/Y1/QCB_TO_IOB_SOUTH_IN2_CHANNEL14;1;X20/Y1/CHANNEL14;X19/Y1/EW_CHANNEL14;1;X8/Y1/CHANNEL2;X9/Y1/WE_CHANNEL2;1;X12/Y1/CHANNEL14;X13/Y1/WE_CHANNEL14;1;X7/Y2/CHANNEL2;X7/Y1/ES_CHANNEL2;1;X5/Y6/CHANNEL2;X5/Y5/NS_CHANNEL2;1;X9/Y4/CHANNEL14;X9/Y3/NS_CHANNEL14;1;X4/Y6/NORTH_IN2;X4/Y5/QCB_TO_CLB_NORTH_IN2_CHANNEL14;1;X8/Y6/EAST_IN2;X9/Y6/QCB_TO_CLB_EAST_IN2_CHANNEL14;1;X5/Y8/CHANNEL2;X5/Y7/NS_CHANNEL2;1;X14/Y1/CHANNEL2;X14/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL2;1;X6/Y8/SLICE3_LUT3;X6/Y8/SLICE3_WEST_IN_LUT3;1;X4/Y7/CHANNEL2;X5/Y7/NW_CHANNEL2;1;X8/Y2/WEST_IN1;X7/Y2/QCB_TO_CLB_WEST_IN1_CHANNEL14;1;X6/Y3/CHANNEL2;X7/Y3/NW_CHANNEL2;1;X6/Y4/SLICE0_LUT3;X6/Y4/SLICE0_WEST_IN_LUT3;1;X7/Y2/CHANNEL14;X7/Y1/ES_CHANNEL14;1;X5/Y4/CHANNEL14;X5/Y3/NS_CHANNEL14;1;X6/Y4/SLICE2_LUT2;X6/Y4/SLICE2_EAST_IN_LUT2;1;X6/Y1/CHANNEL14;X7/Y1/WE_CHANNEL14;1;X10/Y1/CHANNEL2;X11/Y1/WE_CHANNEL2;1;X10/Y1/CHANNEL14;X11/Y1/WE_CHANNEL14;1;X9/Y2/CHANNEL14;X9/Y1/ES_CHANNEL14;1;X12/Y1/CHANNEL2;X13/Y1/WE_CHANNEL2;1;X6/Y8/WEST_IN3;X5/Y8/QCB_TO_CLB_WEST_IN3_CHANNEL2;1;X6/Y4/EAST_IN2;X7/Y4/QCB_TO_CLB_EAST_IN2_CHANNEL2;1;X14/Y1/CHANNEL14;X14/Y1/CLB_TO_QCB_NORTH_OUT0_CHANNEL14;1;X4/Y6/SLICE2_LUT1;X4/Y6/SLICE2_SOUTH_IN_LUT1;1;X4/Y5/CHANNEL14;X5/Y5/NW_CHANNEL14;1;X4/Y6/SOUTH_IN1;X4/Y7/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X14/Y2/NORTH_OUT0;X14/Y2/SLICE3_NORTH_OUT_F;1;X5/Y4/CHANNEL2;X5/Y3/ES_CHANNEL2;1;X14/Y2/SLICE3_F;;1;X6/Y4/WEST_IN3;X5/Y4/QCB_TO_CLB_WEST_IN3_CHANNEL14;1;X7/Y4/CHANNEL2;X7/Y3/NS_CHANNEL2;1;X8/Y2/SLICE3_LUT1;X8/Y2/SLICE3_WEST_IN_LUT1;1;X21/Y2/CHANNEL14;X21/Y1/DUMMY1_CHANNEL14;1;X8/Y1/CHANNEL14;X9/Y1/WE_CHANNEL14;1;X5/Y2/CHANNEL14;X5/Y1/ES_CHANNEL14;1;X9/Y6/CHANNEL14;X9/Y5/NS_CHANNEL14;1" *)
  (* hdlname = "i_core ram o_sram_wen" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2949.19-2949.27" *)
  wire sram_wen;
  (* ROUTING = "X10/Y6/SLICE0_LUT0;X10/Y6/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1;X10/Y6/SLICE0_Q;;1;X10/Y6/SLICE3_LUT0;X10/Y6/SLICE0_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_ack" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2959.17-2959.28" *)
  wire wb_core_ack;
  (* ROUTING = "X2/Y8/NORTH_OUT1;X2/Y8/SLICE1_NORTH_OUT_Q;1;X2/Y7/CHANNEL6;X2/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL6;1;X2/Y6/SOUTH_IN1;X2/Y7/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X2/Y6/SLICE2_LUT1;X2/Y6/SLICE2_SOUTH_IN_LUT1;1;X2/Y8/SLICE1_Q;;1;X2/Y8/SLICE2_D;X2/Y8/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[10] ;
  (* ROUTING = "X2/Y8/SLICE0_LUT1;X2/Y8/SLICE0_OUT1_to_SLICE0_IN1_FEEDBACK;1;X2/Y8/SLICE0_Q;;1;X2/Y8/SLICE1_D;X2/Y8/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[11] ;
  (* ROUTING = "X2/Y6/NORTH_IN0;X2/Y5/QCB_TO_CLB_NORTH_IN0_CHANNEL10;1;X2/Y6/SLICE1_LUT0;X2/Y6/SLICE1_NORTH_IN_LUT0;1;X2/Y8/NORTH_IN4;X2/Y7/QCB_TO_CLB_NORTH_IN4_CHANNEL10;1;X2/Y8/SLICE0_D;X2/Y8/SLICE0_NORTH_IN_D;1;X2/Y7/CHANNEL10;X1/Y7/NE_CHANNEL10;1;X1/Y6/CHANNEL10;X1/Y5/ES_CHANNEL10;1;X2/Y5/CHANNEL10;X2/Y5/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X2/Y4/SLICE3_Q;;1;X2/Y4/SOUTH_OUT1;X2/Y4/SLICE3_SOUTH_OUT_Q;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[12] ;
  (* ROUTING = "X2/Y4/WEST_OUT1;X2/Y4/SLICE2_WEST_OUT_Q;1;X1/Y4/CHANNEL4;X1/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL4;1;X1/Y2/CHANNEL4;X1/Y3/SN_CHANNEL4;1;X2/Y2/WEST_IN1;X1/Y2/QCB_TO_CLB_WEST_IN1_CHANNEL4;1;X2/Y2/SLICE1_LUT1;X2/Y2/SLICE1_WEST_IN_LUT1;1;X2/Y4/SLICE2_Q;;1;X2/Y4/SLICE3_D;X2/Y4/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[13] ;
  (* ROUTING = "X2/Y4/SLICE3_LUT1;X2/Y4/SLICE1_OUT1_to_SLICE3_IN1_FEEDBACK;1;X2/Y4/SLICE1_Q;;1;X2/Y4/SLICE2_D;X2/Y4/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[14] ;
  (* ROUTING = "X2/Y4/NORTH_OUT1;X2/Y4/SLICE0_NORTH_OUT_Q;1;X2/Y3/CHANNEL4;X2/Y3/CLB_TO_QCB_NORTH_OUT1_CHANNEL4;1;X2/Y2/SOUTH_IN1;X2/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL4;1;X2/Y2/SLICE0_LUT1;X2/Y2/SLICE0_SOUTH_IN_LUT1;1;X2/Y4/SLICE0_Q;;1;X2/Y4/SLICE1_D;X2/Y4/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[15] ;
  (* ROUTING = "X4/Y4/WEST_OUT1;X4/Y4/SLICE3_WEST_OUT_Q;1;X3/Y4/CHANNEL10;X3/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL10;1;X3/Y2/CHANNEL10;X3/Y3/SN_CHANNEL10;1;X4/Y2/WEST_IN1;X3/Y2/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X4/Y2/SLICE0_LUT1;X4/Y2/SLICE0_WEST_IN_LUT1;1;X2/Y4/SLICE0_D;X2/Y4/SLICE0_SOUTH_IN_D;1;X2/Y4/SOUTH_IN4;X2/Y5/QCB_TO_CLB_SOUTH_IN4_CHANNEL11;1;X4/Y5/CHANNEL11;X4/Y5/CLB_TO_QCB_SOUTH_OUT1_CHANNEL11;1;X4/Y4/SOUTH_OUT1;X4/Y4/SLICE3_SOUTH_OUT_Q;1;X2/Y5/CHANNEL11;X3/Y5/WE_CHANNEL11;1;X4/Y4/SLICE3_Q;;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[16] ;
  (* ROUTING = "X4/Y4/NORTH_OUT1;X4/Y4/SLICE2_NORTH_OUT_Q;1;X4/Y3/CHANNEL6;X4/Y3/CLB_TO_QCB_NORTH_OUT1_CHANNEL6;1;X4/Y2/SOUTH_IN1;X4/Y3/QCB_TO_CLB_SOUTH_IN1_CHANNEL6;1;X4/Y2/SLICE1_LUT1;X4/Y2/SLICE1_SOUTH_IN_LUT1;1;X4/Y4/SLICE2_Q;;1;X4/Y4/SLICE3_D;X4/Y4/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[17] ;
  (* ROUTING = "X4/Y4/EAST_OUT1;X4/Y4/SLICE1_EAST_OUT_Q;1;X5/Y4/CHANNEL8;X5/Y4/CLB_TO_QCB_EAST_OUT1_CHANNEL8;1;X5/Y2/CHANNEL8;X5/Y3/SN_CHANNEL8;1;X4/Y2/EAST_IN0;X5/Y2/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X4/Y2/SLICE3_LUT0;X4/Y2/SLICE3_EAST_IN_LUT0;1;X4/Y4/SLICE1_Q;;1;X4/Y4/SLICE2_D;X4/Y4/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[18] ;
  (* ROUTING = "X4/Y4/SLICE1_LUT0;X4/Y4/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1;X4/Y4/SLICE0_Q;;1;X4/Y4/SLICE1_D;X4/Y4/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[19] ;
  (* ROUTING = "X8/Y6/SLICE3_Q;;1;X8/Y6/NORTH_OUT1;X8/Y6/SLICE3_NORTH_OUT_Q;1;X8/Y5/CHANNEL1;X8/Y5/CLB_TO_QCB_NORTH_OUT1_CHANNEL1;1;X6/Y5/CHANNEL1;X7/Y5/WE_CHANNEL1;1;X4/Y5/CHANNEL1;X5/Y5/WE_CHANNEL1;1;X4/Y4/SOUTH_IN4;X4/Y5/QCB_TO_CLB_SOUTH_IN4_CHANNEL1;1;X4/Y4/SLICE0_D;X4/Y4/SLICE0_SOUTH_IN_D;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[20] ;
  (* ROUTING = "X8/Y6/SLICE2_Q;;1;X8/Y6/SLICE3_D;X8/Y6/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[21] ;
  (* ROUTING = "X8/Y6/SLICE1_Q;;1;X8/Y6/SLICE2_D;X8/Y6/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[22] ;
  (* ROUTING = "X8/Y6/SLICE0_Q;;1;X8/Y6/SLICE1_D;X8/Y6/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[23] ;
  (* ROUTING = "X8/Y2/SLICE3_Q;;1;X8/Y2/WEST_OUT1;X8/Y2/SLICE3_WEST_OUT_Q;1;X7/Y2/CHANNEL12;X7/Y2/CLB_TO_QCB_WEST_OUT1_CHANNEL12;1;X7/Y4/CHANNEL12;X7/Y3/NS_CHANNEL12;1;X8/Y5/CHANNEL12;X7/Y5/NE_CHANNEL12;1;X8/Y6/NORTH_IN4;X8/Y5/QCB_TO_CLB_NORTH_IN4_CHANNEL12;1;X8/Y6/SLICE0_D;X8/Y6/SLICE0_NORTH_IN_D;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[24] ;
  (* ROUTING = "X8/Y2/SLICE2_Q;;1;X8/Y2/SLICE3_D;X8/Y2/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[25] ;
  (* ROUTING = "X8/Y2/SLICE1_Q;;1;X8/Y2/SLICE2_D;X8/Y2/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[26] ;
  (* ROUTING = "X8/Y2/SLICE0_Q;;1;X8/Y2/SLICE1_D;X8/Y2/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[27] ;
  (* ROUTING = "X10/Y4/SLICE3_Q;;1;X10/Y4/WEST_OUT1;X10/Y4/SLICE3_WEST_OUT_Q;1;X9/Y4/CHANNEL8;X9/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL8;1;X9/Y2/CHANNEL8;X9/Y3/SN_CHANNEL8;1;X8/Y2/EAST_IN4;X9/Y2/QCB_TO_CLB_EAST_IN4_CHANNEL8;1;X8/Y2/SLICE0_D;X8/Y2/SLICE0_EAST_IN_D;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[28] ;
  (* ROUTING = "X10/Y4/SLICE2_Q;;1;X10/Y4/SLICE3_D;X10/Y4/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[29] ;
  (* ROUTING = "X6/Y4/NORTH_OUT1;X6/Y4/SLICE1_NORTH_OUT_Q;1;X6/Y3/CHANNEL13;X6/Y3/CLB_TO_QCB_NORTH_OUT1_CHANNEL13;1;X8/Y3/CHANNEL13;X7/Y3/EW_CHANNEL13;1;X9/Y4/CHANNEL13;X9/Y3/WS_CHANNEL13;1;X10/Y4/WEST_IN0;X9/Y4/QCB_TO_CLB_WEST_IN0_CHANNEL13;1;X10/Y4/SLICE3_LUT0;X10/Y4/SLICE3_WEST_IN_LUT0;1;X6/Y4/SLICE1_LUT0;X6/Y4/SLICE1_OUT1_to_SLICE1_IN0_FEEDBACK;1;X6/Y4/SLICE1_Q;;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[2] ;
  (* ROUTING = "X10/Y4/SLICE2_D;X10/Y4/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1;X10/Y4/SLICE1_Q;;1;X10/Y4/SLICE2_LUT1;X10/Y4/SLICE1_OUT1_to_SLICE2_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[30] ;
  (* ROUTING = "X10/Y4/SLICE1_D;X10/Y4/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1;X10/Y4/SLICE0_LUT0;X10/Y4/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1;X10/Y4/SLICE0_Q;;1;X10/Y4/SLICE2_LUT0;X10/Y4/SLICE0_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[31] ;
  (* ROUTING = "X6/Y4/SLICE3_LUT0;X6/Y4/SLICE0_OUT1_to_SLICE3_IN0_FEEDBACK;1;X6/Y4/SLICE0_Q;;1;X6/Y4/SLICE1_D;X6/Y4/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[3] ;
  (* ROUTING = "X5/Y4/CHANNEL13;X5/Y5/SN_CHANNEL13;1;X6/Y4/WEST_IN4;X5/Y4/QCB_TO_CLB_WEST_IN4_CHANNEL13;1;X6/Y4/SLICE0_D;X6/Y4/SLICE0_WEST_IN_D;1;X2/Y9/CHANNEL13;X2/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL13;1;X2/Y7/CHANNEL13;X1/Y7/SE_CHANNEL13;1;X4/Y6/SLICE1_LUT1;X4/Y6/SLICE1_EAST_IN_LUT1;1;X4/Y6/EAST_IN1;X5/Y6/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X1/Y8/CHANNEL13;X1/Y9/EN_CHANNEL13;1;X5/Y6/CHANNEL13;X5/Y7/WN_CHANNEL13;1;X2/Y10/NORTH_OUT1;X2/Y10/SLICE3_NORTH_OUT_Q;1;X2/Y10/SLICE3_Q;;1;X4/Y7/CHANNEL13;X3/Y7/EW_CHANNEL13;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[4] ;
  (* ROUTING = "X2/Y10/SOUTH_OUT1;X2/Y10/SLICE2_SOUTH_OUT_Q;1;X2/Y11/CHANNEL10;X2/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X3/Y10/CHANNEL10;X3/Y11/WN_CHANNEL10;1;X2/Y9/CHANNEL10;X3/Y9/SW_CHANNEL10;1;X2/Y8/SOUTH_IN1;X2/Y9/QCB_TO_CLB_SOUTH_IN1_CHANNEL10;1;X2/Y8/SLICE3_LUT1;X2/Y8/SLICE3_SOUTH_IN_LUT1;1;X2/Y10/SLICE2_Q;;1;X2/Y10/SLICE3_D;X2/Y10/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[5] ;
  (* ROUTING = "X2/Y10/EAST_OUT1;X2/Y10/SLICE1_EAST_OUT_Q;1;X3/Y10/CHANNEL5;X3/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL5;1;X4/Y9/CHANNEL5;X3/Y9/SE_CHANNEL5;1;X4/Y8/SOUTH_IN0;X4/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X4/Y8/SLICE0_LUT0;X4/Y8/SLICE0_SOUTH_IN_LUT0;1;X2/Y10/SLICE1_Q;;1;X2/Y10/SLICE2_D;X2/Y10/SLICE1_OUT1_to_SLICE2_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[6] ;
  (* ROUTING = "X2/Y10/SLICE3_LUT0;X2/Y10/SLICE0_OUT1_to_SLICE3_IN0_FEEDBACK;1;X2/Y10/SLICE0_Q;;1;X2/Y10/SLICE1_D;X2/Y10/SLICE0_OUT1_to_SLICE1_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[7] ;
  (* ROUTING = "X2/Y10/NORTH_IN0;X2/Y9/QCB_TO_CLB_NORTH_IN0_CHANNEL12;1;X2/Y10/SLICE2_LUT0;X2/Y10/SLICE2_NORTH_IN_LUT0;1;X2/Y10/SLICE0_D;X2/Y10/SLICE0_NORTH_IN_D;1;X2/Y8/SOUTH_OUT1;X2/Y8/SLICE3_SOUTH_OUT_Q;1;X2/Y9/CHANNEL12;X2/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL12;1;X2/Y10/NORTH_IN4;X2/Y9/QCB_TO_CLB_NORTH_IN4_CHANNEL12;1;X2/Y8/SLICE3_Q;;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[8] ;
  (* ROUTING = "X2/Y8/SLICE1_LUT1;X2/Y8/SLICE2_OUT1_to_SLICE1_IN1_FEEDBACK;1;X2/Y8/SLICE2_Q;;1;X2/Y8/SLICE3_D;X2/Y8/SLICE2_OUT1_to_SLICE3_IN4_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_adr" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2953.17-2953.28" *)
  wire \wb_core_adr[9] ;
  (* ROUTING = "X18/Y12/WEST_IN2;X17/Y12/QCB_TO_CLB_WEST_IN2_CHANNEL9;1;X18/Y12/SLICE3_LUT2;X18/Y12/SLICE3_WEST_IN_LUT2;1;X18/Y6/WEST_IN2;X17/Y6/QCB_TO_CLB_WEST_IN2_CHANNEL11;1;X18/Y6/SLICE1_LUT2;X18/Y6/SLICE1_WEST_IN_LUT2;1;X18/Y5/CHANNEL2;X17/Y5/SE_CHANNEL2;1;X20/Y5/CHANNEL2;X19/Y5/EW_CHANNEL2;1;X21/Y6/CHANNEL2;X21/Y5/WS_CHANNEL2;1;X20/Y7/CHANNEL2;X21/Y7/NW_CHANNEL2;1;X20/Y8/NORTH_IN2;X20/Y7/QCB_TO_CLB_NORTH_IN2_CHANNEL2;1;X20/Y8/SLICE2_LUT2;X20/Y8/SLICE2_NORTH_IN_LUT2;1;X12/Y14/SLICE2_LUT1;X12/Y14/SLICE2_EAST_IN_LUT1;1;X12/Y14/EAST_IN1;X13/Y14/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X18/Y7/CHANNEL9;X17/Y7/SE_CHANNEL9;1;X18/Y10/WEST_IN3;X17/Y10/QCB_TO_CLB_WEST_IN3_CHANNEL2;1;X17/Y10/CHANNEL9;X17/Y9/NS_CHANNEL9;1;X18/Y6/EAST_IN1;X19/Y6/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X20/Y7/CHANNEL9;X19/Y7/EW_CHANNEL9;1;X17/Y12/CHANNEL9;X17/Y11/NS_CHANNEL9;1;X18/Y8/WEST_OUT1;X18/Y8/SLICE3_WEST_OUT_Q;1;X17/Y8/CHANNEL11;X17/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL11;1;X20/Y6/SLICE3_D;X20/Y6/SLICE3_WEST_IN_D;1;X18/Y10/SLICE0_LUT3;X18/Y10/SLICE0_WEST_IN_LUT3;1;X14/Y13/CHANNEL9;X15/Y13/WE_CHANNEL9;1;X13/Y14/CHANNEL9;X13/Y13/ES_CHANNEL9;1;X17/Y6/CHANNEL2;X17/Y7/SN_CHANNEL2;1;X17/Y10/CHANNEL2;X17/Y9/NS_CHANNEL2;1;X20/Y8/NORTH_IN3;X20/Y7/QCB_TO_CLB_NORTH_IN3_CHANNEL9;1;X20/Y8/SLICE3_LUT3;X20/Y8/SLICE3_NORTH_IN_LUT3;1;X16/Y13/CHANNEL9;X17/Y13/NW_CHANNEL9;1;X20/Y6/WEST_IN4;X19/Y6/QCB_TO_CLB_WEST_IN4_CHANNEL9;1;X18/Y6/SLICE0_LUT1;X18/Y6/SLICE0_EAST_IN_LUT1;1;X18/Y8/SLICE3_Q;;1;X17/Y8/CHANNEL9;X17/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL9;1;X17/Y6/CHANNEL11;X17/Y7/SN_CHANNEL11;1;X19/Y6/CHANNEL9;X19/Y7/WN_CHANNEL9;1;X17/Y8/CHANNEL2;X17/Y8/CLB_TO_QCB_WEST_OUT1_CHANNEL2;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[0] ;
  (* ROUTING = "X4/Y16/WEST_OUT1;X4/Y16/SLICE1_WEST_OUT_Q;1;X3/Y16/CHANNEL3;X3/Y16/CLB_TO_QCB_WEST_OUT1_CHANNEL3;1;X3/Y18/CHANNEL3;X3/Y17/NS_CHANNEL3;1;X4/Y19/CHANNEL3;X3/Y19/NE_CHANNEL3;1;X5/Y20/CHANNEL3;X5/Y19/WS_CHANNEL3;1;X6/Y21/CHANNEL3;X5/Y21/NE_CHANNEL3;1;X8/Y21/CHANNEL3;X7/Y21/EW_CHANNEL3;1;X10/Y21/CHANNEL3;X9/Y21/EW_CHANNEL3;1;X12/Y21/CHANNEL3;X11/Y21/EW_CHANNEL3;1;X14/Y21/CHANNEL3;X13/Y21/EW_CHANNEL3;1;X16/Y21/CHANNEL3;X15/Y21/EW_CHANNEL3;1;X17/Y20/CHANNEL3;X17/Y21/WN_CHANNEL3;1;X17/Y18/CHANNEL3;X17/Y19/SN_CHANNEL3;1;X17/Y16/CHANNEL3;X17/Y17/SN_CHANNEL3;1;X18/Y15/CHANNEL3;X17/Y15/SE_CHANNEL3;1;X19/Y14/CHANNEL3;X19/Y15/WN_CHANNEL3;1;X18/Y14/EAST_IN1;X19/Y14/QCB_TO_CLB_EAST_IN1_CHANNEL3;1;X18/Y14/SLICE2_LUT1;X18/Y14/SLICE2_EAST_IN_LUT1;1;X4/Y16/SLICE1_Q;;1;X4/Y16/SLICE2_LUT0;X4/Y16/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[10] ;
  (* ROUTING = "X4/Y16/SOUTH_OUT1;X4/Y16/SLICE0_SOUTH_OUT_Q;1;X4/Y17/CHANNEL2;X4/Y17/CLB_TO_QCB_SOUTH_OUT1_CHANNEL2;1;X5/Y18/CHANNEL2;X5/Y17/WS_CHANNEL2;1;X6/Y19/CHANNEL2;X5/Y19/NE_CHANNEL2;1;X8/Y19/CHANNEL2;X7/Y19/EW_CHANNEL2;1;X10/Y19/CHANNEL2;X9/Y19/EW_CHANNEL2;1;X12/Y19/CHANNEL2;X11/Y19/EW_CHANNEL2;1;X14/Y19/CHANNEL2;X13/Y19/EW_CHANNEL2;1;X16/Y19/CHANNEL2;X15/Y19/EW_CHANNEL2;1;X18/Y19/CHANNEL2;X17/Y19/EW_CHANNEL2;1;X19/Y18/CHANNEL2;X19/Y19/WN_CHANNEL2;1;X19/Y16/CHANNEL2;X19/Y17/SN_CHANNEL2;1;X19/Y14/CHANNEL2;X19/Y15/SN_CHANNEL2;1;X19/Y12/CHANNEL2;X19/Y13/SN_CHANNEL2;1;X18/Y11/CHANNEL2;X19/Y11/SW_CHANNEL2;1;X18/Y10/SOUTH_IN1;X18/Y11/QCB_TO_CLB_SOUTH_IN1_CHANNEL2;1;X18/Y10/SLICE2_LUT1;X18/Y10/SLICE2_SOUTH_IN_LUT1;1;X4/Y16/SLICE0_Q;;1;X4/Y16/SLICE1_LUT0;X4/Y16/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[11] ;
  (* ROUTING = "X2/Y17/CHANNEL2;X2/Y17/CLB_TO_QCB_NORTH_OUT1_CHANNEL2;1;X3/Y18/CHANNEL2;X3/Y17/WS_CHANNEL2;1;X4/Y18/WEST_IN1;X3/Y18/QCB_TO_CLB_WEST_IN1_CHANNEL2;1;X4/Y18/SLICE0_LUT1;X4/Y18/SLICE0_WEST_IN_LUT1;1;X4/Y16/SLICE0_LUT0;X4/Y16/SLICE0_WEST_IN_LUT0;1;X2/Y17/CHANNEL9;X2/Y17/CLB_TO_QCB_NORTH_OUT1_CHANNEL9;1;X3/Y16/CHANNEL9;X3/Y17/WN_CHANNEL9;1;X4/Y16/WEST_IN0;X3/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL9;1;X2/Y18/SLICE3_Q;;1;X2/Y18/NORTH_OUT1;X2/Y18/SLICE3_NORTH_OUT_Q;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[12] ;
  (* ROUTING = "X2/Y18/EAST_OUT1;X2/Y18/SLICE2_EAST_OUT_Q;1;X3/Y18/CHANNEL15;X3/Y18/CLB_TO_QCB_EAST_OUT1_CHANNEL15;1;X4/Y19/CHANNEL15;X3/Y19/NE_CHANNEL15;1;X5/Y20/CHANNEL15;X5/Y19/WS_CHANNEL15;1;X6/Y21/CHANNEL15;X5/Y21/NE_CHANNEL15;1;X8/Y21/CHANNEL15;X7/Y21/EW_CHANNEL15;1;X9/Y20/CHANNEL15;X9/Y21/WN_CHANNEL15;1;X8/Y20/EAST_IN1;X9/Y20/QCB_TO_CLB_EAST_IN1_CHANNEL15;1;X8/Y20/SLICE1_LUT1;X8/Y20/SLICE1_EAST_IN_LUT1;1;X2/Y18/SLICE2_Q;;1;X2/Y18/SLICE3_LUT0;X2/Y18/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[13] ;
  (* ROUTING = "X2/Y18/SOUTH_OUT1;X2/Y18/SLICE1_SOUTH_OUT_Q;1;X2/Y19/CHANNEL10;X2/Y19/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X4/Y19/CHANNEL10;X3/Y19/EW_CHANNEL10;1;X5/Y20/CHANNEL10;X5/Y19/WS_CHANNEL10;1;X6/Y21/CHANNEL10;X5/Y21/NE_CHANNEL10;1;X7/Y20/CHANNEL10;X7/Y21/WN_CHANNEL10;1;X8/Y20/WEST_IN1;X7/Y20/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X8/Y20/SLICE3_LUT1;X8/Y20/SLICE3_WEST_IN_LUT1;1;X2/Y18/SLICE1_Q;;1;X2/Y18/SLICE2_LUT0;X2/Y18/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[14] ;
  (* ROUTING = "X2/Y18/WEST_OUT1;X2/Y18/SLICE0_WEST_OUT_Q;1;X1/Y18/CHANNEL7;X1/Y18/CLB_TO_QCB_WEST_OUT1_CHANNEL7;1;X2/Y17/CHANNEL7;X1/Y17/SE_CHANNEL7;1;X4/Y17/CHANNEL7;X3/Y17/EW_CHANNEL7;1;X4/Y18/NORTH_IN1;X4/Y17/QCB_TO_CLB_NORTH_IN1_CHANNEL7;1;X4/Y18/SLICE2_LUT1;X4/Y18/SLICE2_NORTH_IN_LUT1;1;X2/Y18/SLICE0_Q;;1;X2/Y18/SLICE1_LUT0;X2/Y18/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[15] ;
  (* ROUTING = "X15/Y12/CHANNEL1;X15/Y11/NS_CHANNEL1;1;X15/Y14/CHANNEL1;X15/Y13/NS_CHANNEL1;1;X16/Y14/WEST_IN0;X15/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X16/Y14/SLICE3_LUT0;X16/Y14/SLICE3_WEST_IN_LUT0;1;X2/Y17/CHANNEL1;X3/Y17/WE_CHANNEL1;1;X1/Y18/CHANNEL1;X1/Y17/ES_CHANNEL1;1;X2/Y18/WEST_IN0;X1/Y18/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X2/Y18/SLICE0_LUT0;X2/Y18/SLICE0_WEST_IN_LUT0;1;X8/Y13/CHANNEL1;X9/Y13/WE_CHANNEL1;1;X12/Y13/CHANNEL1;X13/Y13/NW_CHANNEL1;1;X4/Y17/CHANNEL1;X5/Y17/WE_CHANNEL1;1;X7/Y14/CHANNEL1;X7/Y13/ES_CHANNEL1;1;X16/Y10/SLICE3_Q;;1;X10/Y13/CHANNEL1;X11/Y13/WE_CHANNEL1;1;X8/Y14/SLICE1_LUT1;X8/Y14/SLICE1_NORTH_IN_LUT1;1;X15/Y10/CHANNEL1;X15/Y10/CLB_TO_QCB_WEST_OUT1_CHANNEL1;1;X6/Y17/CHANNEL1;X7/Y17/NW_CHANNEL1;1;X14/Y11/CHANNEL1;X15/Y11/NW_CHANNEL1;1;X16/Y10/WEST_OUT1;X16/Y10/SLICE3_WEST_OUT_Q;1;X7/Y16/CHANNEL1;X7/Y15/NS_CHANNEL1;1;X8/Y14/NORTH_IN1;X8/Y13/QCB_TO_CLB_NORTH_IN1_CHANNEL1;1;X13/Y12/CHANNEL1;X13/Y11/ES_CHANNEL1;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[16] ;
  (* ROUTING = "X16/Y10/EAST_OUT1;X16/Y10/SLICE2_EAST_OUT_Q;1;X17/Y10/CHANNEL1;X17/Y10/CLB_TO_QCB_EAST_OUT1_CHANNEL1;1;X17/Y12/CHANNEL1;X17/Y11/NS_CHANNEL1;1;X17/Y14/CHANNEL1;X17/Y13/NS_CHANNEL1;1;X17/Y16/CHANNEL1;X17/Y15/NS_CHANNEL1;1;X18/Y16/WEST_IN0;X17/Y16/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X18/Y16/SLICE3_LUT0;X18/Y16/SLICE3_WEST_IN_LUT0;1;X16/Y10/SLICE2_Q;;1;X16/Y10/SLICE3_LUT0;X16/Y10/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[17] ;
  (* ROUTING = "X16/Y10/SOUTH_OUT1;X16/Y10/SLICE1_SOUTH_OUT_Q;1;X16/Y11/CHANNEL3;X16/Y11/CLB_TO_QCB_SOUTH_OUT1_CHANNEL3;1;X17/Y12/CHANNEL3;X17/Y11/WS_CHANNEL3;1;X17/Y14/CHANNEL3;X17/Y13/NS_CHANNEL3;1;X18/Y14/WEST_IN0;X17/Y14/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X18/Y14/SLICE2_LUT0;X18/Y14/SLICE2_WEST_IN_LUT0;1;X16/Y10/SLICE1_Q;;1;X16/Y10/SLICE2_LUT0;X16/Y10/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[18] ;
  (* ROUTING = "X16/Y10/NORTH_OUT1;X16/Y10/SLICE0_NORTH_OUT_Q;1;X16/Y9/CHANNEL6;X16/Y9/CLB_TO_QCB_NORTH_OUT1_CHANNEL6;1;X18/Y9/CHANNEL6;X17/Y9/EW_CHANNEL6;1;X18/Y10/NORTH_IN0;X18/Y9/QCB_TO_CLB_NORTH_IN0_CHANNEL6;1;X18/Y10/SLICE2_LUT0;X18/Y10/SLICE2_NORTH_IN_LUT0;1;X16/Y10/SLICE0_Q;;1;X16/Y10/SLICE1_LUT0;X16/Y10/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[19] ;
  (* ROUTING = "X20/Y6/SOUTH_IN4;X20/Y7/QCB_TO_CLB_SOUTH_IN4_CHANNEL3;1;X20/Y6/SLICE2_D;X20/Y6/SLICE2_SOUTH_IN_D;1;X19/Y10/CHANNEL3;X19/Y9/NS_CHANNEL3;1;X18/Y11/CHANNEL3;X19/Y11/NW_CHANNEL3;1;X18/Y10/SOUTH_IN2;X18/Y11/QCB_TO_CLB_SOUTH_IN2_CHANNEL3;1;X18/Y10/SLICE0_LUT2;X18/Y10/SLICE0_SOUTH_IN_LUT2;1;X21/Y10/CHANNEL1;X21/Y9/WS_CHANNEL1;1;X18/Y6/SLICE1_LUT1;X18/Y6/SLICE1_WEST_IN_LUT1;1;X20/Y8/SOUTH_IN2;X20/Y9/QCB_TO_CLB_SOUTH_IN2_CHANNEL1;1;X18/Y8/NORTH_OUT1;X18/Y8/SLICE2_NORTH_OUT_Q;1;X18/Y7/CHANNEL1;X18/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL1;1;X18/Y6/SOUTH_IN0;X18/Y7/QCB_TO_CLB_SOUTH_IN0_CHANNEL1;1;X18/Y12/SLICE1_LUT2;X18/Y12/SLICE1_SOUTH_IN_LUT2;1;X18/Y6/SLICE0_LUT0;X18/Y6/SLICE0_SOUTH_IN_LUT0;1;X18/Y7/CHANNEL3;X18/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL3;1;X21/Y12/CHANNEL1;X21/Y11/NS_CHANNEL1;1;X20/Y8/NORTH_IN1;X20/Y7/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X18/Y12/SOUTH_IN2;X18/Y13/QCB_TO_CLB_SOUTH_IN2_CHANNEL1;1;X20/Y13/CHANNEL1;X21/Y13/NW_CHANNEL1;1;X19/Y8/CHANNEL3;X19/Y7/WS_CHANNEL3;1;X20/Y8/SLICE3_LUT2;X20/Y8/SLICE3_SOUTH_IN_LUT2;1;X19/Y8/CHANNEL1;X19/Y7/WS_CHANNEL1;1;X17/Y6/CHANNEL0;X17/Y7/EN_CHANNEL0;1;X20/Y7/CHANNEL3;X19/Y7/EW_CHANNEL3;1;X20/Y9/CHANNEL1;X19/Y9/NE_CHANNEL1;1;X18/Y13/CHANNEL1;X19/Y13/WE_CHANNEL1;1;X18/Y7/CHANNEL0;X18/Y7/CLB_TO_QCB_NORTH_OUT1_CHANNEL0;1;X20/Y8/SLICE2_LUT1;X20/Y8/SLICE2_NORTH_IN_LUT1;1;X18/Y8/SLICE2_Q;;1;X18/Y6/WEST_IN1;X17/Y6/QCB_TO_CLB_WEST_IN1_CHANNEL0;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[1] ;
  (* ROUTING = "X5/Y18/CHANNEL10;X5/Y17/WS_CHANNEL10;1;X4/Y18/EAST_IN0;X5/Y18/QCB_TO_CLB_EAST_IN0_CHANNEL10;1;X4/Y18/SLICE0_LUT0;X4/Y18/SLICE0_EAST_IN_LUT0;1;X8/Y17/CHANNEL10;X7/Y17/EW_CHANNEL10;1;X9/Y18/CHANNEL10;X9/Y17/WS_CHANNEL10;1;X10/Y19/CHANNEL10;X9/Y19/NE_CHANNEL10;1;X12/Y19/CHANNEL10;X11/Y19/EW_CHANNEL10;1;X13/Y18/CHANNEL10;X13/Y19/WN_CHANNEL10;1;X14/Y17/CHANNEL10;X13/Y17/SE_CHANNEL10;1;X15/Y16/CHANNEL10;X15/Y17/WN_CHANNEL10;1;X15/Y14/CHANNEL10;X15/Y15/SN_CHANNEL10;1;X16/Y13/CHANNEL10;X15/Y13/SE_CHANNEL10;1;X17/Y12/CHANNEL10;X17/Y13/WN_CHANNEL10;1;X17/Y10/CHANNEL10;X17/Y11/SN_CHANNEL10;1;X16/Y10/EAST_IN0;X17/Y10/QCB_TO_CLB_EAST_IN0_CHANNEL10;1;X16/Y10/SLICE0_LUT0;X16/Y10/SLICE0_EAST_IN_LUT0;1;X4/Y17/CHANNEL10;X3/Y17/NE_CHANNEL10;1;X8/Y13/CHANNEL10;X8/Y13/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X3/Y14/CHANNEL10;X3/Y13/ES_CHANNEL10;1;X8/Y12/SOUTH_OUT1;X8/Y12/SLICE3_SOUTH_OUT_Q;1;X3/Y16/CHANNEL10;X3/Y15/NS_CHANNEL10;1;X6/Y13/CHANNEL10;X7/Y13/WE_CHANNEL10;1;X4/Y13/CHANNEL10;X5/Y13/WE_CHANNEL10;1;X8/Y12/SLICE3_Q;;1;X6/Y17/CHANNEL10;X5/Y17/EW_CHANNEL10;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[20] ;
  (* ROUTING = "X8/Y12/EAST_OUT1;X8/Y12/SLICE2_EAST_OUT_Q;1;X9/Y12/CHANNEL15;X9/Y12/CLB_TO_QCB_EAST_OUT1_CHANNEL15;1;X9/Y14/CHANNEL15;X9/Y13/NS_CHANNEL15;1;X9/Y16/CHANNEL15;X9/Y15/NS_CHANNEL15;1;X8/Y17/CHANNEL15;X9/Y17/NW_CHANNEL15;1;X7/Y18/CHANNEL15;X7/Y17/ES_CHANNEL15;1;X7/Y20/CHANNEL15;X7/Y19/NS_CHANNEL15;1;X8/Y20/WEST_IN0;X7/Y20/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X8/Y20/SLICE1_LUT0;X8/Y20/SLICE1_WEST_IN_LUT0;1;X8/Y12/SLICE2_Q;;1;X8/Y12/SLICE3_LUT0;X8/Y12/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[21] ;
  (* ROUTING = "X8/Y12/NORTH_OUT1;X8/Y12/SLICE1_NORTH_OUT_Q;1;X8/Y11/CHANNEL6;X8/Y11/CLB_TO_QCB_NORTH_OUT1_CHANNEL6;1;X6/Y11/CHANNEL6;X7/Y11/WE_CHANNEL6;1;X4/Y11/CHANNEL6;X5/Y11/WE_CHANNEL6;1;X2/Y11/CHANNEL6;X3/Y11/WE_CHANNEL6;1;X1/Y12/CHANNEL6;X1/Y11/ES_CHANNEL6;1;X1/Y14/CHANNEL6;X1/Y13/NS_CHANNEL6;1;X1/Y16/CHANNEL6;X1/Y15/NS_CHANNEL6;1;X1/Y18/CHANNEL6;X1/Y17/NS_CHANNEL6;1;X2/Y19/CHANNEL6;X1/Y19/NE_CHANNEL6;1;X4/Y19/CHANNEL6;X3/Y19/EW_CHANNEL6;1;X6/Y19/CHANNEL6;X5/Y19/EW_CHANNEL6;1;X8/Y19/CHANNEL6;X7/Y19/EW_CHANNEL6;1;X8/Y20/NORTH_IN0;X8/Y19/QCB_TO_CLB_NORTH_IN0_CHANNEL6;1;X8/Y20/SLICE3_LUT0;X8/Y20/SLICE3_NORTH_IN_LUT0;1;X8/Y12/SLICE1_Q;;1;X8/Y12/SLICE2_LUT0;X8/Y12/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[22] ;
  (* ROUTING = "X8/Y12/WEST_OUT1;X8/Y12/SLICE0_WEST_OUT_Q;1;X7/Y12/CHANNEL1;X7/Y12/CLB_TO_QCB_WEST_OUT1_CHANNEL1;1;X6/Y13/CHANNEL1;X7/Y13/NW_CHANNEL1;1;X4/Y13/CHANNEL1;X5/Y13/WE_CHANNEL1;1;X3/Y14/CHANNEL1;X3/Y13/ES_CHANNEL1;1;X3/Y16/CHANNEL1;X3/Y15/NS_CHANNEL1;1;X3/Y18/CHANNEL1;X3/Y17/NS_CHANNEL1;1;X4/Y18/WEST_IN0;X3/Y18/QCB_TO_CLB_WEST_IN0_CHANNEL1;1;X4/Y18/SLICE2_LUT0;X4/Y18/SLICE2_WEST_IN_LUT0;1;X8/Y12/SLICE0_Q;;1;X8/Y12/SLICE1_LUT0;X8/Y12/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[23] ;
  (* ROUTING = "X16/Y13/CHANNEL5;X15/Y13/NE_CHANNEL5;1;X18/Y13/CHANNEL5;X17/Y13/EW_CHANNEL5;1;X18/Y12/SOUTH_IN0;X18/Y13/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X18/Y12/SLICE3_LUT0;X18/Y12/SLICE3_SOUTH_IN_LUT0;1;X8/Y13/CHANNEL5;X7/Y13/SE_CHANNEL5;1;X8/Y12/SOUTH_IN0;X8/Y13/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X8/Y12/SLICE0_LUT0;X8/Y12/SLICE0_SOUTH_IN_LUT0;1;X8/Y14/SLICE1_LUT0;X8/Y14/SLICE1_SOUTH_IN_LUT0;1;X8/Y15/CHANNEL5;X9/Y15/WE_CHANNEL5;1;X14/Y15/CHANNEL5;X15/Y15/NW_CHANNEL5;1;X15/Y12/CHANNEL5;X15/Y12/CLB_TO_QCB_WEST_OUT1_CHANNEL5;1;X16/Y12/WEST_OUT1;X16/Y12/SLICE3_WEST_OUT_Q;1;X7/Y14/CHANNEL5;X7/Y15/EN_CHANNEL5;1;X8/Y14/SOUTH_IN0;X8/Y15/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X15/Y14/CHANNEL5;X15/Y13/NS_CHANNEL5;1;X12/Y15/CHANNEL5;X13/Y15/WE_CHANNEL5;1;X10/Y15/CHANNEL5;X11/Y15/WE_CHANNEL5;1;X16/Y12/SLICE3_Q;;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[24] ;
  (* ROUTING = "X16/Y12/EAST_OUT1;X16/Y12/SLICE2_EAST_OUT_Q;1;X17/Y12/CHANNEL11;X17/Y12/CLB_TO_QCB_EAST_OUT1_CHANNEL11;1;X18/Y12/WEST_IN0;X17/Y12/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X18/Y12/SLICE1_LUT0;X18/Y12/SLICE1_WEST_IN_LUT0;1;X16/Y12/SLICE2_Q;;1;X16/Y12/SLICE3_LUT0;X16/Y12/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[25] ;
  (* ROUTING = "X16/Y12/SOUTH_OUT1;X16/Y12/SLICE1_SOUTH_OUT_Q;1;X16/Y13/CHANNEL8;X16/Y13/CLB_TO_QCB_SOUTH_OUT1_CHANNEL8;1;X18/Y13/CHANNEL8;X17/Y13/EW_CHANNEL8;1;X19/Y12/CHANNEL8;X19/Y13/WN_CHANNEL8;1;X18/Y12/EAST_IN0;X19/Y12/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X18/Y12/SLICE0_LUT0;X18/Y12/SLICE0_EAST_IN_LUT0;1;X16/Y12/SLICE1_Q;;1;X16/Y12/SLICE2_LUT0;X16/Y12/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[26] ;
  (* ROUTING = "X16/Y12/NORTH_OUT1;X16/Y12/SLICE0_NORTH_OUT_Q;1;X16/Y11/CHANNEL8;X16/Y11/CLB_TO_QCB_NORTH_OUT1_CHANNEL8;1;X18/Y11/CHANNEL8;X17/Y11/EW_CHANNEL8;1;X19/Y10/CHANNEL8;X19/Y11/WN_CHANNEL8;1;X18/Y10/EAST_IN0;X19/Y10/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X18/Y10/SLICE1_LUT0;X18/Y10/SLICE1_EAST_IN_LUT0;1;X16/Y12/SLICE0_Q;;1;X16/Y12/SLICE1_LUT0;X16/Y12/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[27] ;
  (* ROUTING = "X13/Y18/CHANNEL11;X13/Y19/WN_CHANNEL11;1;X14/Y18/WEST_IN0;X13/Y18/QCB_TO_CLB_WEST_IN0_CHANNEL11;1;X14/Y18/SLICE2_LUT0;X14/Y18/SLICE2_WEST_IN_LUT0;1;X18/Y19/CHANNEL11;X17/Y19/EW_CHANNEL11;1;X19/Y18/CHANNEL11;X19/Y19/WN_CHANNEL11;1;X19/Y16/CHANNEL11;X19/Y17/SN_CHANNEL11;1;X19/Y14/CHANNEL11;X19/Y15/SN_CHANNEL11;1;X18/Y13/CHANNEL11;X19/Y13/SW_CHANNEL11;1;X16/Y13/CHANNEL11;X17/Y13/WE_CHANNEL11;1;X16/Y12/SOUTH_IN0;X16/Y13/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X16/Y12/SLICE0_LUT0;X16/Y12/SLICE0_SOUTH_IN_LUT0;1;X14/Y19/CHANNEL11;X13/Y19/EW_CHANNEL11;1;X16/Y19/CHANNEL11;X15/Y19/EW_CHANNEL11;1;X12/Y19/CHANNEL11;X12/Y19/CLB_TO_QCB_SOUTH_OUT1_CHANNEL11;1;X12/Y18/SLICE3_Q;;1;X12/Y18/SOUTH_OUT1;X12/Y18/SLICE3_SOUTH_OUT_Q;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[28] ;
  (* ROUTING = "X12/Y18/NORTH_OUT1;X12/Y18/SLICE2_NORTH_OUT_Q;1;X12/Y17/CHANNEL8;X12/Y17/CLB_TO_QCB_NORTH_OUT1_CHANNEL8;1;X13/Y18/CHANNEL8;X13/Y17/WS_CHANNEL8;1;X13/Y20/CHANNEL8;X13/Y19/NS_CHANNEL8;1;X12/Y20/EAST_IN0;X13/Y20/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X12/Y20/SLICE3_LUT0;X12/Y20/SLICE3_EAST_IN_LUT0;1;X12/Y18/SLICE2_Q;;1;X12/Y18/SLICE3_LUT0;X12/Y18/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[29] ;
  (* ROUTING = "X20/Y5/CHANNEL10;X19/Y5/SE_CHANNEL10;1;X20/Y6/NORTH_IN4;X20/Y5/QCB_TO_CLB_NORTH_IN4_CHANNEL10;1;X20/Y6/SLICE1_D;X20/Y6/SLICE1_NORTH_IN_D;1;X18/Y12/SLICE0_LUT1;X18/Y12/SLICE0_NORTH_IN_LUT1;1;X19/Y8/CHANNEL10;X19/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X18/Y8/EAST_OUT1;X18/Y8/SLICE1_EAST_OUT_Q;1;X18/Y6/SLICE1_LUT0;X18/Y6/SLICE1_EAST_IN_LUT0;1;X18/Y12/NORTH_IN1;X18/Y11/QCB_TO_CLB_NORTH_IN1_CHANNEL9;1;X20/Y8/SLICE2_LUT0;X20/Y8/SLICE2_WEST_IN_LUT0;1;X20/Y8/WEST_IN1;X19/Y8/QCB_TO_CLB_WEST_IN1_CHANNEL10;1;X18/Y10/EAST_IN1;X19/Y10/QCB_TO_CLB_EAST_IN1_CHANNEL9;1;X19/Y6/CHANNEL10;X19/Y7/SN_CHANNEL10;1;X18/Y10/SLICE0_LUT1;X18/Y10/SLICE0_EAST_IN_LUT1;1;X18/Y6/EAST_IN0;X19/Y6/QCB_TO_CLB_EAST_IN0_CHANNEL10;1;X18/Y11/CHANNEL9;X19/Y11/NW_CHANNEL9;1;X19/Y10/CHANNEL9;X19/Y9/NS_CHANNEL9;1;X20/Y8/SLICE3_LUT1;X20/Y8/SLICE3_WEST_IN_LUT1;1;X20/Y8/WEST_IN0;X19/Y8/QCB_TO_CLB_WEST_IN0_CHANNEL9;1;X18/Y8/SLICE1_Q;;1;X19/Y8/CHANNEL9;X19/Y8/CLB_TO_QCB_EAST_OUT1_CHANNEL9;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[2] ;
  (* ROUTING = "X12/Y18/EAST_OUT1;X12/Y18/SLICE1_EAST_OUT_Q;1;X13/Y18/CHANNEL4;X13/Y18/CLB_TO_QCB_EAST_OUT1_CHANNEL4;1;X13/Y20/CHANNEL4;X13/Y19/NS_CHANNEL4;1;X14/Y21/CHANNEL4;X13/Y21/NE_CHANNEL4;1;X15/Y20/CHANNEL4;X15/Y21/WN_CHANNEL4;1;X15/Y18/CHANNEL4;X15/Y19/SN_CHANNEL4;1;X14/Y18/EAST_IN0;X15/Y18/QCB_TO_CLB_EAST_IN0_CHANNEL4;1;X14/Y18/SLICE3_LUT0;X14/Y18/SLICE3_EAST_IN_LUT0;1;X12/Y18/SLICE1_Q;;1;X12/Y18/SLICE2_LUT0;X12/Y18/SLICE1_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[30] ;
  (* ROUTING = "X12/Y18/WEST_OUT1;X12/Y18/SLICE0_WEST_OUT_Q;1;X11/Y18/CHANNEL5;X11/Y18/CLB_TO_QCB_WEST_OUT1_CHANNEL5;1;X12/Y19/CHANNEL5;X11/Y19/NE_CHANNEL5;1;X14/Y19/CHANNEL5;X13/Y19/EW_CHANNEL5;1;X14/Y18/SOUTH_IN0;X14/Y19/QCB_TO_CLB_SOUTH_IN0_CHANNEL5;1;X14/Y18/SLICE1_LUT0;X14/Y18/SLICE1_SOUTH_IN_LUT0;1;X12/Y18/SLICE0_Q;;1;X12/Y18/SLICE1_LUT0;X12/Y18/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[31] ;
  (* ROUTING = "X21/Y6/CHANNEL10;X21/Y7/SN_CHANNEL10;1;X20/Y6/EAST_IN4;X21/Y6/QCB_TO_CLB_EAST_IN4_CHANNEL10;1;X20/Y6/SLICE0_D;X20/Y6/SLICE0_EAST_IN_D;1;X18/Y10/WEST_IN0;X17/Y10/QCB_TO_CLB_WEST_IN0_CHANNEL3;1;X18/Y10/SLICE0_LUT0;X18/Y10/SLICE0_WEST_IN_LUT0;1;X20/Y8/EAST_IN0;X21/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL10;1;X18/Y9/CHANNEL3;X18/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL3;1;X18/Y10/NORTH_IN1;X18/Y9/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X20/Y8/SLICE3_LUT0;X20/Y8/SLICE3_EAST_IN_LUT0;1;X18/Y10/SLICE1_LUT1;X18/Y10/SLICE1_NORTH_IN_LUT1;1;X21/Y8/CHANNEL10;X21/Y9/WN_CHANNEL10;1;X20/Y9/CHANNEL10;X19/Y9/EW_CHANNEL10;1;X17/Y10/CHANNEL3;X17/Y9/ES_CHANNEL3;1;X18/Y9/CHANNEL10;X18/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL10;1;X18/Y8/SOUTH_OUT1;X18/Y8/SLICE0_SOUTH_OUT_Q;1;X18/Y8/SLICE0_Q;;1;X20/Y8/SLICE1_LUT0;X20/Y8/SLICE1_EAST_IN_LUT0;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[3] ;
  (* ROUTING = "X17/Y8/CHANNEL0;X17/Y7/WS_CHANNEL0;1;X17/Y10/CHANNEL0;X17/Y9/NS_CHANNEL0;1;X16/Y11/CHANNEL0;X17/Y11/NW_CHANNEL0;1;X15/Y12/CHANNEL0;X15/Y11/ES_CHANNEL0;1;X15/Y14/CHANNEL0;X15/Y13/NS_CHANNEL0;1;X15/Y16/CHANNEL0;X15/Y15/NS_CHANNEL0;1;X14/Y17/CHANNEL0;X15/Y17/NW_CHANNEL0;1;X13/Y18/CHANNEL0;X13/Y17/ES_CHANNEL0;1;X14/Y18/WEST_IN1;X13/Y18/QCB_TO_CLB_WEST_IN1_CHANNEL0;1;X14/Y18/SLICE2_LUT1;X14/Y18/SLICE2_WEST_IN_LUT1;1;X15/Y4/CHANNEL3;X15/Y4/CLB_TO_QCB_EAST_OUT1_CHANNEL3;1;X15/Y4/CHANNEL10;X15/Y4/CLB_TO_QCB_EAST_OUT1_CHANNEL10;1;X14/Y2/SLICE3_D;X14/Y2/SLICE3_NORTH_IN_D;1;X15/Y6/CHANNEL3;X15/Y5/NS_CHANNEL3;1;X16/Y8/SLICE1_LUT0;X16/Y8/SLICE1_NORTH_IN_LUT0;1;X15/Y2/CHANNEL10;X15/Y3/SN_CHANNEL10;1;X14/Y2/NORTH_IN4;X14/Y1/QCB_TO_CLB_NORTH_IN4_CHANNEL10;1;X16/Y8/NORTH_IN0;X16/Y7/QCB_TO_CLB_NORTH_IN0_CHANNEL0;1;X16/Y7/CHANNEL3;X15/Y7/NE_CHANNEL3;1;X16/Y6/SLICE2_LUT1;X16/Y6/SLICE2_WEST_IN_LUT1;1;X16/Y8/SLICE2_LUT1;X16/Y8/SLICE2_NORTH_IN_LUT1;1;X14/Y1/CHANNEL10;X15/Y1/SW_CHANNEL10;1;X14/Y4/SLICE3_Q;;1;X14/Y4/EAST_OUT1;X14/Y4/SLICE3_EAST_OUT_Q;1;X15/Y4/CHANNEL0;X15/Y4/CLB_TO_QCB_EAST_OUT1_CHANNEL0;1;X16/Y8/NORTH_IN1;X16/Y7/QCB_TO_CLB_NORTH_IN1_CHANNEL3;1;X16/Y7/CHANNEL0;X15/Y7/NE_CHANNEL0;1;X16/Y6/WEST_IN1;X15/Y6/QCB_TO_CLB_WEST_IN1_CHANNEL0;1;X15/Y6/CHANNEL0;X15/Y5/NS_CHANNEL0;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[4] ;
  (* ROUTING = "X13/Y4/CHANNEL13;X13/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL13;1;X13/Y2/CHANNEL13;X13/Y3/SN_CHANNEL13;1;X14/Y2/WEST_IN4;X13/Y2/QCB_TO_CLB_WEST_IN4_CHANNEL13;1;X14/Y2/SLICE2_D;X14/Y2/SLICE2_WEST_IN_D;1;X17/Y18/CHANNEL8;X17/Y17/NS_CHANNEL8;1;X17/Y20/CHANNEL8;X17/Y19/NS_CHANNEL8;1;X16/Y21/CHANNEL8;X17/Y21/NW_CHANNEL8;1;X14/Y21/CHANNEL8;X15/Y21/WE_CHANNEL8;1;X12/Y21/CHANNEL8;X13/Y21/WE_CHANNEL8;1;X12/Y20/SOUTH_IN1;X12/Y21/QCB_TO_CLB_SOUTH_IN1_CHANNEL8;1;X12/Y20/SLICE3_LUT1;X12/Y20/SLICE3_SOUTH_IN_LUT1;1;X17/Y16/CHANNEL8;X17/Y15/NS_CHANNEL8;1;X17/Y8/CHANNEL8;X17/Y7/NS_CHANNEL8;1;X12/Y10/EAST_IN0;X13/Y10/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X13/Y10/CHANNEL8;X13/Y9/NS_CHANNEL8;1;X17/Y14/CHANNEL8;X17/Y13/NS_CHANNEL8;1;X16/Y5/CHANNEL8;X15/Y5/NE_CHANNEL8;1;X17/Y12/CHANNEL8;X17/Y11/NS_CHANNEL8;1;X17/Y10/CHANNEL8;X17/Y9/NS_CHANNEL8;1;X14/Y4/WEST_OUT1;X14/Y4/SLICE2_WEST_OUT_Q;1;X16/Y8/EAST_IN0;X17/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X13/Y4/CHANNEL8;X13/Y4/CLB_TO_QCB_WEST_OUT1_CHANNEL8;1;X16/Y6/SLICE2_LUT0;X16/Y6/SLICE2_EAST_IN_LUT0;1;X13/Y8/CHANNEL8;X13/Y7/NS_CHANNEL8;1;X17/Y6/CHANNEL8;X17/Y5/WS_CHANNEL8;1;X15/Y4/CHANNEL8;X15/Y3/WS_CHANNEL8;1;X16/Y8/SLICE2_LUT0;X16/Y8/SLICE2_EAST_IN_LUT0;1;X13/Y6/CHANNEL8;X13/Y5/NS_CHANNEL8;1;X12/Y10/SLICE2_LUT0;X12/Y10/SLICE2_EAST_IN_LUT0;1;X14/Y3/CHANNEL8;X13/Y3/SE_CHANNEL8;1;X16/Y6/EAST_IN0;X17/Y6/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X14/Y4/SLICE2_Q;;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[5] ;
  (* ROUTING = "X16/Y5/CHANNEL14;X15/Y5/EW_CHANNEL14;1;X18/Y5/CHANNEL14;X17/Y5/EW_CHANNEL14;1;X20/Y5/CHANNEL14;X19/Y5/EW_CHANNEL14;1;X21/Y6/CHANNEL14;X21/Y5/WS_CHANNEL14;1;X21/Y8/CHANNEL14;X21/Y7/NS_CHANNEL14;1;X21/Y10/CHANNEL14;X21/Y9/NS_CHANNEL14;1;X21/Y12/CHANNEL14;X21/Y11/NS_CHANNEL14;1;X21/Y14/CHANNEL14;X21/Y13/NS_CHANNEL14;1;X20/Y15/CHANNEL14;X21/Y15/NW_CHANNEL14;1;X18/Y15/CHANNEL14;X19/Y15/WE_CHANNEL14;1;X17/Y16/CHANNEL14;X17/Y15/ES_CHANNEL14;1;X16/Y17/CHANNEL14;X17/Y17/NW_CHANNEL14;1;X15/Y18/CHANNEL14;X15/Y17/ES_CHANNEL14;1;X14/Y19/CHANNEL14;X15/Y19/NW_CHANNEL14;1;X14/Y18/SOUTH_IN1;X14/Y19/QCB_TO_CLB_SOUTH_IN1_CHANNEL14;1;X14/Y18/SLICE3_LUT1;X14/Y18/SLICE3_SOUTH_IN_LUT1;1;X14/Y5/CHANNEL14;X14/Y5/CLB_TO_QCB_SOUTH_OUT1_CHANNEL14;1;X15/Y6/CHANNEL14;X15/Y5/WS_CHANNEL14;1;X14/Y8/EAST_IN0;X15/Y8/QCB_TO_CLB_EAST_IN0_CHANNEL14;1;X14/Y2/EAST_IN4;X15/Y2/QCB_TO_CLB_EAST_IN4_CHANNEL14;1;X14/Y4/SLICE1_Q;;1;X14/Y2/SLICE1_D;X14/Y2/SLICE1_EAST_IN_D;1;X14/Y8/SLICE1_LUT0;X14/Y8/SLICE1_EAST_IN_LUT0;1;X15/Y4/CHANNEL14;X15/Y5/WN_CHANNEL14;1;X14/Y4/SOUTH_OUT1;X14/Y4/SLICE1_SOUTH_OUT_Q;1;X15/Y8/CHANNEL14;X15/Y7/NS_CHANNEL14;1;X15/Y2/CHANNEL14;X15/Y3/SN_CHANNEL14;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[6] ;
  (* ROUTING = "X16/Y3/CHANNEL11;X15/Y3/EW_CHANNEL11;1;X18/Y3/CHANNEL11;X17/Y3/EW_CHANNEL11;1;X20/Y3/CHANNEL11;X19/Y3/EW_CHANNEL11;1;X21/Y4/CHANNEL11;X21/Y3/WS_CHANNEL11;1;X21/Y6/CHANNEL11;X21/Y5/NS_CHANNEL11;1;X21/Y8/CHANNEL11;X21/Y7/NS_CHANNEL11;1;X21/Y10/CHANNEL11;X21/Y9/NS_CHANNEL11;1;X21/Y12/CHANNEL11;X21/Y11/NS_CHANNEL11;1;X21/Y14/CHANNEL11;X21/Y13/NS_CHANNEL11;1;X20/Y15/CHANNEL11;X21/Y15/NW_CHANNEL11;1;X18/Y15/CHANNEL11;X19/Y15/WE_CHANNEL11;1;X17/Y16/CHANNEL11;X17/Y15/ES_CHANNEL11;1;X16/Y17/CHANNEL11;X17/Y17/NW_CHANNEL11;1;X15/Y18/CHANNEL11;X15/Y17/ES_CHANNEL11;1;X14/Y18/EAST_IN1;X15/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL11;1;X14/Y18/SLICE1_LUT1;X14/Y18/SLICE1_EAST_IN_LUT1;1;X14/Y2/SLICE0_D;X14/Y2/SLICE0_SOUTH_IN_D;1;X14/Y2/SOUTH_IN4;X14/Y3/QCB_TO_CLB_SOUTH_IN4_CHANNEL11;1;X14/Y4/NORTH_OUT1;X14/Y4/SLICE0_NORTH_OUT_Q;1;X14/Y3/CHANNEL11;X14/Y3/CLB_TO_QCB_NORTH_OUT1_CHANNEL11;1;X14/Y4/SLICE0_Q;;1;X14/Y4/SLICE1_LUT0;X14/Y4/SLICE0_OUT1_to_SLICE1_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[7] ;
  (* ROUTING = "X4/Y15/CHANNEL15;X4/Y15/CLB_TO_QCB_NORTH_OUT1_CHANNEL15;1;X3/Y14/CHANNEL15;X3/Y15/EN_CHANNEL15;1;X3/Y12/CHANNEL15;X3/Y13/SN_CHANNEL15;1;X2/Y11/CHANNEL15;X3/Y11/SW_CHANNEL15;1;X1/Y10/CHANNEL15;X1/Y11/EN_CHANNEL15;1;X1/Y8/CHANNEL15;X1/Y9/SN_CHANNEL15;1;X2/Y7/CHANNEL15;X1/Y7/SE_CHANNEL15;1;X3/Y6/CHANNEL15;X3/Y7/WN_CHANNEL15;1;X3/Y4/CHANNEL15;X3/Y5/SN_CHANNEL15;1;X4/Y3/CHANNEL15;X3/Y3/SE_CHANNEL15;1;X6/Y3/CHANNEL15;X5/Y3/EW_CHANNEL15;1;X8/Y3/CHANNEL15;X7/Y3/EW_CHANNEL15;1;X10/Y3/CHANNEL15;X9/Y3/EW_CHANNEL15;1;X12/Y3/CHANNEL15;X11/Y3/EW_CHANNEL15;1;X13/Y4/CHANNEL15;X13/Y3/WS_CHANNEL15;1;X14/Y4/WEST_IN0;X13/Y4/QCB_TO_CLB_WEST_IN0_CHANNEL15;1;X14/Y4/SLICE0_LUT0;X14/Y4/SLICE0_WEST_IN_LUT0;1;X12/Y14/SLICE2_LUT0;X12/Y14/SLICE2_SOUTH_IN_LUT0;1;X16/Y14/SLICE3_LUT1;X16/Y14/SLICE3_EAST_IN_LUT1;1;X17/Y14/CHANNEL11;X17/Y15/WN_CHANNEL11;1;X12/Y14/SOUTH_IN0;X12/Y15/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X12/Y15/CHANNEL11;X11/Y15/EW_CHANNEL11;1;X4/Y16/SLICE3_Q;;1;X4/Y16/NORTH_OUT1;X4/Y16/SLICE3_NORTH_OUT_Q;1;X8/Y15/CHANNEL11;X7/Y15/EW_CHANNEL11;1;X14/Y15/CHANNEL11;X13/Y15/EW_CHANNEL11;1;X4/Y15/CHANNEL11;X4/Y15/CLB_TO_QCB_NORTH_OUT1_CHANNEL11;1;X10/Y15/CHANNEL11;X9/Y15/EW_CHANNEL11;1;X16/Y15/CHANNEL11;X15/Y15/EW_CHANNEL11;1;X6/Y15/CHANNEL11;X5/Y15/EW_CHANNEL11;1;X16/Y14/EAST_IN1;X17/Y14/QCB_TO_CLB_EAST_IN1_CHANNEL11;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[8] ;
  (* ROUTING = "X4/Y16/EAST_OUT1;X4/Y16/SLICE2_EAST_OUT_Q;1;X5/Y16/CHANNEL12;X5/Y16/CLB_TO_QCB_EAST_OUT1_CHANNEL12;1;X5/Y18/CHANNEL12;X5/Y17/NS_CHANNEL12;1;X5/Y20/CHANNEL12;X5/Y19/NS_CHANNEL12;1;X6/Y21/CHANNEL12;X5/Y21/NE_CHANNEL12;1;X8/Y21/CHANNEL12;X7/Y21/EW_CHANNEL12;1;X10/Y21/CHANNEL12;X9/Y21/EW_CHANNEL12;1;X12/Y21/CHANNEL12;X11/Y21/EW_CHANNEL12;1;X14/Y21/CHANNEL12;X13/Y21/EW_CHANNEL12;1;X16/Y21/CHANNEL12;X15/Y21/EW_CHANNEL12;1;X17/Y20/CHANNEL12;X17/Y21/WN_CHANNEL12;1;X17/Y18/CHANNEL12;X17/Y19/SN_CHANNEL12;1;X17/Y16/CHANNEL12;X17/Y17/SN_CHANNEL12;1;X18/Y16/WEST_IN1;X17/Y16/QCB_TO_CLB_WEST_IN1_CHANNEL12;1;X18/Y16/SLICE3_LUT1;X18/Y16/SLICE3_WEST_IN_LUT1;1;X4/Y16/SLICE2_Q;;1;X4/Y16/SLICE3_LUT0;X4/Y16/SLICE2_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core wb_mux_dat" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2954.17-2954.28" *)
  wire \wb_core_dat[9] ;
  (* ROUTING = "X20/Y8/SLICE1_Q;;1;X20/Y8/SOUTH_OUT1;X20/Y8/SLICE1_SOUTH_OUT_Q;1;X20/Y9/CHANNEL11;X20/Y9/CLB_TO_QCB_SOUTH_OUT1_CHANNEL11;1;X18/Y9/CHANNEL11;X19/Y9/WE_CHANNEL11;1;X16/Y9/CHANNEL11;X17/Y9/WE_CHANNEL11;1;X16/Y8/SOUTH_IN0;X16/Y9/QCB_TO_CLB_SOUTH_IN0_CHANNEL11;1;X16/Y8/SLICE3_LUT0;X16/Y8/SLICE3_SOUTH_IN_LUT0;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[0] ;
  (* ROUTING = "X2/Y16/SLICE2_Q;;1;X2/Y16/SLICE1_LUT1;X2/Y16/SLICE2_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[10] ;
  (* ROUTING = "X4/Y18/SLICE2_Q;;1;X4/Y18/SLICE3_LUT1;X4/Y18/SLICE2_OUT1_to_SLICE3_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[11] ;
  (* ROUTING = "X2/Y20/SLICE0_Q;;1;X2/Y20/EAST_OUT1;X2/Y20/SLICE0_EAST_OUT_Q;1;X3/Y20/CHANNEL6;X3/Y20/CLB_TO_QCB_EAST_OUT1_CHANNEL6;1;X3/Y18/CHANNEL6;X3/Y19/SN_CHANNEL6;1;X3/Y16/CHANNEL6;X3/Y17/SN_CHANNEL6;1;X2/Y16/EAST_IN0;X3/Y16/QCB_TO_CLB_EAST_IN0_CHANNEL6;1;X2/Y16/SLICE3_LUT0;X2/Y16/SLICE3_EAST_IN_LUT0;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[12] ;
  (* ROUTING = "X2/Y20/SLICE1_Q;;1;X2/Y20/SOUTH_OUT1;X2/Y20/SLICE1_SOUTH_OUT_Q;1;X2/Y21/CHANNEL13;X2/Y21/CLB_TO_QCB_SOUTH_OUT1_CHANNEL13;1;X3/Y20/CHANNEL13;X3/Y21/WN_CHANNEL13;1;X3/Y18/CHANNEL13;X3/Y19/SN_CHANNEL13;1;X3/Y16/CHANNEL13;X3/Y17/SN_CHANNEL13;1;X2/Y16/EAST_IN1;X3/Y16/QCB_TO_CLB_EAST_IN1_CHANNEL13;1;X2/Y16/SLICE2_LUT1;X2/Y16/SLICE2_EAST_IN_LUT1;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[13] ;
  (* ROUTING = "X2/Y16/SLICE0_Q;;1;X2/Y16/SLICE0_LUT0;X2/Y16/SLICE0_OUT1_to_SLICE0_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[14] ;
  (* ROUTING = "X2/Y14/SLICE1_Q;;1;X2/Y14/SLICE0_LUT0;X2/Y14/SLICE1_OUT1_to_SLICE0_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[15] ;
  (* ROUTING = "X20/Y8/SLICE3_Q;;1;X20/Y8/SLICE0_LUT1;X20/Y8/SLICE3_OUT1_to_SLICE0_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[1] ;
  (* ROUTING = "X18/Y6/SLICE3_Q;;1;X18/Y6/SLICE3_LUT0;X18/Y6/SLICE3_OUT1_to_SLICE3_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[2] ;
  (* ROUTING = "X18/Y6/SLICE0_Q;;1;X18/Y6/SLICE2_LUT0;X18/Y6/SLICE0_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[3] ;
  (* ROUTING = "X16/Y4/SLICE3_Q;;1;X16/Y4/SLICE2_LUT0;X16/Y4/SLICE3_OUT1_to_SLICE2_IN0_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[4] ;
  (* ROUTING = "X16/Y4/SLICE1_Q;;1;X16/Y4/SLICE1_LUT1;X16/Y4/SLICE1_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[5] ;
  (* ROUTING = "X16/Y4/SLICE2_Q;;1;X16/Y4/SOUTH_OUT1;X16/Y4/SLICE2_SOUTH_OUT_Q;1;X16/Y5/CHANNEL2;X16/Y5/CLB_TO_QCB_SOUTH_OUT1_CHANNEL2;1;X16/Y6/NORTH_IN0;X16/Y5/QCB_TO_CLB_NORTH_IN0_CHANNEL2;1;X16/Y6/SLICE3_LUT0;X16/Y6/SLICE3_NORTH_IN_LUT0;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[6] ;
  (* ROUTING = "X12/Y4/SLICE3_Q;;1;X12/Y4/SLICE1_LUT1;X12/Y4/SLICE3_OUT1_to_SLICE1_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[7] ;
  (* ROUTING = "X4/Y20/SLICE2_Q;;1;X4/Y20/EAST_OUT1;X4/Y20/SLICE2_EAST_OUT_Q;1;X5/Y20/CHANNEL7;X5/Y20/CLB_TO_QCB_EAST_OUT1_CHANNEL7;1;X5/Y18/CHANNEL7;X5/Y19/SN_CHANNEL7;1;X4/Y18/EAST_IN1;X5/Y18/QCB_TO_CLB_EAST_IN1_CHANNEL7;1;X4/Y18/SLICE1_LUT1;X4/Y18/SLICE1_EAST_IN_LUT1;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[8] ;
  (* ROUTING = "X4/Y14/SLICE2_Q;;1;X4/Y14/SLICE0_LUT1;X4/Y14/SLICE2_OUT1_to_SLICE0_IN1_FEEDBACK;1" *)
  (* hdlname = "i_core mux i_wb_ext_rdt" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2962.26-2962.37" *)
  wire \wb_core_rdt[9] ;
  (* ROUTING = "X12/Y8/SOUTH_IN3;X12/Y9/QCB_TO_CLB_SOUTH_IN3_CHANNEL8;1;X12/Y8/SLICE3_LUT3;X12/Y8/SLICE3_SOUTH_IN_LUT3;1;X12/Y2/SLICE1_LUT0;X12/Y2/SLICE1_EAST_IN_LUT0;1;X14/Y1/CHANNEL8;X15/Y1/SW_CHANNEL8;1;X13/Y2/CHANNEL8;X13/Y1/ES_CHANNEL8;1;X18/Y3/CHANNEL8;X19/Y3/SW_CHANNEL8;1;X15/Y2/CHANNEL8;X15/Y3/EN_CHANNEL8;1;X19/Y4/CHANNEL8;X19/Y5/SN_CHANNEL8;1;X19/Y6/CHANNEL8;X19/Y7/SN_CHANNEL8;1;X11/Y10/CHANNEL8;X11/Y10/CLB_TO_QCB_WEST_OUT1_CHANNEL8;1;X8/Y17/CHANNEL8;X9/Y17/NW_CHANNEL8;1;X14/Y10/SLICE3_LUT2;X14/Y10/SLICE3_NORTH_IN_LUT2;1;X14/Y14/WEST_IN2;X13/Y14/QCB_TO_CLB_WEST_IN2_CHANNEL5;1;X14/Y10/NORTH_IN2;X14/Y9/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X13/Y14/CHANNEL5;X13/Y15/SN_CHANNEL5;1;X12/Y12/WEST_IN2;X11/Y12/QCB_TO_CLB_WEST_IN2_CHANNEL5;1;X10/Y13/CHANNEL8;X11/Y13/NW_CHANNEL8;1;X9/Y14/CHANNEL8;X9/Y13/ES_CHANNEL8;1;X11/Y12/CHANNEL5;X11/Y11/NS_CHANNEL5;1;X14/Y14/SLICE3_LUT2;X14/Y14/SLICE3_WEST_IN_LUT2;1;X14/Y9/CHANNEL8;X13/Y9/EW_CHANNEL8;1;X11/Y16/CHANNEL5;X11/Y15/NS_CHANNEL5;1;X11/Y12/CHANNEL8;X11/Y11/NS_CHANNEL8;1;X12/Y2/EAST_IN0;X13/Y2/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X16/Y3/CHANNEL8;X17/Y3/WE_CHANNEL8;1;X12/Y10/WEST_OUT1;X12/Y10/SLICE3_WEST_OUT_Q;1;X12/Y9/CHANNEL8;X11/Y9/SE_CHANNEL8;1;X8/Y16/SLICE0_LUT0;X8/Y16/SLICE0_EAST_IN_LUT0;1;X16/Y9/CHANNEL8;X15/Y9/EW_CHANNEL8;1;X14/Y2/NORTH_IN0;X14/Y1/QCB_TO_CLB_NORTH_IN0_CHANNEL8;1;X12/Y12/SLICE2_LUT2;X12/Y12/SLICE2_WEST_IN_LUT2;1;X8/Y14/SLICE0_LUT2;X8/Y14/SLICE0_EAST_IN_LUT2;1;X9/Y16/CHANNEL8;X9/Y15/NS_CHANNEL8;1;X8/Y18/NORTH_IN2;X8/Y17/QCB_TO_CLB_NORTH_IN2_CHANNEL8;1;X8/Y14/EAST_IN2;X9/Y14/QCB_TO_CLB_EAST_IN2_CHANNEL8;1;X8/Y16/EAST_IN0;X9/Y16/QCB_TO_CLB_EAST_IN0_CHANNEL8;1;X19/Y8/CHANNEL8;X19/Y9/WN_CHANNEL8;1;X11/Y14/CHANNEL5;X11/Y13/NS_CHANNEL5;1;X12/Y10/SLICE3_Q;;1;X13/Y16/CHANNEL5;X13/Y17/WN_CHANNEL5;1;X8/Y18/SLICE2_LUT2;X8/Y18/SLICE2_NORTH_IN_LUT2;1;X12/Y12/SLICE3_LUT2;X12/Y12/SLICE3_WEST_IN_LUT2;1;X12/Y17/CHANNEL5;X11/Y17/NE_CHANNEL5;1;X18/Y9/CHANNEL8;X17/Y9/EW_CHANNEL8;1;X14/Y2/SLICE0_LUT0;X14/Y2/SLICE0_NORTH_IN_LUT0;1;X11/Y10/CHANNEL5;X11/Y10/CLB_TO_QCB_WEST_OUT1_CHANNEL5;1" *)
  (* hdlname = "i_core wb_mux_we" *)
  (* src = "/home/stabo/servisia/out/servisia.v:2956.17-2956.27" *)
  wire wb_core_we;
  output [7:0] wdata_o;
  wire [7:0] wdata_o;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[0] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[1] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[2] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[3] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[4] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[5] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[6] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2930.24-2930.31" *)
  wire \wdata_o[7] ;
  (* ROUTING = {0{1'b0}} *)
  (* src = "/home/stabo/servisia/out/servisia.v:2929.24-2929.31" *)
  output write_o;
  wire write_o;
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y18/SLICE1_LUT" *)
  LUT #(
    .INIT(16'h0000),
    .K(32'd0)
  ) _287_ (
    .F(_000_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y14/SLICE1_LUT" *)
  LUT #(
    .INIT(16'hffff),
    .K(32'd0)
  ) _288_ (
    .F(_001_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5ff3),
    .K(32'd4)
  ) _289_ (
    .F(_002_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[3] , \wb_core_dat[27]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _290_ (
    .F(_003_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[11] , \wb_core_dat[19]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _291_ (
    .F(_004_),
    .I({ _043_, \i_core.wb_dmem_rdt[4] , \wb_core_rdt[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3caa),
    .K(32'd4)
  ) _292_ (
    .F(_005_),
    .I({ _055_, _056_, \wb_core_dat[4] , \wb_core_dat[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y18/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5ff3),
    .K(32'd4)
  ) _293_ (
    .F(_006_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[4] , \wb_core_dat[28]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _294_ (
    .F(_007_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[12] , \wb_core_dat[20]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _295_ (
    .F(_008_),
    .I({ sram_wen, _142_, \i_core.ram.rf_waddr_r[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _296_ (
    .F(_009_),
    .I({ _036_, \wb_core_adr[4] , \i_core.wb_ibus_adr[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _297_ (
    .F(_010_),
    .I({ _043_, \wb_core_rdt[5] , \i_core.wb_dmem_rdt[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y20/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5ff3),
    .K(32'd4)
  ) _298_ (
    .F(_011_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[5] , \wb_core_dat[29]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y20/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _299_ (
    .F(_012_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[13] , \wb_core_dat[21]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hec),
    .K(32'd3)
  ) _300_ (
    .F(_013_),
    .I({ \i_core.cpu.decode.opcode[0] , \i_core.cpu.decode.opcode[1] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0b08),
    .K(32'd4)
  ) _301_ (
    .F(_014_),
    .I({ _071_, _133_, _013_, \i_core.cpu.immdec.imm19_12_20[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _302_ (
    .F(_015_),
    .I({ _133_, \i_core.cpu.immdec.imm7  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _303_ (
    .F(_016_),
    .I({ sram_wen, _140_, \i_core.ram.rf_waddr_r[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _304_ (
    .F(_017_),
    .I({ _036_, \wb_core_adr[5] , \i_core.wb_ibus_adr[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h35),
    .K(32'd3)
  ) _305_ (
    .F(_018_),
    .I({ _043_, \i_core.wb_dmem_rdt[6] , \wb_core_rdt[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0053),
    .K(32'd4)
  ) _306_ (
    .F(_019_),
    .I({ sram_wen, \i_core.rf_ram_if.rtrig0 , \i_core.rreg0[4] , \i_core.rreg1[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _307_ (
    .F(_020_),
    .I({ sram_wen, \i_core.ram.rf_waddr_r[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _308_ (
    .F(_021_),
    .I({ _036_, \i_core.wb_ibus_adr[6] , \wb_core_adr[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y18/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5ff3),
    .K(32'd4)
  ) _309_ (
    .F(_022_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[6] , \wb_core_dat[30]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y20/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _310_ (
    .F(_023_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[14] , \wb_core_dat[22]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _311_ (
    .F(_024_),
    .I({ _043_, \wb_core_rdt[7] , \i_core.wb_dmem_rdt[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5ff3),
    .K(32'd4)
  ) _312_ (
    .F(_025_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[7] , \wb_core_dat[31]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y18/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _313_ (
    .F(_026_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[15] , \wb_core_dat[23]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _314_ (
    .F(_027_),
    .I({ _043_, \wb_core_rdt[8] , \i_core.wb_dmem_rdt[8]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h1b),
    .K(32'd3)
  ) _315_ (
    .F(_028_),
    .I({ _071_, \i_core.rreg1[0] , \i_core.cpu.branch_op  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _316_ (
    .F(_029_),
    .I({ _043_, \wb_core_rdt[9] , \i_core.wb_dmem_rdt[9]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _317_ (
    .F(_030_),
    .I({ _043_, \wb_core_rdt[10] , \i_core.wb_dmem_rdt[10]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y18/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _318_ (
    .F(_031_),
    .I({ _043_, \wb_core_rdt[11] , \i_core.wb_dmem_rdt[11]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h35),
    .K(32'd3)
  ) _319_ (
    .F(_032_),
    .I({ _043_, \i_core.wb_dmem_rdt[12] , \wb_core_rdt[12]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _320_ (
    .F(_033_),
    .I({ _043_, \wb_core_rdt[13] , \i_core.wb_dmem_rdt[13]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h35),
    .K(32'd3)
  ) _321_ (
    .F(_034_),
    .I({ _043_, \i_core.wb_dmem_rdt[14] , \wb_core_rdt[14]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h35),
    .K(32'd3)
  ) _322_ (
    .F(_035_),
    .I({ _043_, \i_core.wb_dmem_rdt[15] , \wb_core_rdt[15]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _323_ (
    .F(_036_),
    .I({ \i_core.cpu.state.ibus_cyc , rst_n })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0001),
    .K(32'd4)
  ) _324_ (
    .F(_037_),
    .I({ \i_core.cpu.state.o_cnt_r[0] , \i_core.cpu.state.o_cnt_r[1] , \i_core.cpu.state.o_cnt_r[2] , \i_core.cpu.state.o_cnt_r[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0070),
    .K(32'd4)
  ) _325_ (
    .F(_038_),
    .I({ \i_core.cpu.decode.opcode[0] , wb_core_we, \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h007f),
    .K(32'd4)
  ) _326_ (
    .F(_039_),
    .I({ \i_core.rf_rreq , \i_core.cpu.branch_op , \i_core.cpu.alu_rd_sel[2] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h553f),
    .K(32'd4)
  ) _327_ (
    .F(_040_),
    .I({ \i_core.rf_rreq , _037_, \i_core.cpu.immdec.imm7 , \i_core.wb_dmem_rdt[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h1b00),
    .K(32'd4)
  ) _328_ (
    .F(_041_),
    .I({ _039_, \i_core.cpu.decode.opcode[0] , \i_core.cpu.decode.opcode[1] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h1000),
    .K(32'd4)
  ) _329_ (
    .F(_042_),
    .I({ _037_, \i_core.cpu.state.init_done , \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h1),
    .K(32'd2)
  ) _330_ (
    .F(_043_),
    .I({ \wb_core_adr[30] , \wb_core_adr[31]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y2/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5450),
    .K(32'd4)
  ) _331_ (
    .F(_044_),
    .I({ _042_, _036_, _043_, \i_core.wb_mem_ack  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h4),
    .K(32'd2)
  ) _332_ (
    .F(_045_),
    .I({ _044_, \i_core.ram.rf_wen_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'he8a0),
    .K(32'd4)
  ) _333_ (
    .F(_046_),
    .I({ \i_core.cpu.lsb[0] , \i_core.cpu.lsb[1] , \i_core.cpu.mem_bytecnt[0] , \i_core.cpu.mem_bytecnt[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h08),
    .K(32'd3)
  ) _334_ (
    .F(_047_),
    .I({ _036_, _043_, \i_core.wb_mem_ack  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h0d),
    .K(32'd3)
  ) _335_ (
    .F(_048_),
    .I({ _047_, _043_, wb_core_ack })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _336_ (
    .F(_049_),
    .I({ \i_core.cpu.alu_bool_op[1] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h8000),
    .K(32'd4)
  ) _337_ (
    .F(_050_),
    .I({ \i_core.rf_ram_if.rcnt[0] , \i_core.rf_ram_if.rcnt[1] , \i_core.rf_ram_if.rcnt[2] , \i_core.raddr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h07),
    .K(32'd3)
  ) _338_ (
    .F(_051_),
    .I({ \i_core.rf_rreq , \i_core.rf_ram_if.rgate , rst_n })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0702),
    .K(32'd4)
  ) _339_ (
    .F(_052_),
    .I({ \i_core.cpu.alu_bool_op[0] , \i_core.cpu.decode.opcode[0] , \i_core.cpu.alu_rd_sel[2] , \i_core.cpu.alu_bool_op[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h8a),
    .K(32'd3)
  ) _340_ (
    .F(_053_),
    .I({ _052_, \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h1),
    .K(32'd2)
  ) _341_ (
    .F(_054_),
    .I({ _053_, \i_core.cpu.state.init_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _342_ (
    .F(_055_),
    .I({ _054_, _049_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0001),
    .K(32'd4)
  ) _343_ (
    .F(_056_),
    .I({ \wb_core_dat[0] , \wb_core_dat[1] , \wb_core_dat[2] , \wb_core_dat[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h9a),
    .K(32'd3)
  ) _344_ (
    .F(_057_),
    .I({ _056_, \wb_core_dat[4] , \wb_core_dat[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h2a),
    .K(32'd3)
  ) _345_ (
    .F(_058_),
    .I({ _049_, \i_core.cpu.cnt_done , \wb_core_dat[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hcce4),
    .K(32'd4)
  ) _346_ (
    .F(_059_),
    .I({ _054_, _057_, _058_, _049_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h4555),
    .K(32'd4)
  ) _347_ (
    .F(_060_),
    .I({ wb_core_we, \i_core.cpu.bufreg_sh_signed , \i_core.cpu.alu_rd_sel[2] , \i_core.cpu.alu_bool_op[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3100),
    .K(32'd4)
  ) _348_ (
    .F(_061_),
    .I({ _048_, _060_, \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h30b0),
    .K(32'd4)
  ) _349_ (
    .F(_062_),
    .I({ _059_, _061_, _049_, \i_core.cpu.alu_rd_sel[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hcc4c),
    .K(32'd4)
  ) _350_ (
    .F(_063_),
    .I({ _062_, _037_, rst_n, \i_core.cpu.state.init_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y18/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h1),
    .K(32'd2)
  ) _351_ (
    .F(_064_),
    .I({ \i_core.cpu.alu_rd_sel[2] , \i_core.cpu.alu_bool_op[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _352_ (
    .F(_065_),
    .I({ \i_core.rf_ram_if.rvalid , \i_core.rf_ram_if.rdata0[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h6),
    .K(32'd2)
  ) _353_ (
    .F(_066_),
    .I({ _065_, \i_core.cpu.alu.add_cy_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0015),
    .K(32'd4)
  ) _354_ (
    .F(_067_),
    .I({ \i_core.cpu.alu_bool_op[0] , wb_core_we, \i_core.cpu.bufreg_sh_signed , \i_core.cpu.alu_bool_op[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h4),
    .K(32'd2)
  ) _355_ (
    .F(_068_),
    .I({ _067_, \i_core.cpu.branch_op  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h4),
    .K(32'd2)
  ) _356_ (
    .F(_069_),
    .I({ \sram_rdata[0] , \i_core.ram.regzero  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'he020),
    .K(32'd4)
  ) _357_ (
    .F(_070_),
    .I({ _069_, \i_core.rf_ram_if.rvalid , \i_core.rf_ram_if.rtrig1 , \i_core.rf_ram_if.rdata1[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h7f00),
    .K(32'd4)
  ) _358_ (
    .F(_071_),
    .I({ \i_core.cpu.immdec.imm31 , \i_core.cpu.branch_op , \i_core.cpu.alu_rd_sel[2] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _359_ (
    .F(_072_),
    .I({ _071_, \i_core.cpu.cnt_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0010),
    .K(32'd4)
  ) _360_ (
    .F(_073_),
    .I({ \i_core.cpu.decode.opcode[0] , wb_core_we, \i_core.cpu.decode.opcode[1] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5044),
    .K(32'd4)
  ) _361_ (
    .F(_074_),
    .I({ _073_, \i_core.wreg0[0] , \i_core.rreg1[0] , \i_core.cpu.cnt_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h1),
    .K(32'd2)
  ) _362_ (
    .F(_075_),
    .I({ _072_, _074_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hfe54),
    .K(32'd4)
  ) _363_ (
    .F(_076_),
    .I({ _070_, _072_, _074_, wb_core_we })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h69),
    .K(32'd3)
  ) _364_ (
    .F(_077_),
    .I({ _076_, _066_, _068_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h01),
    .K(32'd3)
  ) _365_ (
    .F(_078_),
    .I({ \i_core.cpu.state.o_cnt[2] , \i_core.cpu.mem_bytecnt[0] , \i_core.cpu.mem_bytecnt[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _366_ (
    .F(_079_),
    .I({ _078_, \i_core.cpu.state.o_cnt_r[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h1),
    .K(32'd2)
  ) _367_ (
    .F(_080_),
    .I({ _079_, \i_core.cpu.alu.cmp_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0906),
    .K(32'd4)
  ) _368_ (
    .F(_081_),
    .I({ _076_, _080_, _066_, _068_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h1771),
    .K(32'd4)
  ) _369_ (
    .F(_082_),
    .I({ _076_, _068_, _065_, \i_core.cpu.alu.add_cy_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha8),
    .K(32'd3)
  ) _370_ (
    .F(_083_),
    .I({ \i_core.cpu.alu_bool_op[0] , \i_core.cpu.alu_rd_sel[2] , \i_core.cpu.alu_bool_op[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h14),
    .K(32'd3)
  ) _371_ (
    .F(_084_),
    .I({ _076_, _065_, _083_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hbe14),
    .K(32'd4)
  ) _372_ (
    .F(_085_),
    .I({ _081_, _082_, _084_, _064_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hc5),
    .K(32'd3)
  ) _373_ (
    .F(_086_),
    .I({ _055_, \wb_core_dat[0] , \wb_core_dat[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h35),
    .K(32'd3)
  ) _374_ (
    .F(_087_),
    .I({ _043_, \i_core.wb_dmem_rdt[0] , \wb_core_rdt[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3313),
    .K(32'd4)
  ) _375_ (
    .F(_088_),
    .I({ _062_, _037_, \i_core.rf_ram_if.rgnt , \i_core.cpu.state.init_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _376_ (
    .F(_089_),
    .I({ _270_, \i_core.cpu.branch_op  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hb0e0),
    .K(32'd4)
  ) _377_ (
    .F(_090_),
    .I({ _085_, _089_, \i_core.cpu.alu_bool_op[0] , \i_core.cpu.decode.opcode[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h1),
    .K(32'd2)
  ) _378_ (
    .F(_091_),
    .I({ _054_, _037_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _379_ (
    .F(_092_),
    .I({ \i_core.cpu.state.ibus_cyc , rst_n })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h40),
    .K(32'd3)
  ) _380_ (
    .F(_093_),
    .I({ _077_, _064_, \i_core.cpu.alu_bool_op[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y18/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5ccf),
    .K(32'd4)
  ) _381_ (
    .F(_094_),
    .I({ _076_, _065_, \i_core.cpu.alu_bool_op[0] , \i_core.cpu.alu_bool_op[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _382_ (
    .F(_095_),
    .I({ _094_, \i_core.cpu.alu_rd_sel[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h0b),
    .K(32'd3)
  ) _383_ (
    .F(_096_),
    .I({ _037_, \i_core.cpu.state.init_done , \i_core.cpu.branch_op  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h0e),
    .K(32'd3)
  ) _384_ (
    .F(_097_),
    .I({ \i_core.cpu.state.stage_two_req , \i_core.cpu.alu_rd_sel[2] , \wb_core_dat[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h80),
    .K(32'd3)
  ) _385_ (
    .F(_098_),
    .I({ _049_, _097_, \i_core.cpu.state.init_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _386_ (
    .F(_099_),
    .I({ \i_core.cpu.bufreg_en , \i_core.cpu.lsb[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h2000),
    .K(32'd4)
  ) _387_ (
    .F(_100_),
    .I({ _079_, \i_core.cpu.alu.cmp_r , \i_core.cpu.alu_rd_sel[2] , \i_core.cpu.alu_bool_op[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0001),
    .K(32'd4)
  ) _388_ (
    .F(_101_),
    .I({ _093_, _095_, _099_, _100_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h02),
    .K(32'd3)
  ) _389_ (
    .F(_102_),
    .I({ \i_core.cpu.decode.opcode[0] , \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h20),
    .K(32'd3)
  ) _390_ (
    .F(_103_),
    .I({ \i_core.cpu.decode.opcode[0] , \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h74fc),
    .K(32'd4)
  ) _391_ (
    .F(_104_),
    .I({ \i_core.cpu.ebreak , wb_core_we, \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3e00),
    .K(32'd4)
  ) _392_ (
    .F(_105_),
    .I({ _104_, \i_core.cpu.decode.opcode[0] , \i_core.cpu.decode.opcode[1] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _393_ (
    .F(_106_),
    .I({ _105_, \i_core.wb_ibus_adr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h6),
    .K(32'd2)
  ) _394_ (
    .F(_107_),
    .I({ _106_, \i_core.cpu.ctrl.pc_plus_offset_cy_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h00ea),
    .K(32'd4)
  ) _395_ (
    .F(_108_),
    .I({ _075_, \i_core.cpu.state.o_cnt[2] , \i_core.cpu.mem_bytecnt[0] , \i_core.cpu.mem_bytecnt[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h27),
    .K(32'd3)
  ) _396_ (
    .F(_109_),
    .I({ _099_, _108_, _103_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h2d78),
    .K(32'd4)
  ) _397_ (
    .F(_110_),
    .I({ _099_, _107_, _108_, _103_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hddcd),
    .K(32'd4)
  ) _398_ (
    .F(_111_),
    .I({ \i_core.cpu.alu_bool_op[0] , \i_core.cpu.mem_bytecnt[0] , \i_core.cpu.alu_bool_op[1] , \i_core.cpu.mem_bytecnt[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _399_ (
    .F(_112_),
    .I({ \i_core.cpu.lsb[0] , \wb_core_dat[16] , \wb_core_dat[24]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _400_ (
    .F(_113_),
    .I({ \i_core.cpu.lsb[0] , \wb_core_dat[0] , \wb_core_dat[8]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h1b00),
    .K(32'd4)
  ) _401_ (
    .F(_114_),
    .I({ _111_, _112_, _113_, \i_core.cpu.lsb[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y18/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h00fb),
    .K(32'd4)
  ) _402_ (
    .F(_115_),
    .I({ _114_, _111_, \i_core.cpu.mem_if.signbit , \i_core.cpu.alu_rd_sel[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _403_ (
    .F(_116_),
    .I({ _078_, \i_core.cpu.state.o_cnt_r[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h96),
    .K(32'd3)
  ) _404_ (
    .F(_117_),
    .I({ _116_, \i_core.cpu.ctrl.pc_plus_4_cy_r , \i_core.wb_ibus_adr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _405_ (
    .F(_118_),
    .I({ _117_, \i_core.cpu.branch_op  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h32fe),
    .K(32'd4)
  ) _406_ (
    .F(_119_),
    .I({ _118_, _115_, \i_core.cpu.decode.opcode[0] , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hd0f0),
    .K(32'd4)
  ) _407_ (
    .F(_120_),
    .I({ _110_, _119_, _079_, _103_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h1150),
    .K(32'd4)
  ) _408_ (
    .F(_121_),
    .I({ \i_core.cpu.decode.opcode[0] , wb_core_we, \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0001),
    .K(32'd4)
  ) _409_ (
    .F(_122_),
    .I({ \i_core.wreg0[0] , \i_core.wreg0[1] , \i_core.wreg0[2] , \i_core.wreg0[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h88a2),
    .K(32'd4)
  ) _410_ (
    .F(_123_),
    .I({ \i_core.cpu.lsb[0] , \i_core.cpu.alu_bool_op[0] , \i_core.ram.bsel[0] , \i_core.cpu.lsb[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hab00),
    .K(32'd4)
  ) _411_ (
    .F(_124_),
    .I({ _169_, \i_core.cpu.lsb[0] , \i_core.cpu.alu_bool_op[0] , \i_core.cpu.lsb[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3302),
    .K(32'd4)
  ) _412_ (
    .F(_125_),
    .I({ _124_, _123_, \i_core.cpu.alu_bool_op[1] , \i_core.ram.bsel[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0504),
    .K(32'd4)
  ) _413_ (
    .F(_126_),
    .I({ \i_core.cpu.lsb[0] , \i_core.ram.bsel[0] , \i_core.cpu.lsb[1] , \i_core.ram.bsel[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _414_ (
    .F(_127_),
    .I({ _036_, wb_core_we })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0400),
    .K(32'd4)
  ) _415_ (
    .F(_128_),
    .I({ _044_, _125_, _127_, _126_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h77cf),
    .K(32'd4)
  ) _416_ (
    .F(_129_),
    .I({ \i_core.ram.bsel[0] , \wb_core_dat[0] , \i_core.ram.bsel[1] , \wb_core_dat[24]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _417_ (
    .F(_130_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[8] , \wb_core_dat[16]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y2/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h10),
    .K(32'd3)
  ) _418_ (
    .F(_131_),
    .I({ \i_core.rf_ram_if.rgate , \i_core.rf_ram_if.rcnt[1] , \i_core.rf_ram_if.rcnt[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hc5),
    .K(32'd3)
  ) _419_ (
    .F(_132_),
    .I({ sram_wen, \i_core.ram.rf_waddr_r[0] , \i_core.raddr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _420_ (
    .F(_133_),
    .I({ \i_core.cpu.decode.opcode[0] , \i_core.cpu.branch_op  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h7300),
    .K(32'd4)
  ) _421_ (
    .F(_134_),
    .I({ _065_, \i_core.cpu.decode.opcode[0] , \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h8400),
    .K(32'd4)
  ) _422_ (
    .F(_135_),
    .I({ _079_, \i_core.cpu.decode.opcode[0] , \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h01),
    .K(32'd3)
  ) _423_ (
    .F(_136_),
    .I({ _075_, _135_, \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0100),
    .K(32'd4)
  ) _424_ (
    .F(_137_),
    .I({ \i_core.cpu.decode.opcode[0] , wb_core_we, \i_core.cpu.branch_op , \i_core.cpu.decode.opcode[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'he0),
    .K(32'd3)
  ) _425_ (
    .F(_138_),
    .I({ _078_, \i_core.cpu.state.o_cnt_r[0] , \i_core.cpu.state.o_cnt_r[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _426_ (
    .F(_139_),
    .I({ _054_, \i_core.cpu.bufreg_en , _138_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h35),
    .K(32'd3)
  ) _427_ (
    .F(_140_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.rreg1[3] , \i_core.rreg0[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _428_ (
    .F(_141_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.rreg0[0] , \i_core.rreg1[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h35),
    .K(32'd3)
  ) _429_ (
    .F(_142_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.rreg1[2] , \i_core.rreg0[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5300),
    .K(32'd4)
  ) _430_ (
    .F(_143_),
    .I({ _141_, \i_core.rf_ram_if.rtrig0 , \i_core.rreg0[4] , \i_core.rreg1[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5300),
    .K(32'd4)
  ) _431_ (
    .F(_144_),
    .I({ _142_, \i_core.rf_ram_if.rtrig0 , \i_core.rreg0[1] , \i_core.rreg1[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h9060),
    .K(32'd4)
  ) _432_ (
    .F(_145_),
    .I({ _136_, _054_, _134_, \i_core.cpu.bufreg.c_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h0d),
    .K(32'd3)
  ) _433_ (
    .F(_146_),
    .I({ _145_, _054_, \wb_core_adr[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0111),
    .K(32'd4)
  ) _434_ (
    .F(_147_),
    .I({ \i_core.rf_ram_if.rcnt[0] , \i_core.rf_ram_if.rcnt[1] , \i_core.rf_ram_if.rcnt[2] , \i_core.raddr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h77cf),
    .K(32'd4)
  ) _435_ (
    .F(_148_),
    .I({ \i_core.ram.bsel[0] , \wb_core_dat[1] , \i_core.ram.bsel[1] , \wb_core_dat[25]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _436_ (
    .F(_149_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[9] , \wb_core_dat[17]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h3a),
    .K(32'd3)
  ) _437_ (
    .F(_150_),
    .I({ sram_wen, \i_core.ram.rf_waddr_r[1] , \i_core.raddr[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _438_ (
    .F(_151_),
    .I({ _043_, \wb_core_rdt[1] , \i_core.wb_dmem_rdt[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hc3aa),
    .K(32'd4)
  ) _439_ (
    .F(_152_),
    .I({ _055_, \wb_core_dat[0] , \wb_core_dat[1] , \wb_core_dat[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5ff3),
    .K(32'd4)
  ) _440_ (
    .F(_153_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[2] , \wb_core_dat[26]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf35f),
    .K(32'd4)
  ) _441_ (
    .F(_154_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1] , \wb_core_dat[10] , \wb_core_dat[18]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h53),
    .K(32'd3)
  ) _442_ (
    .F(_155_),
    .I({ sram_wen, _141_, \i_core.ram.rf_waddr_r[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _443_ (
    .F(_156_),
    .I({ _036_, \i_core.wb_ibus_adr[2] , \wb_core_adr[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _444_ (
    .F(_157_),
    .I({ _043_, \i_core.wb_dmem_rdt[2] , \wb_core_rdt[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h56),
    .K(32'd3)
  ) _445_ (
    .F(_158_),
    .I({ \wb_core_dat[0] , \wb_core_dat[1] , \wb_core_dat[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h3a),
    .K(32'd3)
  ) _446_ (
    .F(_159_),
    .I({ _055_, _158_, \wb_core_dat[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0053),
    .K(32'd4)
  ) _447_ (
    .F(_160_),
    .I({ sram_wen, \i_core.rf_ram_if.rtrig0 , \i_core.rreg0[1] , \i_core.rreg1[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _448_ (
    .F(_161_),
    .I({ sram_wen, \i_core.ram.rf_waddr_r[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _449_ (
    .F(_162_),
    .I({ _036_, \i_core.wb_ibus_adr[3] , \wb_core_adr[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _450_ (
    .F(_163_),
    .I({ _043_, \i_core.wb_dmem_rdt[3] , \wb_core_rdt[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5556),
    .K(32'd4)
  ) _451_ (
    .F(_164_),
    .I({ \wb_core_dat[0] , \wb_core_dat[1] , \wb_core_dat[2] , \wb_core_dat[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h3a),
    .K(32'd3)
  ) _452_ (
    .F(_165_),
    .I({ _055_, _164_, \wb_core_dat[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h6a),
    .K(32'd3)
  ) _453_ (
    .F(_281_),
    .I({ \i_core.rf_ram_if.rcnt[0] , \i_core.rf_ram_if.rcnt[1] , \i_core.rf_ram_if.rcnt[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h6aaa),
    .K(32'd4)
  ) _454_ (
    .F(_282_),
    .I({ \i_core.rf_ram_if.rcnt[0] , \i_core.rf_ram_if.rcnt[1] , \i_core.rf_ram_if.rcnt[2] , \i_core.raddr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h6),
    .K(32'd2)
  ) _455_ (
    .F(_283_),
    .I({ _050_, \i_core.raddr[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h6),
    .K(32'd2)
  ) _456_ (
    .F(_284_),
    .I({ \i_core.cpu.state.o_cnt[2] , \i_core.cpu.state.o_cnt_r[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h6c),
    .K(32'd3)
  ) _457_ (
    .F(_285_),
    .I({ \i_core.cpu.state.o_cnt[2] , \i_core.cpu.mem_bytecnt[0] , \i_core.cpu.state.o_cnt_r[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h6ccc),
    .K(32'd4)
  ) _458_ (
    .F(_286_),
    .I({ \i_core.cpu.state.o_cnt[2] , \i_core.cpu.mem_bytecnt[0] , \i_core.cpu.mem_bytecnt[1] , \i_core.cpu.state.o_cnt_r[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h4),
    .K(32'd2)
  ) _459_ (
    .F(_166_),
    .I({ _063_, \i_core.rf_rreq  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y20/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h2),
    .K(32'd2)
  ) _460_ (
    .F(_167_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _461_ (
    .F(_168_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h4),
    .K(32'd2)
  ) _462_ (
    .F(_169_),
    .I({ \i_core.ram.bsel[0] , \i_core.ram.bsel[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y20/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h20),
    .K(32'd3)
  ) _463_ (
    .F(_171_),
    .I({ \i_core.rf_ram_if.rtrig1 , \i_core.ram.regzero , \sram_rdata[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h07),
    .K(32'd3)
  ) _464_ (
    .F(_173_),
    .I({ _051_, _050_, \i_core.raddr[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h20),
    .K(32'd3)
  ) _465_ (
    .F(_174_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.ram.regzero , \sram_rdata[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hbb01),
    .K(32'd4)
  ) _466_ (
    .F(_176_),
    .I({ _239_, \i_core.rf_rreq , _092_, \i_core.cpu.cnt_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h6),
    .K(32'd2)
  ) _467_ (
    .F(_177_),
    .I({ _045_, \i_core.ram.bsel[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h6a),
    .K(32'd3)
  ) _468_ (
    .F(_178_),
    .I({ _045_, \i_core.ram.bsel[0] , \i_core.ram.bsel[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h10),
    .K(32'd3)
  ) _469_ (
    .F(_199_),
    .I({ _042_, _043_, wb_core_ack })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h20),
    .K(32'd3)
  ) _470_ (
    .F(_200_),
    .I({ _042_, _043_, wb_core_we })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'he080),
    .K(32'd4)
  ) _471_ (
    .F(_202_),
    .I({ _136_, \i_core.cpu.bufreg_en , _134_, \i_core.cpu.bufreg.c_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'he2),
    .K(32'd3)
  ) _472_ (
    .F(_216_),
    .I({ _152_, _048_, _151_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'he2),
    .K(32'd3)
  ) _473_ (
    .F(_227_),
    .I({ _159_, _048_, _157_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'he2),
    .K(32'd3)
  ) _474_ (
    .F(_230_),
    .I({ _165_, _048_, _163_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'he2),
    .K(32'd3)
  ) _475_ (
    .F(_231_),
    .I({ _005_, _048_, _004_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'he800),
    .K(32'd4)
  ) _476_ (
    .F(_237_),
    .I({ _091_, _116_, \i_core.cpu.ctrl.pc_plus_4_cy_r , \i_core.wb_ibus_adr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h80e0),
    .K(32'd4)
  ) _477_ (
    .F(_238_),
    .I({ _109_, _091_, _106_, \i_core.cpu.ctrl.pc_plus_offset_cy_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h0d),
    .K(32'd3)
  ) _478_ (
    .F(_240_),
    .I({ _041_, \i_core.rf_rreq , _037_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hf1),
    .K(32'd3)
  ) _479_ (
    .F(_241_),
    .I({ \i_core.rf_rreq , _037_, _137_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hf1),
    .K(32'd3)
  ) _480_ (
    .F(_242_),
    .I({ \i_core.rf_rreq , _037_, _038_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'haafc),
    .K(32'd4)
  ) _481_ (
    .F(_258_),
    .I({ \i_core.rf_rreq , _014_, _015_, \sram_rdata[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h8000),
    .K(32'd4)
  ) _482_ (
    .F(_269_),
    .I({ \i_core.cpu.state.o_cnt[2] , \i_core.cpu.mem_bytecnt[0] , \i_core.cpu.mem_bytecnt[1] , \i_core.cpu.state.o_cnt_r[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _483_ (
    .F(_270_),
    .I({ _054_, \i_core.cpu.cnt_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h80),
    .K(32'd3)
  ) _484_ (
    .F(_272_),
    .I({ _143_, _144_, _140_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _485_ (
    .F(_273_),
    .I({ _045_, _168_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(2'h1),
    .K(32'd1)
  ) _486_ (
    .F(_170_),
    .I(\i_core.rf_ram_if.wtrig1 )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(2'h1),
    .K(32'd1)
  ) _487_ (
    .F(\i_core.rf_ram_if.wcnt[0] ),
    .I(\i_core.rf_ram_if.rcnt[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h7250),
    .K(32'd4)
  ) _488_ (
    .F(\i_core.cpu.ctrl.new_pc ),
    .I({ _110_, _117_, _079_, \i_core.cpu.jump  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _489_ (
    .F(\i_core.rf_rreq ),
    .I({ _036_, \i_core.wb_mem_ack  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h3a),
    .K(32'd3)
  ) _490_ (
    .F(sram_ren),
    .I({ _045_, _127_, _131_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h5666),
    .K(32'd4)
  ) _491_ (
    .F(\i_core.rf_waddr[0] ),
    .I({ \i_core.rf_ram_if.rcnt[0] , \i_core.rf_ram_if.rcnt[1] , \i_core.rf_ram_if.rcnt[2] , \i_core.raddr[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h8),
    .K(32'd2)
  ) _492_ (
    .F(\i_core.wen ),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.rf_ram_if.wen0_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0b00),
    .K(32'd4)
  ) _493_ (
    .F(\i_core.wen0 ),
    .I({ _091_, _121_, _122_, \i_core.wreg0[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h10),
    .K(32'd3)
  ) _494_ (
    .F(\i_core.rf_ram_if.rtrig0 ),
    .I({ \i_core.rf_ram_if.rcnt[0] , \i_core.rf_ram_if.rcnt[1] , \i_core.rf_ram_if.rcnt[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _495_ (
    .F(_196_),
    .I({ \i_core.rf_ram_if.rtrig1 , \i_core.ram.regzero , \sram_rdata[4] , \i_core.rf_ram_if.rdata1[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _496_ (
    .F(_262_),
    .I({ \i_core.rf_rreq , \i_core.rreg1[4] , \i_core.wb_dmem_rdt[23]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _497_ (
    .F(_189_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.ram.regzero , \sram_rdata[3] , \i_core.rf_ram_if.rdata0[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _498_ (
    .F(_267_),
    .I({ \i_core.rf_rreq , \i_core.wreg0[4] , \i_core.wb_dmem_rdt[10]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'hd),
    .K(32'd2)
  ) _499_ (
    .F(\i_core.rf_waddr[3] ),
    .I({ \i_core.rf_ram_if.wtrig1 , \i_core.wreg0[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _500_ (
    .F(_247_),
    .I({ \i_core.rf_rreq , \i_core.rreg0[0] , \i_core.wb_dmem_rdt[14]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _501_ (
    .F(_256_),
    .I({ \i_core.rf_rreq , \sram_rdata[4] , \i_core.cpu.immdec.imm30_25[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hbbb8),
    .K(32'd4)
  ) _502_ (
    .F(_277_),
    .I({ _160_, _161_, _045_, _162_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'hb),
    .K(32'd2)
  ) _503_ (
    .F(\i_core.rf_waddr[2] ),
    .I({ \i_core.wreg0[0] , \i_core.rf_ram_if.wtrig1  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _504_ (
    .F(_266_),
    .I({ \i_core.rf_rreq , \i_core.wreg0[3] , \i_core.wb_dmem_rdt[9]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _505_ (
    .F(_246_),
    .I({ \i_core.rf_rreq , \i_core.cpu.immdec.imm19_12_20[3] , \i_core.wb_dmem_rdt[13]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0acc),
    .K(32'd4)
  ) _506_ (
    .F(_195_),
    .I({ \i_core.rf_ram_if.rtrig1 , \i_core.ram.regzero , \i_core.rf_ram_if.rdata1[3] , \sram_rdata[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _507_ (
    .F(_255_),
    .I({ \i_core.rf_rreq , \sram_rdata[3] , \i_core.cpu.immdec.imm30_25[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _508_ (
    .F(_261_),
    .I({ \i_core.rf_rreq , \i_core.rreg1[3] , \i_core.wb_dmem_rdt[22]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h8b),
    .K(32'd3)
  ) _509_ (
    .F(_276_),
    .I({ _155_, _045_, _156_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _510_ (
    .F(_188_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.ram.regzero , \sram_rdata[2] , \i_core.rf_ram_if.rdata0[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _511_ (
    .F(\sram_wdata[2] ),
    .I({ _045_, _153_, _154_, \i_core.ram.rf_wdata_r[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _512_ (
    .F(_245_),
    .I({ \i_core.rf_rreq , \i_core.cpu.immdec.imm19_12_20[2] , \i_core.wb_dmem_rdt[12]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _513_ (
    .F(_265_),
    .I({ \i_core.rf_rreq , \i_core.wreg0[2] , \i_core.wb_dmem_rdt[8]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'h9),
    .K(32'd2)
  ) _514_ (
    .F(\i_core.rf_waddr[1] ),
    .I({ _147_, \i_core.raddr[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _515_ (
    .F(_254_),
    .I({ \i_core.rf_rreq , \sram_rdata[2] , \i_core.cpu.immdec.imm30_25[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h8b),
    .K(32'd3)
  ) _516_ (
    .F(_275_),
    .I({ _150_, _045_, \i_core.ram.bsel[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _517_ (
    .F(_260_),
    .I({ \i_core.rf_rreq , \i_core.rreg1[2] , \i_core.wb_dmem_rdt[21]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _518_ (
    .F(\sram_wdata[1] ),
    .I({ _045_, _148_, _149_, \i_core.ram.rf_wdata_r[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _519_ (
    .F(_187_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.ram.regzero , \sram_rdata[1] , \i_core.rf_ram_if.rdata0[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _520_ (
    .F(_194_),
    .I({ \i_core.rf_ram_if.rtrig1 , \i_core.ram.regzero , \sram_rdata[2] , \i_core.rf_ram_if.rdata1[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h2e),
    .K(32'd3)
  ) _521_ (
    .F(_185_),
    .I({ _146_, _139_, \i_core.cpu.lsb[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h27),
    .K(32'd3)
  ) _522_ (
    .F(_201_),
    .I({ _082_, _068_, _037_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hff08),
    .K(32'd4)
  ) _523_ (
    .F(_203_),
    .I({ _145_, _054_, \i_core.cpu.bufreg_sh_signed , \wb_core_adr[31]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _524_ (
    .F(_264_),
    .I({ \i_core.rf_rreq , \i_core.wreg0[1] , \i_core.wb_dmem_rdt[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _525_ (
    .F(_184_),
    .I({ _139_, \i_core.cpu.lsb[0] , \i_core.cpu.lsb[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y20/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hf2),
    .K(32'd3)
  ) _526_ (
    .F(_179_),
    .I({ _114_, _111_, \i_core.cpu.mem_if.signbit  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y2/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hb8),
    .K(32'd3)
  ) _527_ (
    .F(_274_),
    .I({ _132_, _045_, \i_core.ram.bsel[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _528_ (
    .F(\sram_wdata[0] ),
    .I({ _045_, _129_, _130_, \i_core.ram.rf_wdata_r[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hf2),
    .K(32'd3)
  ) _529_ (
    .F(_243_),
    .I({ \i_core.rf_rreq , _037_, _121_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'he),
    .K(32'd2)
  ) _530_ (
    .F(sram_wen),
    .I({ _128_, \i_core.ram.rf_wen_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _531_ (
    .F(_186_),
    .I({ \i_core.rf_ram_if.rtrig0 , _069_, \i_core.rf_ram_if.rdata0[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _532_ (
    .F(_193_),
    .I({ \i_core.rf_ram_if.rtrig1 , \i_core.ram.regzero , \sram_rdata[1] , \i_core.rf_ram_if.rdata1[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h3b),
    .K(32'd3)
  ) _533_ (
    .F(\i_core.wdata0 ),
    .I({ _101_, _120_, _102_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hae),
    .K(32'd3)
  ) _534_ (
    .F(\i_core.cpu.bufreg_en ),
    .I({ _053_, _096_, _098_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _535_ (
    .F(_175_),
    .I({ _088_, \i_core.rf_ram_if.rvalid , \i_core.rf_ram_if.rgate  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'hd),
    .K(32'd2)
  ) _536_ (
    .F(_239_),
    .I({ _091_, rst_n })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hf4),
    .K(32'd3)
  ) _537_ (
    .F(_180_),
    .I({ _090_, \i_core.cpu.jump , \i_core.cpu.cnt_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h46),
    .K(32'd3)
  ) _538_ (
    .F(_181_),
    .I({ _053_, \i_core.cpu.state.init_done , \i_core.cpu.cnt_done  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h22f2),
    .K(32'd4)
  ) _539_ (
    .F(_271_),
    .I({ _088_, _037_, \i_core.cpu.cnt_done , \i_core.cpu.state.o_cnt_r[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h1d),
    .K(32'd3)
  ) _540_ (
    .F(_205_),
    .I({ _086_, _048_, _087_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hb8),
    .K(32'd3)
  ) _541_ (
    .F(_183_),
    .I({ _085_, _037_, \i_core.cpu.alu.cmp_r  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h06ff),
    .K(32'd4)
  ) _542_ (
    .F(_172_),
    .I({ _063_, \i_core.rf_rreq , \i_core.rf_ram_if.rcnt[0] , \i_core.rf_ram_if.rcnt[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'habff),
    .K(32'd4)
  ) _543_ (
    .F(_204_),
    .I({ _048_, _037_, _046_, _049_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _544_ (
    .F(_244_),
    .I({ \i_core.rf_rreq , \i_core.cpu.immdec.imm19_12_20[1] , \i_core.wb_dmem_rdt[20]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h2f0f),
    .K(32'd4)
  ) _545_ (
    .F(_182_),
    .I({ _039_, _040_, _037_, \i_core.cpu.immdec.imm31  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y14/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hca),
    .K(32'd3)
  ) _546_ (
    .F(_253_),
    .I({ \i_core.rf_rreq , \sram_rdata[1] , \i_core.cpu.immdec.imm30_25[1]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _547_ (
    .F(_259_),
    .I({ \i_core.rf_rreq , \i_core.rreg1[1] , \i_core.wb_dmem_rdt[20]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hf888),
    .K(32'd4)
  ) _548_ (
    .F(_229_),
    .I({ _048_, _076_, _047_, \sram_rdata[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _549_ (
    .F(_228_),
    .I({ _048_, _047_, \sram_rdata[6] , \wb_core_dat[31]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _550_ (
    .F(_226_),
    .I({ _048_, _047_, \sram_rdata[5] , \wb_core_dat[30]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _551_ (
    .F(_225_),
    .I({ _048_, _047_, \sram_rdata[4] , \wb_core_dat[29]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _552_ (
    .F(_224_),
    .I({ _048_, _047_, \sram_rdata[3] , \wb_core_dat[28]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _553_ (
    .F(_223_),
    .I({ _048_, _047_, \sram_rdata[2] , \wb_core_dat[27]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _554_ (
    .F(_222_),
    .I({ _048_, _047_, \sram_rdata[1] , \wb_core_dat[26]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _555_ (
    .F(_221_),
    .I({ _048_, _047_, \sram_rdata[0] , \wb_core_dat[25]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _556_ (
    .F(_220_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[23] , \wb_core_dat[24]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _557_ (
    .F(_219_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[22] , \wb_core_dat[23]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _558_ (
    .F(_218_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[21] , \wb_core_dat[22]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _559_ (
    .F(_217_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[20] , \wb_core_dat[21]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hcaff),
    .K(32'd4)
  ) _560_ (
    .F(\sram_raddr[19] ),
    .I({ _045_, _036_, \i_core.wb_ibus_adr[19] , \wb_core_adr[19]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _561_ (
    .F(_215_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[19] , \wb_core_dat[20]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _562_ (
    .F(_214_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[18] , \wb_core_dat[19]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y2/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hcaff),
    .K(32'd4)
  ) _563_ (
    .F(\sram_raddr[18] ),
    .I({ _045_, _036_, \i_core.wb_ibus_adr[18] , \wb_core_adr[18]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _564_ (
    .F(_213_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[17] , \wb_core_dat[18]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _565_ (
    .F(\sram_raddr[17] ),
    .I({ _045_, _036_, \wb_core_adr[17] , \i_core.wb_ibus_adr[17]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'heac0),
    .K(32'd4)
  ) _566_ (
    .F(_212_),
    .I({ _048_, _047_, \i_core.wb_dmem_rdt[16] , \wb_core_dat[17]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _567_ (
    .F(\sram_raddr[16] ),
    .I({ _045_, _036_, \wb_core_adr[16] , \i_core.wb_ibus_adr[16]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _568_ (
    .F(_211_),
    .I({ _048_, _035_, \wb_core_dat[16]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y2/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _569_ (
    .F(\sram_raddr[15] ),
    .I({ _045_, _036_, \wb_core_adr[15] , \i_core.wb_ibus_adr[15]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _570_ (
    .F(_210_),
    .I({ _048_, _034_, \wb_core_dat[15]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y4/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _571_ (
    .F(\sram_raddr[14] ),
    .I({ _045_, _036_, \wb_core_adr[14] , \i_core.wb_ibus_adr[14]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _572_ (
    .F(_209_),
    .I({ _048_, _033_, \wb_core_dat[14]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y2/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _573_ (
    .F(\sram_raddr[13] ),
    .I({ _045_, _036_, \wb_core_adr[13] , \i_core.wb_ibus_adr[13]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hcaff),
    .K(32'd4)
  ) _574_ (
    .F(\sram_raddr[12] ),
    .I({ _045_, _036_, \i_core.wb_ibus_adr[12] , \wb_core_adr[12]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _575_ (
    .F(_208_),
    .I({ _048_, _032_, \wb_core_dat[13]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _576_ (
    .F(\sram_raddr[11] ),
    .I({ _045_, _036_, \wb_core_adr[11] , \i_core.wb_ibus_adr[11]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _577_ (
    .F(_207_),
    .I({ _048_, _031_, \wb_core_dat[12]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y6/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _578_ (
    .F(\sram_raddr[10] ),
    .I({ _045_, _036_, \wb_core_adr[10] , \i_core.wb_ibus_adr[10]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _579_ (
    .F(_206_),
    .I({ _048_, _030_, \wb_core_dat[11]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _580_ (
    .F(_236_),
    .I({ _048_, _029_, \wb_core_dat[10]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hacff),
    .K(32'd4)
  ) _581_ (
    .F(\sram_raddr[9] ),
    .I({ _045_, _036_, \wb_core_adr[9] , \i_core.wb_ibus_adr[9]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _582_ (
    .F(_252_),
    .I({ \i_core.rf_rreq , _028_, \i_core.wb_dmem_rdt[19]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hcaff),
    .K(32'd4)
  ) _583_ (
    .F(\sram_raddr[8] ),
    .I({ _045_, _036_, \i_core.wb_ibus_adr[8] , \wb_core_adr[8]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _584_ (
    .F(_235_),
    .I({ _048_, _027_, \wb_core_dat[9]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hcaff),
    .K(32'd4)
  ) _585_ (
    .F(\sram_raddr[7] ),
    .I({ _045_, _036_, \i_core.wb_ibus_adr[7] , \wb_core_adr[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y18/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _586_ (
    .F(\sram_wdata[7] ),
    .I({ _045_, _025_, _026_, \i_core.ram.rf_wdata_r[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _587_ (
    .F(_251_),
    .I({ \i_core.rf_rreq , \i_core.rreg0[4] , \i_core.wb_dmem_rdt[18]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _588_ (
    .F(_234_),
    .I({ _048_, _024_, \wb_core_dat[8]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y20/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _589_ (
    .F(\sram_wdata[6] ),
    .I({ _045_, _022_, _023_, \i_core.ram.rf_wdata_r[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _590_ (
    .F(_192_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.ram.regzero , \sram_rdata[6] , \i_core.rf_ram_if.rdata0[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'hbbb8),
    .K(32'd4)
  ) _591_ (
    .F(_280_),
    .I({ _019_, _020_, _045_, _021_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'hd),
    .K(32'd2)
  ) _592_ (
    .F(\i_core.rf_waddr[6] ),
    .I({ \i_core.rf_ram_if.wtrig1 , \i_core.wreg0[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _593_ (
    .F(_250_),
    .I({ \i_core.rf_rreq , \i_core.rreg0[3] , \i_core.wb_dmem_rdt[17]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'ha3),
    .K(32'd3)
  ) _594_ (
    .F(_233_),
    .I({ _048_, _018_, \wb_core_dat[7]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h8b),
    .K(32'd3)
  ) _595_ (
    .F(_279_),
    .I({ _016_, _045_, _017_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y20/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _596_ (
    .F(\sram_wdata[5] ),
    .I({ _045_, _011_, _012_, \i_core.ram.rf_wdata_r[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'hd),
    .K(32'd2)
  ) _597_ (
    .F(\i_core.rf_waddr[5] ),
    .I({ \i_core.rf_ram_if.wtrig1 , \i_core.wreg0[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE2_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'he2),
    .K(32'd3)
  ) _598_ (
    .F(_232_),
    .I({ _059_, _048_, _010_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _599_ (
    .F(_249_),
    .I({ \i_core.rf_rreq , \i_core.rreg0[2] , \i_core.wb_dmem_rdt[16]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y20/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0acc),
    .K(32'd4)
  ) _600_ (
    .F(_198_),
    .I({ \i_core.rf_ram_if.rtrig1 , \i_core.ram.regzero , \i_core.rf_ram_if.rdata1[6] , \sram_rdata[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _601_ (
    .F(_191_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.ram.regzero , \sram_rdata[5] , \i_core.rf_ram_if.rdata0[6]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _602_ (
    .F(_268_),
    .I({ \i_core.rf_rreq , \i_core.cpu.immdec.imm30_25[0] , \i_core.wb_dmem_rdt[11]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(4'hd),
    .K(32'd2)
  ) _603_ (
    .F(\i_core.rf_waddr[4] ),
    .I({ \i_core.rf_ram_if.wtrig1 , \i_core.wreg0[2]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _604_ (
    .F(_248_),
    .I({ \i_core.rf_rreq , \i_core.rreg0[1] , \i_core.wb_dmem_rdt[15]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'h8b),
    .K(32'd3)
  ) _605_ (
    .F(_278_),
    .I({ _008_, _045_, _009_ })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y20/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _606_ (
    .F(_197_),
    .I({ \i_core.rf_ram_if.rtrig1 , \i_core.ram.regzero , \sram_rdata[5] , \i_core.rf_ram_if.rdata1[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _607_ (
    .F(_257_),
    .I({ \i_core.rf_rreq , \i_core.cpu.immdec.imm30_25[5] , \sram_rdata[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE1_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _608_ (
    .F(\sram_wdata[4] ),
    .I({ _045_, _006_, _007_, \i_core.ram.rf_wdata_r[4]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(8'hac),
    .K(32'd3)
  ) _609_ (
    .F(_263_),
    .I({ \i_core.rf_rreq , \i_core.cpu.immdec.imm30_25[0] , \sram_rdata[0]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y18/SLICE0_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h0caa),
    .K(32'd4)
  ) _610_ (
    .F(_190_),
    .I({ \i_core.rf_ram_if.rtrig0 , \i_core.ram.regzero , \sram_rdata[4] , \i_core.rf_ram_if.rdata0[5]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y10/SLICE3_LUT" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:7.31-7.63" *)
  LUT #(
    .INIT(16'h3faa),
    .K(32'd4)
  ) _611_ (
    .F(\sram_wdata[3] ),
    .I({ _045_, _002_, _003_, \i_core.ram.rf_wdata_r[3]  })
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _612_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[0] ),
    .EN(_200_),
    .Q(\gpio_output[0] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _613_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[1] ),
    .EN(_200_),
    .Q(\gpio_output[1] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _614_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[2] ),
    .EN(_200_),
    .Q(\gpio_output[2] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _615_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[3] ),
    .EN(_200_),
    .Q(\gpio_output[3] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _616_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[4] ),
    .EN(_200_),
    .Q(\gpio_output[4] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _617_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[5] ),
    .EN(_200_),
    .Q(\gpio_output[5] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _618_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[6] ),
    .EN(_200_),
    .Q(\gpio_output[6] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _619_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_dat[7] ),
    .EN(_200_),
    .Q(\gpio_output[7] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _620_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[0] ),
    .Q(\wb_core_rdt[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _621_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[1] ),
    .Q(\wb_core_rdt[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _622_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[2] ),
    .Q(\wb_core_rdt[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _623_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[3] ),
    .Q(\wb_core_rdt[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _624_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[4] ),
    .Q(\wb_core_rdt[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _625_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[5] ),
    .Q(\wb_core_rdt[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _626_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[6] ),
    .Q(\wb_core_rdt[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y4/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _627_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio_output[7] ),
    .Q(\wb_core_rdt[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y20/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _628_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[0] ),
    .Q(\wb_core_rdt[8] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y14/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _629_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[1] ),
    .Q(\wb_core_rdt[9] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y16/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _630_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[2] ),
    .Q(\wb_core_rdt[10] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y18/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _631_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[3] ),
    .Q(\wb_core_rdt[11] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y20/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _632_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[4] ),
    .Q(\wb_core_rdt[12] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y20/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _633_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[5] ),
    .Q(\wb_core_rdt[13] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y16/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _634_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[6] ),
    .Q(\wb_core_rdt[14] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y14/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _635_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\gpio.gpio_i[7] ),
    .Q(\wb_core_rdt[15] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _636_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_rreq ),
    .Q(\i_core.rf_ram_if.rreq_r ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _637_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wcnt[0] ),
    .Q(\i_core.rf_ram_if.rcnt[0] ),
    .RST_N(_166_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _638_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_281_),
    .Q(\i_core.rf_ram_if.rcnt[2] ),
    .RST_N(_166_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _639_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_282_),
    .Q(\i_core.raddr[0] ),
    .RST_N(_166_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _640_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_283_),
    .Q(\i_core.raddr[1] ),
    .RST_N(_166_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y16/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _641_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_186_),
    .Q(\i_core.rf_ram_if.rdata0[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _642_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_187_),
    .Q(\i_core.rf_ram_if.rdata0[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y12/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _643_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_188_),
    .Q(\i_core.rf_ram_if.rdata0[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _644_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_189_),
    .Q(\i_core.rf_ram_if.rdata0[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _645_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_190_),
    .Q(\i_core.rf_ram_if.rdata0[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _646_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_191_),
    .Q(\i_core.rf_ram_if.rdata0[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _647_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_192_),
    .Q(\i_core.rf_ram_if.rdata0[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _648_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[0] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[8] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _649_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[1] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[9] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _650_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[2] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[10] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _651_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[3] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[11] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _652_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[4] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[12] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _653_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[5] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[13] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _654_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[6] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[14] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _655_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[7] ),
    .EN(_167_),
    .Q(\i_core.wb_dmem_rdt[15] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _656_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[0] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[16] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _657_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[1] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[17] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _658_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[2] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[18] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y10/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _659_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[3] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[19] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _660_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[4] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[20] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _661_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[5] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[21] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _662_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[6] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[22] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _663_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[7] ),
    .EN(_168_),
    .Q(\i_core.wb_dmem_rdt[23] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y16/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2410.6-2414.9|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _664_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_193_),
    .Q(\i_core.rf_ram_if.rdata1[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y16/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2410.6-2414.9|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _665_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_194_),
    .Q(\i_core.rf_ram_if.rdata1[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y16/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2410.6-2414.9|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _666_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_195_),
    .Q(\i_core.rf_ram_if.rdata1[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y16/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2410.6-2414.9|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _667_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_196_),
    .Q(\i_core.rf_ram_if.rdata1[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y20/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2410.6-2414.9|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _668_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_197_),
    .Q(\i_core.rf_ram_if.rdata1[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y20/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2410.6-2414.9|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _669_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_198_),
    .Q(\i_core.rf_ram_if.rdata1[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _670_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[0] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _671_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[1] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _672_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[2] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _673_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[3] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _674_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[4] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _675_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[5] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _676_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[6] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _677_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[7] ),
    .EN(_169_),
    .Q(\i_core.wb_dmem_rdt[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y16/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2366.6-2366.75|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _678_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[1] ),
    .Q(\i_core.rf_ram_if.wdata0_r[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y16/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2366.6-2366.75|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _679_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[2] ),
    .Q(\i_core.rf_ram_if.wdata0_r[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y16/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2366.6-2366.75|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _680_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[3] ),
    .Q(\i_core.rf_ram_if.wdata0_r[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y16/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2366.6-2366.75|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _681_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[4] ),
    .Q(\i_core.rf_ram_if.wdata0_r[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y18/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2366.6-2366.75|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _682_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[5] ),
    .Q(\i_core.rf_ram_if.wdata0_r[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2366.6-2366.75|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _683_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[6] ),
    .Q(\i_core.rf_ram_if.wdata0_r[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2366.6-2366.75|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _684_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wdata0 ),
    .Q(\i_core.rf_ram_if.wdata0_r[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2346.7-2346.50|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _685_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.rtrig0 ),
    .Q(\i_core.rf_ram_if.wtrig1 )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y20/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2410.6-2414.9|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _686_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_171_),
    .Q(\i_core.rf_ram_if.rdata1[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _687_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.rreq_r ),
    .Q(\i_core.rf_ram_if.rgnt ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y16/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _688_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.rtrig0 ),
    .Q(\i_core.rf_ram_if.rtrig1 )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _689_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_172_),
    .Q(\i_core.rf_ram_if.rcnt[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _690_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_173_),
    .Q(\i_core.rf_ram_if.rgate )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y18/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _691_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_174_),
    .Q(\i_core.rf_ram_if.rdata0[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2419.4-2450.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _692_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_175_),
    .Q(\i_core.rf_ram_if.rvalid )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2373.4-2379.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _693_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wen0 ),
    .Q(\i_core.rf_ram_if.wen0_r )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _694_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_176_),
    .Q(\i_core.cpu.state.ibus_cyc )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _695_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_273_),
    .Q(\i_core.wb_mem_ack ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _696_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wen ),
    .Q(\i_core.ram.rf_wen_r )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _697_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_177_),
    .Q(\i_core.ram.bsel[0] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _698_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_178_),
    .Q(\i_core.ram.bsel[1] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _699_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[0] ),
    .Q(\i_core.ram.rf_wdata_r[0] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _700_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[1] ),
    .Q(\i_core.ram.rf_wdata_r[1] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _701_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[2] ),
    .Q(\i_core.ram.rf_wdata_r[2] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _702_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[3] ),
    .Q(\i_core.ram.rf_wdata_r[3] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _703_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[4] ),
    .Q(\i_core.ram.rf_wdata_r[4] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _704_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[5] ),
    .Q(\i_core.ram.rf_wdata_r[5] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _705_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_ram_if.wdata0_r[6] ),
    .Q(\i_core.ram.rf_wdata_r[6] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _706_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wdata0 ),
    .Q(\i_core.ram.rf_wdata_r[7] ),
    .RST_N(_170_)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _707_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_272_),
    .Q(\i_core.ram.regzero )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y20/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:924.4-927.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _708_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_179_),
    .Q(\i_core.cpu.mem_if.signbit )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _709_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_180_),
    .Q(\i_core.cpu.jump ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _710_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_269_),
    .Q(\i_core.cpu.cnt_done ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _711_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_181_),
    .Q(\i_core.cpu.state.init_done ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y10/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _712_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_270_),
    .Q(\i_core.cpu.state.stage_two_req ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _713_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_284_),
    .Q(\i_core.cpu.state.o_cnt[2] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _714_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_285_),
    .Q(\i_core.cpu.mem_bytecnt[0] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _715_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_286_),
    .Q(\i_core.cpu.mem_bytecnt[1] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _716_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_271_),
    .Q(\i_core.cpu.state.o_cnt_r[0] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _717_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.cpu.state.o_cnt_r[0] ),
    .Q(\i_core.cpu.state.o_cnt_r[1] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _718_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.cpu.state.o_cnt_r[1] ),
    .Q(\i_core.cpu.state.o_cnt_r[2] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:1209.4-1265.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _719_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.cpu.state.o_cnt_r[2] ),
    .Q(\i_core.cpu.state.o_cnt_r[3] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _720_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_205_),
    .EN(_204_),
    .Q(\wb_core_dat[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _721_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_216_),
    .EN(_204_),
    .Q(\wb_core_dat[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _722_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_227_),
    .EN(_204_),
    .Q(\wb_core_dat[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X18/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _723_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_230_),
    .EN(_204_),
    .Q(\wb_core_dat[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _724_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_231_),
    .EN(_204_),
    .Q(\wb_core_dat[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _725_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_232_),
    .EN(_204_),
    .Q(\wb_core_dat[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _726_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_233_),
    .EN(_204_),
    .Q(\wb_core_dat[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _727_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_234_),
    .EN(_204_),
    .Q(\wb_core_dat[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _728_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_235_),
    .EN(_204_),
    .Q(\wb_core_dat[8] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _729_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_236_),
    .EN(_204_),
    .Q(\wb_core_dat[9] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _730_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_206_),
    .EN(_204_),
    .Q(\wb_core_dat[10] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y16/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _731_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_207_),
    .EN(_204_),
    .Q(\wb_core_dat[11] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _732_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_208_),
    .EN(_204_),
    .Q(\wb_core_dat[12] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _733_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_209_),
    .EN(_204_),
    .Q(\wb_core_dat[13] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _734_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_210_),
    .EN(_204_),
    .Q(\wb_core_dat[14] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _735_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_211_),
    .EN(_204_),
    .Q(\wb_core_dat[15] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _736_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_212_),
    .EN(_204_),
    .Q(\wb_core_dat[16] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _737_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_213_),
    .EN(_204_),
    .Q(\wb_core_dat[17] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _738_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_214_),
    .EN(_204_),
    .Q(\wb_core_dat[18] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y10/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _739_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_215_),
    .EN(_204_),
    .Q(\wb_core_dat[19] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _740_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_217_),
    .EN(_204_),
    .Q(\wb_core_dat[20] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _741_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_218_),
    .EN(_204_),
    .Q(\wb_core_dat[21] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _742_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_219_),
    .EN(_204_),
    .Q(\wb_core_dat[22] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _743_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_220_),
    .EN(_204_),
    .Q(\wb_core_dat[23] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _744_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_221_),
    .EN(_204_),
    .Q(\wb_core_dat[24] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _745_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_222_),
    .EN(_204_),
    .Q(\wb_core_dat[25] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _746_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_223_),
    .EN(_204_),
    .Q(\wb_core_dat[26] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _747_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_224_),
    .EN(_204_),
    .Q(\wb_core_dat[27] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _748_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_225_),
    .EN(_204_),
    .Q(\wb_core_dat[28] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _749_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_226_),
    .EN(_204_),
    .Q(\wb_core_dat[29] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _750_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_228_),
    .EN(_204_),
    .Q(\wb_core_dat[30] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y18/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:113.4-116.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _751_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_229_),
    .EN(_204_),
    .Q(\wb_core_dat[31] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _752_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[2] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.decode.opcode[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _753_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[3] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.decode.opcode[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _754_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[4] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.decode.opcode[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _755_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[5] ),
    .EN(\i_core.rf_rreq ),
    .Q(wb_core_we)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _756_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[6] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.branch_op )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _757_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[12] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.alu_bool_op[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y10/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _758_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[13] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.alu_bool_op[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _759_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[14] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.alu_rd_sel[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _760_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_dmem_rdt[20] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.ebreak )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _761_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_259_),
    .EN(_242_),
    .Q(\i_core.rreg1[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _762_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_260_),
    .EN(_242_),
    .Q(\i_core.rreg1[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _763_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_261_),
    .EN(_242_),
    .Q(\i_core.rreg1[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _764_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_262_),
    .EN(_242_),
    .Q(\i_core.rreg1[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _765_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_263_),
    .EN(_242_),
    .Q(\i_core.rreg1[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y14/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _766_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_253_),
    .EN(_241_),
    .Q(\i_core.cpu.immdec.imm30_25[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _767_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_254_),
    .EN(_241_),
    .Q(\i_core.cpu.immdec.imm30_25[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _768_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_255_),
    .EN(_241_),
    .Q(\i_core.cpu.immdec.imm30_25[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _769_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_256_),
    .EN(_241_),
    .Q(\i_core.cpu.immdec.imm30_25[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _770_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_257_),
    .EN(_241_),
    .Q(\i_core.cpu.immdec.imm30_25[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y16/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _771_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_258_),
    .EN(_241_),
    .Q(\i_core.cpu.immdec.imm30_25[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _772_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_182_),
    .Q(\i_core.cpu.immdec.imm7 )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _773_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_244_),
    .EN(_240_),
    .Q(\i_core.cpu.immdec.imm19_12_20[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _774_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_245_),
    .EN(_240_),
    .Q(\i_core.cpu.immdec.imm19_12_20[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _775_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_246_),
    .EN(_240_),
    .Q(\i_core.cpu.immdec.imm19_12_20[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _776_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_247_),
    .EN(_240_),
    .Q(\i_core.cpu.immdec.imm19_12_20[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _777_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_248_),
    .EN(_240_),
    .Q(\i_core.rreg0[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _778_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_249_),
    .EN(_240_),
    .Q(\i_core.rreg0[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _779_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_250_),
    .EN(_240_),
    .Q(\i_core.rreg0[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _780_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_251_),
    .EN(_240_),
    .Q(\i_core.rreg0[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y10/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _781_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_252_),
    .EN(_240_),
    .Q(\i_core.rreg0[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _782_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[7] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.immdec.imm31 )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:649.10-660.13|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _783_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\sram_rdata[6] ),
    .EN(\i_core.rf_rreq ),
    .Q(\i_core.cpu.bufreg_sh_signed )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _784_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_202_),
    .Q(\i_core.cpu.bufreg.c_r )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:179.4-184.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _785_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_183_),
    .Q(\i_core.cpu.alu.cmp_r )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y4/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _786_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[3] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _787_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[4] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _788_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[5] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _789_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[6] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y10/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _790_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[7] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y10/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _791_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[8] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[7] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _792_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[9] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[8] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _793_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[10] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[9] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _794_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[11] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[10] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _795_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[12] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[11] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y4/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _796_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[13] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[12] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y4/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _797_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[14] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[13] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y4/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _798_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[15] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[14] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _799_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[16] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[15] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y4/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _800_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[17] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[16] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y4/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _801_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[18] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[17] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y4/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _802_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[19] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[18] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _803_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[20] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[19] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _804_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[21] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[20] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _805_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[22] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[21] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _806_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[23] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[22] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _807_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[24] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[23] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y2/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _808_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[25] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[24] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y2/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _809_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[26] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[25] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _810_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[27] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[26] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _811_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[28] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[27] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _812_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[29] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[28] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _813_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[30] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[29] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _814_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\wb_core_adr[31] ),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[30] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _815_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_203_),
    .EN(\i_core.cpu.bufreg_en ),
    .Q(\wb_core_adr[31] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _816_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_184_),
    .Q(\i_core.cpu.lsb[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:37.4-46.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _817_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_185_),
    .Q(\i_core.cpu.lsb[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _818_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_238_),
    .Q(\i_core.cpu.ctrl.pc_plus_offset_cy_r )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y14/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _819_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_237_),
    .Q(\i_core.cpu.ctrl.pc_plus_4_cy_r )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _820_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[1] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[0] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _821_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[2] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[1] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _822_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[3] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[2] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _823_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[4] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[3] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _824_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[5] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[4] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _825_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[6] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[5] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _826_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[7] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[6] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y8/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _827_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[8] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[7] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y6/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _828_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[9] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[8] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y6/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _829_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[10] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[9] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _830_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[11] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[10] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _831_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[12] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[11] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y2/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _832_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[13] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[12] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y2/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _833_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[14] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[13] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _834_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[15] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[14] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _835_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[16] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[15] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y2/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _836_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[17] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[16] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y2/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _837_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[18] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[17] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _838_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[19] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[18] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _839_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[20] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[19] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y2/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _840_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[21] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[20] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y2/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _841_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[22] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[21] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _842_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[23] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[22] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y2/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _843_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[24] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[23] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _844_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[25] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[24] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _845_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[26] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[25] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _846_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[27] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[26] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y10/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _847_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[28] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[27] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _848_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[29] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[28] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _849_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[30] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[29] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _850_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.wb_ibus_adr[31] ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[30] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y12/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:399.4-410.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:14.96-14.156" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h1)
  ) _851_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.cpu.ctrl.new_pc ),
    .EN(_239_),
    .Q(\i_core.wb_ibus_adr[31] ),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y16/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:179.4-184.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _852_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_201_),
    .Q(\i_core.cpu.alu.add_cy_r )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2905.4-2916.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:13.91-13.143" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h1)
  ) _853_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_199_),
    .Q(wb_core_ack),
    .RST_N(rst_n)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y2/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _854_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_waddr[0] ),
    .Q(\i_core.ram.rf_waddr_r[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _855_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_waddr[1] ),
    .Q(\i_core.ram.rf_waddr_r[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _856_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_waddr[2] ),
    .Q(\i_core.ram.rf_waddr_r[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y8/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _857_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_waddr[3] ),
    .Q(\i_core.ram.rf_waddr_r[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y4/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _858_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_waddr[4] ),
    .Q(\i_core.ram.rf_waddr_r[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _859_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_waddr[5] ),
    .Q(\i_core.ram.rf_waddr_r[5] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y6/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:2511.4-2526.7|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:11.85-11.126" *)
  DFF #(
    .ENABLE_USED(1'h0),
    .RST_USED(1'h0)
  ) _860_ (
    .CLK(\gpio.wb_clk_i ),
    .D(\i_core.rf_waddr[6] ),
    .Q(\i_core.ram.rf_waddr_r[6] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _861_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_264_),
    .EN(_243_),
    .Q(\i_core.wreg0[0] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE3_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _862_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_265_),
    .EN(_243_),
    .Q(\i_core.wreg0[1] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE2_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _863_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_266_),
    .EN(_243_),
    .Q(\i_core.wreg0[2] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE1_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _864_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_267_),
    .EN(_243_),
    .Q(\i_core.wreg0[3] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y14/SLICE0_DFF" *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/stabo/servisia/out/servisia.v:817.3-835.6|/home/stabo/nextpnr-pcbfpga/generic/viaduct/pcbfpga/test/cells_map.v:12.90-12.139" *)
  DFF #(
    .ENABLE_USED(1'h1),
    .RST_USED(1'h0)
  ) _865_ (
    .CLK(\gpio.wb_clk_i ),
    .D(_268_),
    .EN(_243_),
    .Q(\i_core.wreg0[4] )
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y2/IO1" *)
  (* keep = 32'd1 *)
  OBUF _866_ (
    .I(_274_),
    .PAD(addr_o[0])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y4/IO0" *)
  (* keep = 32'd1 *)
  OBUF _867_ (
    .I(_275_),
    .PAD(addr_o[1])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y8/IO0" *)
  (* keep = 32'd1 *)
  OBUF _868_ (
    .I(\sram_raddr[10] ),
    .PAD(addr_o[10])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y12/IO1" *)
  (* keep = 32'd1 *)
  OBUF _869_ (
    .I(\sram_raddr[11] ),
    .PAD(addr_o[11])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y6/IO0" *)
  (* keep = 32'd1 *)
  OBUF _870_ (
    .I(\sram_raddr[12] ),
    .PAD(addr_o[12])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _871_ (
    .I(\sram_raddr[13] ),
    .PAD(addr_o[13])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y4/IO1" *)
  (* keep = 32'd1 *)
  OBUF _872_ (
    .I(\sram_raddr[14] ),
    .PAD(addr_o[14])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y0/IO0" *)
  (* keep = 32'd1 *)
  OBUF _873_ (
    .I(\sram_raddr[15] ),
    .PAD(addr_o[15])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y0/IO0" *)
  (* keep = 32'd1 *)
  OBUF _874_ (
    .I(\sram_raddr[16] ),
    .PAD(addr_o[16])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _875_ (
    .I(\sram_raddr[17] ),
    .PAD(addr_o[17])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _876_ (
    .I(\sram_raddr[18] ),
    .PAD(addr_o[18])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y4/IO0" *)
  (* keep = 32'd1 *)
  OBUF _877_ (
    .I(\sram_raddr[19] ),
    .PAD(addr_o[19])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _878_ (
    .I(_276_),
    .PAD(addr_o[2])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y0/IO0" *)
  (* keep = 32'd1 *)
  OBUF _879_ (
    .I(_277_),
    .PAD(addr_o[3])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y6/IO1" *)
  (* keep = 32'd1 *)
  OBUF _880_ (
    .I(_278_),
    .PAD(addr_o[4])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y10/IO0" *)
  (* keep = 32'd1 *)
  OBUF _881_ (
    .I(_279_),
    .PAD(addr_o[5])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y8/IO1" *)
  (* keep = 32'd1 *)
  OBUF _882_ (
    .I(_280_),
    .PAD(addr_o[6])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y12/IO0" *)
  (* keep = 32'd1 *)
  OBUF _883_ (
    .I(\sram_raddr[7] ),
    .PAD(addr_o[7])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y10/IO1" *)
  (* keep = 32'd1 *)
  OBUF _884_ (
    .I(\sram_raddr[8] ),
    .PAD(addr_o[8])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y14/IO1" *)
  (* keep = 32'd1 *)
  OBUF _885_ (
    .I(\sram_raddr[9] ),
    .PAD(addr_o[9])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y22/IO0" *)
  (* keep = 32'd1 *)
  IBUF _886_ (
    .O(\gpio.wb_clk_i ),
    .PAD(clk_i)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X4/Y22/IO1" *)
  (* keep = 32'd1 *)
  IBUF _887_ (
    .O(\gpio.gpio_i[0] ),
    .PAD(gpio_i[0])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y18/IO1" *)
  (* keep = 32'd1 *)
  IBUF _888_ (
    .O(\gpio.gpio_i[1] ),
    .PAD(gpio_i[1])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y16/IO1" *)
  (* keep = 32'd1 *)
  IBUF _889_ (
    .O(\gpio.gpio_i[2] ),
    .PAD(gpio_i[2])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y18/IO0" *)
  (* keep = 32'd1 *)
  IBUF _890_ (
    .O(\gpio.gpio_i[3] ),
    .PAD(gpio_i[3])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X2/Y22/IO1" *)
  (* keep = 32'd1 *)
  IBUF _891_ (
    .O(\gpio.gpio_i[4] ),
    .PAD(gpio_i[4])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y20/IO0" *)
  (* keep = 32'd1 *)
  IBUF _892_ (
    .O(\gpio.gpio_i[5] ),
    .PAD(gpio_i[5])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y16/IO0" *)
  (* keep = 32'd1 *)
  IBUF _893_ (
    .O(\gpio.gpio_i[6] ),
    .PAD(gpio_i[6])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X0/Y14/IO0" *)
  (* keep = 32'd1 *)
  IBUF _894_ (
    .O(\gpio.gpio_i[7] ),
    .PAD(gpio_i[7])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y8/IO0" *)
  (* keep = 32'd1 *)
  OBUF _895_ (
    .I(\gpio_output[0] ),
    .PAD(gpio_o[0])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y8/IO1" *)
  (* keep = 32'd1 *)
  OBUF _896_ (
    .I(\gpio_output[1] ),
    .PAD(gpio_o[1])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y6/IO0" *)
  (* keep = 32'd1 *)
  OBUF _897_ (
    .I(\gpio_output[2] ),
    .PAD(gpio_o[2])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y6/IO1" *)
  (* keep = 32'd1 *)
  OBUF _898_ (
    .I(\gpio_output[3] ),
    .PAD(gpio_o[3])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y0/IO0" *)
  (* keep = 32'd1 *)
  OBUF _899_ (
    .I(\gpio_output[4] ),
    .PAD(gpio_o[4])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _900_ (
    .I(\gpio_output[5] ),
    .PAD(gpio_o[5])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X14/Y0/IO0" *)
  (* keep = 32'd1 *)
  OBUF _901_ (
    .I(\gpio_output[6] ),
    .PAD(gpio_o[6])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X12/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _902_ (
    .I(\gpio_output[7] ),
    .PAD(gpio_o[7])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y22/IO0" *)
  (* keep = 32'd1 *)
  IBUF _903_ (
    .O(\sram_rdata[0] ),
    .PAD(rdata_i[0])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y10/IO1" *)
  (* keep = 32'd1 *)
  IBUF _904_ (
    .O(\sram_rdata[1] ),
    .PAD(rdata_i[1])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y16/IO1" *)
  (* keep = 32'd1 *)
  IBUF _905_ (
    .O(\sram_rdata[2] ),
    .PAD(rdata_i[2])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y18/IO0" *)
  (* keep = 32'd1 *)
  IBUF _906_ (
    .O(\sram_rdata[3] ),
    .PAD(rdata_i[3])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y18/IO1" *)
  (* keep = 32'd1 *)
  IBUF _907_ (
    .O(\sram_rdata[4] ),
    .PAD(rdata_i[4])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y12/IO0" *)
  (* keep = 32'd1 *)
  IBUF _908_ (
    .O(\sram_rdata[5] ),
    .PAD(rdata_i[5])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y22/IO1" *)
  (* keep = 32'd1 *)
  IBUF _909_ (
    .O(\sram_rdata[6] ),
    .PAD(rdata_i[6])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y22/IO1" *)
  (* keep = 32'd1 *)
  IBUF _910_ (
    .O(\sram_rdata[7] ),
    .PAD(rdata_i[7])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X16/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _911_ (
    .I(sram_ren),
    .PAD(read_o)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y12/IO1" *)
  (* keep = 32'd1 *)
  IBUF _912_ (
    .O(rst_n),
    .PAD(rst_ni)
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y14/IO0" *)
  (* keep = 32'd1 *)
  OBUF _913_ (
    .I(\sram_wdata[0] ),
    .PAD(wdata_o[0])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y16/IO0" *)
  (* keep = 32'd1 *)
  OBUF _914_ (
    .I(\sram_wdata[1] ),
    .PAD(wdata_o[1])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y14/IO1" *)
  (* keep = 32'd1 *)
  OBUF _915_ (
    .I(\sram_wdata[2] ),
    .PAD(wdata_o[2])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X22/Y10/IO0" *)
  (* keep = 32'd1 *)
  OBUF _916_ (
    .I(\sram_wdata[3] ),
    .PAD(wdata_o[3])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y22/IO0" *)
  (* keep = 32'd1 *)
  OBUF _917_ (
    .I(\sram_wdata[4] ),
    .PAD(wdata_o[4])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X8/Y22/IO1" *)
  (* keep = 32'd1 *)
  OBUF _918_ (
    .I(\sram_wdata[5] ),
    .PAD(wdata_o[5])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X10/Y22/IO0" *)
  (* keep = 32'd1 *)
  OBUF _919_ (
    .I(\sram_wdata[6] ),
    .PAD(wdata_o[6])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X6/Y22/IO1" *)
  (* keep = 32'd1 *)
  OBUF _920_ (
    .I(\sram_wdata[7] ),
    .PAD(wdata_o[7])
  );
  (* BEL_STRENGTH = 32'd1 *)
  (* NEXTPNR_BEL = "X20/Y0/IO1" *)
  (* keep = 32'd1 *)
  OBUF _921_ (
    .I(sram_wen),
    .PAD(write_o)
  );
  assign \wdata_o[7]  = wdata_o[7];
  assign \wdata_o[6]  = wdata_o[6];
  assign \wdata_o[5]  = wdata_o[5];
  assign \wdata_o[4]  = wdata_o[4];
  assign \wdata_o[3]  = wdata_o[3];
  assign \wdata_o[2]  = wdata_o[2];
  assign \wdata_o[1]  = wdata_o[1];
  assign \wdata_o[0]  = wdata_o[0];
  assign \rdata_i[7]  = rdata_i[7];
  assign \rdata_i[6]  = rdata_i[6];
  assign \rdata_i[5]  = rdata_i[5];
  assign \rdata_i[4]  = rdata_i[4];
  assign \rdata_i[3]  = rdata_i[3];
  assign \rdata_i[2]  = rdata_i[2];
  assign \rdata_i[1]  = rdata_i[1];
  assign \rdata_i[0]  = rdata_i[0];
  assign \gpio_o[7]  = gpio_o[7];
  assign \gpio_o[6]  = gpio_o[6];
  assign \gpio_o[5]  = gpio_o[5];
  assign \gpio_o[4]  = gpio_o[4];
  assign \gpio_o[3]  = gpio_o[3];
  assign \gpio_o[2]  = gpio_o[2];
  assign \gpio_o[1]  = gpio_o[1];
  assign \gpio_o[0]  = gpio_o[0];
  assign \gpio_i[7]  = gpio_i[7];
  assign \gpio_i[6]  = gpio_i[6];
  assign \gpio_i[5]  = gpio_i[5];
  assign \gpio_i[4]  = gpio_i[4];
  assign \gpio_i[3]  = gpio_i[3];
  assign \gpio_i[2]  = gpio_i[2];
  assign \gpio_i[1]  = gpio_i[1];
  assign \gpio_i[0]  = gpio_i[0];
  assign \addr_o[9]  = addr_o[9];
  assign \addr_o[8]  = addr_o[8];
  assign \addr_o[7]  = addr_o[7];
  assign \addr_o[6]  = addr_o[6];
  assign \addr_o[5]  = addr_o[5];
  assign \addr_o[4]  = addr_o[4];
  assign \addr_o[3]  = addr_o[3];
  assign \addr_o[2]  = addr_o[2];
  assign \addr_o[19]  = addr_o[19];
  assign \addr_o[18]  = addr_o[18];
  assign \addr_o[17]  = addr_o[17];
  assign \addr_o[16]  = addr_o[16];
  assign \addr_o[15]  = addr_o[15];
  assign \addr_o[14]  = addr_o[14];
  assign \addr_o[13]  = addr_o[13];
  assign \addr_o[12]  = addr_o[12];
  assign \addr_o[11]  = addr_o[11];
  assign \addr_o[10]  = addr_o[10];
  assign \addr_o[1]  = addr_o[1];
  assign \addr_o[0]  = addr_o[0];
endmodule
