// Seed: 3860618529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0(
      id_4, id_3, id_4, id_4, id_3, id_4
  );
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wand id_14 = 1;
  if (1) begin
    assign id_6 = id_5;
  end else if (id_7) begin
    assign id_10 = 1;
  end
endmodule
