<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_161/sim/fifo_512x32_fifo_161_6hroaea.v"
   type="VERILOG"
   library="fifo_512x32_fifo_161" />
 <file path="sim/fifo_512x32.v" type="VERILOG" hasInlineConfiguration="true" />
 <topLevel name="fifo_512x32" />
 <deviceFamily name="arria10" />
</simPackage>
