; ModuleID = './tests/early-loop-termination/FlexVecExample/FlexVecExample.c'
source_filename = "./tests/early-loop-termination/FlexVecExample/FlexVecExample.c"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128-Fn32"
target triple = "aarch64-unknown-linux-gnu"

; Function Attrs: nofree norecurse nosync nounwind memory(none) uwtable vscale_range(1,16)
define dso_local range(i32 0, 1000) i32 @benchmark() local_unnamed_addr #0 !dbg !11 {
entry:
  %spiral_srch = alloca [64 x i32], align 4, !DIAssignID !36
    #dbg_assign(i1 poison, !24, !DIExpression(), !36, ptr %spiral_srch, !DIExpression(), !37)
  %mv = alloca [64 x i32], align 4, !DIAssignID !38
    #dbg_assign(i1 poison, !28, !DIExpression(), !38, ptr %mv, !DIExpression(), !37)
    #dbg_value(i32 0, !17, !DIExpression(), !37)
    #dbg_value(i32 1000, !18, !DIExpression(), !37)
    #dbg_value(i32 0, !22, !DIExpression(), !37)
    #dbg_value(i32 0, !23, !DIExpression(), !37)
  call void @llvm.lifetime.start.p0(i64 256, ptr nonnull %spiral_srch) #7, !dbg !39
  call void @llvm.lifetime.start.p0(i64 256, ptr nonnull %mv) #7, !dbg !40
    #dbg_value(ptr null, !29, !DIExpression(), !37)
    #dbg_value(i32 0, !32, !DIExpression(), !41)
  %0 = tail call i64 @llvm.vscale.i64(), !dbg !42
  %1 = shl nuw nsw i64 %0, 2, !dbg !42
  %n.rnd.up = add nuw nsw i64 %1, 999, !dbg !42
  %.not = sub nsw i64 0, %1, !dbg !42
  %n.vec = and i64 %n.rnd.up, %.not, !dbg !42
  %2 = tail call i64 @llvm.vscale.i64(), !dbg !42
  %3 = shl nuw nsw i64 %2, 2, !dbg !42
  %4 = tail call <vscale x 4 x i32> @llvm.stepvector.nxv4i32(), !dbg !43
  %5 = trunc nuw nsw i64 %3 to i32, !dbg !42
  %.splatinsert = insertelement <vscale x 4 x i32> poison, i32 %5, i64 0, !dbg !42
  %.splat = shufflevector <vscale x 4 x i32> %.splatinsert, <vscale x 4 x i32> poison, <vscale x 4 x i32> zeroinitializer, !dbg !42
  br label %vector.body, !dbg !42

vector.body:                                      ; preds = %vector.body, %entry
  %index = phi i64 [ 0, %entry ], [ %index.next, %vector.body ], !dbg !46
  %vec.ind = phi <vscale x 4 x i32> [ %4, %entry ], [ %vec.ind.next, %vector.body ], !dbg !43
  %active.lane.mask = tail call <vscale x 4 x i1> @llvm.get.active.lane.mask.nxv4i1.i64(i64 %index, i64 1000)
  %6 = getelementptr inbounds nuw [64 x i32], ptr %spiral_srch, i64 0, i64 %index, !dbg !47
  call void @llvm.masked.store.nxv4i32.p0(<vscale x 4 x i32> %vec.ind, ptr %6, i32 4, <vscale x 4 x i1> %active.lane.mask), !dbg !43, !tbaa !48
  %index.next = add nuw i64 %index, %3, !dbg !46
  %vec.ind.next = add <vscale x 4 x i32> %vec.ind, %.splat, !dbg !43
  %7 = icmp eq i64 %index.next, %n.vec, !dbg !46
  br i1 %7, label %vector.ph48, label %vector.body, !dbg !46, !llvm.loop !52

vector.ph48:                                      ; preds = %vector.body
  %8 = tail call i64 @llvm.vscale.i64(), !dbg !58
  %9 = shl nuw nsw i64 %8, 2, !dbg !58
  %n.rnd.up49 = add nuw nsw i64 %9, 999, !dbg !58
  %.not77 = sub nsw i64 0, %9, !dbg !58
  %n.vec51 = and i64 %n.rnd.up49, %.not77, !dbg !58
  %10 = tail call i64 @llvm.vscale.i64(), !dbg !58
  %11 = shl nuw nsw i64 %10, 2, !dbg !58
  %12 = tail call <vscale x 4 x i32> @llvm.stepvector.nxv4i32(), !dbg !59
  %13 = trunc nuw nsw i64 %11 to i32, !dbg !58
  %.splatinsert55 = insertelement <vscale x 4 x i32> poison, i32 %13, i64 0, !dbg !58
  %.splat56 = shufflevector <vscale x 4 x i32> %.splatinsert55, <vscale x 4 x i32> poison, <vscale x 4 x i32> zeroinitializer, !dbg !58
  br label %vector.body52, !dbg !58

vector.body52:                                    ; preds = %vector.body52, %vector.ph48
  %index53 = phi i64 [ 0, %vector.ph48 ], [ %index.next60, %vector.body52 ], !dbg !62
  %vec.ind57 = phi <vscale x 4 x i32> [ %12, %vector.ph48 ], [ %vec.ind.next58, %vector.body52 ], !dbg !59
  %active.lane.mask59 = tail call <vscale x 4 x i1> @llvm.get.active.lane.mask.nxv4i1.i64(i64 %index53, i64 1000)
  %14 = getelementptr inbounds nuw [64 x i32], ptr %mv, i64 0, i64 %index53, !dbg !63
  call void @llvm.masked.store.nxv4i32.p0(<vscale x 4 x i32> %vec.ind57, ptr %14, i32 4, <vscale x 4 x i1> %active.lane.mask59), !dbg !59, !tbaa !48
  %index.next60 = add nuw i64 %index53, %11, !dbg !62
  %vec.ind.next58 = add <vscale x 4 x i32> %vec.ind57, %.splat56, !dbg !59
  %15 = icmp eq i64 %index.next60, %n.vec51, !dbg !62
  br i1 %15, label %for.cond.cleanup3, label %vector.body52, !dbg !62, !llvm.loop !64

for.cond.cleanup3:                                ; preds = %vector.body52
  %arrayidx10 = getelementptr inbounds nuw i8, ptr %mv, i64 128, !dbg !66
  store i32 -1, ptr %arrayidx10, align 4, !dbg !67, !tbaa !48, !DIAssignID !68
    #dbg_assign(i32 -1, !28, !DIExpression(DW_OP_LLVM_fragment, 1024, 32), !68, ptr %arrayidx10, !DIExpression(), !37)
    #dbg_value(i32 0, !17, !DIExpression(), !37)
  %16 = tail call i64 @llvm.vscale.i64(), !dbg !69
  %17 = shl nuw nsw i64 %16, 4, !dbg !69
  %n.rnd.up65 = add nuw nsw i64 %17, 999, !dbg !69
  %.not78 = sub nsw i64 0, %17, !dbg !69
  %n.vec67 = and i64 %n.rnd.up65, %.not78, !dbg !69
  %18 = tail call i64 @llvm.vscale.i64(), !dbg !69
  %19 = shl nuw nsw i64 %18, 4, !dbg !69
  br label %vector.body68, !dbg !69

vector.body68:                                    ; preds = %vector.body68, %for.cond.cleanup3
  %index69 = phi i64 [ 0, %for.cond.cleanup3 ], [ %index.next74, %vector.body68 ], !dbg !71
  %active.lane.mask70 = call <vscale x 4 x i1> @llvm.get.active.lane.mask.nxv4i1.i64(i64 %index69, i64 1000)
  %20 = getelementptr [64 x i32], ptr %spiral_srch, i64 0, i64 %index69, !dbg !73
  %wide.masked.load = call <vscale x 4 x i32> @llvm.masked.load.nxv4i32.p0(ptr %20, i32 4, <vscale x 4 x i1> %active.lane.mask70, <vscale x 4 x i32> poison), !dbg !73, !tbaa !48
  %21 = sext <vscale x 4 x i32> %wide.masked.load to <vscale x 4 x i64>, !dbg !75
  %22 = getelementptr inbounds [64 x i32], ptr %mv, i64 0, <vscale x 4 x i64> %21, !dbg !75
  %wide.masked.gather = call <vscale x 4 x i32> @llvm.masked.gather.nxv4i32.nxv4p0(<vscale x 4 x ptr> %22, i32 4, <vscale x 4 x i1> %active.lane.mask70, <vscale x 4 x i32> poison), !dbg !75, !tbaa !48
  %23 = icmp slt <vscale x 4 x i32> %wide.masked.gather, zeroinitializer, !dbg !76
  %index.next74 = add nuw i64 %index69, %19, !dbg !71
  %24 = call i1 @llvm.vector.reduce.or.nxv4i1(<vscale x 4 x i1> %23)
  %25 = icmp eq i64 %index.next74, %n.vec67
  %26 = or i1 %24, %25
  br i1 %26, label %middle.split, label %vector.body68, !llvm.loop !78

middle.split:                                     ; preds = %vector.body68
  br i1 %24, label %vector.early.exit, label %for.end21

vector.early.exit:                                ; preds = %middle.split
  %27 = call i64 @llvm.experimental.cttz.elts.i64.nxv4i1(<vscale x 4 x i1> %23, i1 true)
  %28 = add i64 %index69, %27
  %29 = trunc nuw nsw i64 %28 to i32
  br label %for.end21, !dbg !80

for.end21:                                        ; preds = %middle.split, %vector.early.exit
  %best_pos.0 = phi i32 [ %29, %vector.early.exit ], [ 0, %middle.split ], !dbg !37
    #dbg_value(i32 %best_pos.0, !23, !DIExpression(), !37)
  call void @llvm.lifetime.end.p0(i64 256, ptr nonnull %mv) #7, !dbg !80
  call void @llvm.lifetime.end.p0(i64 256, ptr nonnull %spiral_srch) #7, !dbg !80
  ret i32 %best_pos.0, !dbg !81
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr captures(none)) #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr captures(none)) #1

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i64 @llvm.vscale.i64() #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare <vscale x 4 x i32> @llvm.stepvector.nxv4i32() #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare <vscale x 4 x i1> @llvm.get.active.lane.mask.nxv4i1.i64(i64, i64) #2

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: write)
declare void @llvm.masked.store.nxv4i32.p0(<vscale x 4 x i32>, ptr captures(none), i32 immarg, <vscale x 4 x i1>) #3

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: read)
declare <vscale x 4 x i32> @llvm.masked.load.nxv4i32.p0(ptr captures(none), i32 immarg, <vscale x 4 x i1>, <vscale x 4 x i32>) #4

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(read)
declare <vscale x 4 x i32> @llvm.masked.gather.nxv4i32.nxv4p0(<vscale x 4 x ptr>, i32 immarg, <vscale x 4 x i1>, <vscale x 4 x i32>) #5

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i1 @llvm.vector.reduce.or.nxv4i1(<vscale x 4 x i1>) #6

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(none)
declare i64 @llvm.experimental.cttz.elts.i64.nxv4i1(<vscale x 4 x i1>, i1 immarg) #2

attributes #0 = { nofree norecurse nosync nounwind memory(none) uwtable vscale_range(1,16) "frame-pointer"="non-leaf" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="neoverse-v2" "target-features"="+bf16,+bti,+ccidx,+complxnum,+crc,+dit,+dotprod,+ete,+flagm,+fp-armv8,+fp16fml,+fpac,+fullfp16,+i8mm,+jsconv,+lse,+mte,+neon,+pauth,+perfmon,+predres,+rand,+ras,+rcpc,+rdm,+sb,+spe,+ssbs,+sve,+sve-bitperm,+sve2,+trbe,+v8.1a,+v8.2a,+v8.3a,+v8.4a,+v8.5a,+v8a,+v9a,-fmv" }
attributes #1 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #2 = { nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nocallback nofree nosync nounwind willreturn memory(argmem: write) }
attributes #4 = { nocallback nofree nosync nounwind willreturn memory(argmem: read) }
attributes #5 = { nocallback nofree nosync nounwind willreturn memory(read) }
attributes #6 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #7 = { nounwind }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!2, !3, !4, !5, !6, !7, !8, !9}
!llvm.ident = !{!10}

!0 = distinct !DICompileUnit(language: DW_LANG_C11, file: !1, producer: "clang version 21.0.0git (https://github.com/llvm/llvm-project.git e517b61adc9d2d874c4743ea2a1e603cd4ce6b9a)", isOptimized: true, runtimeVersion: 0, emissionKind: FullDebug, splitDebugInlining: false, nameTableKind: None)
!1 = !DIFile(filename: "tests/early-loop-termination/FlexVecExample/FlexVecExample.c", directory: "/home/omalley242/University/FYP/src", checksumkind: CSK_MD5, checksum: "583bc9ef638e8df3460a8004c89fccc9")
!2 = !{i32 7, !"Dwarf Version", i32 5}
!3 = !{i32 2, !"Debug Info Version", i32 3}
!4 = !{i32 1, !"wchar_size", i32 4}
!5 = !{i32 8, !"PIC Level", i32 2}
!6 = !{i32 7, !"PIE Level", i32 2}
!7 = !{i32 7, !"uwtable", i32 2}
!8 = !{i32 7, !"frame-pointer", i32 1}
!9 = !{i32 7, !"debug-info-assignment-tracking", i1 true}
!10 = !{!"clang version 21.0.0git (https://github.com/llvm/llvm-project.git e517b61adc9d2d874c4743ea2a1e603cd4ce6b9a)"}
!11 = distinct !DISubprogram(name: "benchmark", scope: !12, file: !12, line: 1, type: !13, scopeLine: 1, flags: DIFlagAllCallsDescribed, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0, retainedNodes: !16)
!12 = !DIFile(filename: "./tests/early-loop-termination/FlexVecExample/FlexVecExample.c", directory: "/home/omalley242/University/FYP/src", checksumkind: CSK_MD5, checksum: "583bc9ef638e8df3460a8004c89fccc9")
!13 = !DISubroutineType(types: !14)
!14 = !{!15}
!15 = !DIBasicType(name: "int", size: 32, encoding: DW_ATE_signed)
!16 = !{!17, !18, !19, !20, !21, !22, !23, !24, !28, !29, !32, !34}
!17 = !DILocalVariable(name: "pos", scope: !11, file: !12, line: 4, type: !15)
!18 = !DILocalVariable(name: "max_pos", scope: !11, file: !12, line: 5, type: !15)
!19 = !DILocalVariable(name: "cand", scope: !11, file: !12, line: 6, type: !15)
!20 = !DILocalVariable(name: "mcost", scope: !11, file: !12, line: 7, type: !15)
!21 = !DILocalVariable(name: "mcost_2", scope: !11, file: !12, line: 8, type: !15)
!22 = !DILocalVariable(name: "min_mcost", scope: !11, file: !12, line: 9, type: !15)
!23 = !DILocalVariable(name: "best_pos", scope: !11, file: !12, line: 10, type: !15)
!24 = !DILocalVariable(name: "spiral_srch", scope: !11, file: !12, line: 11, type: !25)
!25 = !DICompositeType(tag: DW_TAG_array_type, baseType: !15, size: 2048, elements: !26)
!26 = !{!27}
!27 = !DISubrange(count: 64)
!28 = !DILocalVariable(name: "mv", scope: !11, file: !12, line: 12, type: !25)
!29 = !DILocalVariable(name: "temp", scope: !11, file: !12, line: 13, type: !30)
!30 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !31, size: 64)
!31 = !DIDerivedType(tag: DW_TAG_volatile_type, baseType: !15)
!32 = !DILocalVariable(name: "spiral_index", scope: !33, file: !12, line: 17, type: !15)
!33 = distinct !DILexicalBlock(scope: !11, file: !12, line: 17, column: 5)
!34 = !DILocalVariable(name: "mv_index", scope: !35, file: !12, line: 21, type: !15)
!35 = distinct !DILexicalBlock(scope: !11, file: !12, line: 21, column: 5)
!36 = distinct !DIAssignID()
!37 = !DILocation(line: 0, scope: !11)
!38 = distinct !DIAssignID()
!39 = !DILocation(line: 11, column: 5, scope: !11)
!40 = !DILocation(line: 12, column: 5, scope: !11)
!41 = !DILocation(line: 0, scope: !33)
!42 = !DILocation(line: 17, column: 5, scope: !33)
!43 = !DILocation(line: 18, column: 35, scope: !44)
!44 = distinct !DILexicalBlock(scope: !45, file: !12, line: 17, column: 64)
!45 = distinct !DILexicalBlock(scope: !33, file: !12, line: 17, column: 5)
!46 = !DILocation(line: 17, column: 61, scope: !45)
!47 = !DILocation(line: 18, column: 9, scope: !44)
!48 = !{!49, !49, i64 0}
!49 = !{!"int", !50, i64 0}
!50 = !{!"omnipotent char", !51, i64 0}
!51 = !{!"Simple C/C++ TBAA"}
!52 = distinct !{!52, !42, !53, !54, !55, !56, !57}
!53 = !DILocation(line: 19, column: 5, scope: !33)
!54 = !{!"llvm.loop.mustprogress"}
!55 = !{!"llvm.loop.unroll.disable"}
!56 = !{!"llvm.loop.isvectorized", i32 1}
!57 = !{!"llvm.loop.unroll.runtime.disable"}
!58 = !DILocation(line: 21, column: 5, scope: !35)
!59 = !DILocation(line: 22, column: 22, scope: !60)
!60 = distinct !DILexicalBlock(scope: !61, file: !12, line: 21, column: 52)
!61 = distinct !DILexicalBlock(scope: !35, file: !12, line: 21, column: 5)
!62 = !DILocation(line: 21, column: 49, scope: !61)
!63 = !DILocation(line: 22, column: 9, scope: !60)
!64 = distinct !{!64, !58, !65, !54, !55, !56, !57}
!65 = !DILocation(line: 23, column: 5, scope: !35)
!66 = !DILocation(line: 25, column: 5, scope: !11)
!67 = !DILocation(line: 25, column: 12, scope: !11)
!68 = distinct !DIAssignID()
!69 = !DILocation(line: 29, column: 5, scope: !70)
!70 = distinct !DILexicalBlock(scope: !11, file: !12, line: 29, column: 5)
!71 = !DILocation(line: 29, column: 30, scope: !72)
!72 = distinct !DILexicalBlock(scope: !70, file: !12, line: 29, column: 5)
!73 = !DILocation(line: 30, column: 16, scope: !74)
!74 = distinct !DILexicalBlock(scope: !72, file: !12, line: 29, column: 33)
!75 = !DILocation(line: 31, column: 17, scope: !74)
!76 = !DILocation(line: 34, column: 19, scope: !77)
!77 = distinct !DILexicalBlock(scope: !74, file: !12, line: 34, column: 13)
!78 = distinct !{!78, !69, !79, !54, !55, !56, !57}
!79 = !DILocation(line: 40, column: 5, scope: !70)
!80 = !DILocation(line: 43, column: 1, scope: !11)
!81 = !DILocation(line: 42, column: 5, scope: !11)
