 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ALU
Version: S-2021.06-SP4
Date   : Tue Mar 26 23:41:47 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DATA2[0] (input port)
  Endpoint: OUTALU[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ALU                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  DATA2[0] (in)                            0.00       0.00 r
  U45/ZN (INV_X1)                          0.02       0.02 f
  U44/ZN (NOR2_X1)                         0.07       0.09 r
  U35/ZN (AND2_X1)                         0.05       0.14 r
  U34/ZN (OAI22_X1)                        0.04       0.18 f
  U28/ZN (NOR2_X1)                         0.05       0.23 r
  U27/ZN (OAI22_X1)                        0.04       0.27 f
  U25/Z (XOR2_X1)                          0.07       0.34 f
  U24/ZN (NOR2_X1)                         0.03       0.36 r
  OUTALU[3] (out)                          0.00       0.37 r
  data arrival time                                   0.37
  -----------------------------------------------------------
  (Path is unconstrained)


1
