git clone --depth 1 --no-tags https://github.com/pereiraoc/lapsi_adv7511_wrapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101682490
git clone --depth 1 --no-tags https://github.com/BlackDragonF/DigitalCircultCurriculumDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104053853
git clone --depth 1 --no-tags https://github.com/sofifon/PHY-PCIenUSB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103781308
git clone --depth 1 --no-tags https://github.com/SamuelGong/Klotski.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101423580
git clone --depth 1 --no-tags https://github.com/chunzhimu/NanEye_2D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102561834
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f17/lecture04-090717-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102670920
git clone --depth 1 --no-tags https://github.com/teteuesteves/Arquitetura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105723831
git clone --depth 1 --no-tags https://github.com/sasha8313/SingleMaccFractionalDecimator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105568787
git clone --depth 1 --no-tags https://github.com/sasha8313/SingleMaccFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105564910
git clone --depth 1 --no-tags https://github.com/Alindsey01/5CyleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104751084
git clone --depth 1 --no-tags https://github.com/woo-cie/cpuex_g2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104841494
git clone --depth 1 --no-tags https://github.com/Moogert/ece350-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104811633
git clone --depth 1 --no-tags https://github.com/isvallrod/ProyectoMicros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104938533
git clone --depth 1 --no-tags https://github.com/suhasspai/comparch-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104705955
git clone --depth 1 --no-tags https://github.com/SonsOfDlaiton/TomasuloProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106782764
git clone --depth 1 --no-tags https://github.com/vishnugottiparthy/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107330681
git clone --depth 1 --no-tags https://github.com/testkoyetw/pressy-buttons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107068510
git clone --depth 1 --no-tags https://github.com/Trevor16gordon/Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107219058
git clone --depth 1 --no-tags https://github.com/davimmorales/tucanOS-operating-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107130424
git clone --depth 1 --no-tags https://github.com/sgxshan/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105947093
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f17/lecture10-100517-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105889440
git clone --depth 1 --no-tags https://github.com/andersenchan/Self-Driving-Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106986179
git clone --depth 1 --no-tags https://github.com/Samjwest5/Combination-Lock-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103464154
git clone --depth 1 --no-tags https://github.com/BryanLX/RollingGame_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104378055
git clone --depth 1 --no-tags https://github.com/Ropecito/Proyecto_1_micros_II_2017.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104394105
git clone --depth 1 --no-tags https://github.com/rakeshku-test/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101161640
git clone --depth 1 --no-tags https://github.com/DCJJ-Jasper/Pipelined-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101467758
git clone --depth 1 --no-tags https://github.com/fondachau/cpen311-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103686010
git clone --depth 1 --no-tags https://github.com/DunniAdenuga/SimonGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103212201
git clone --depth 1 --no-tags https://github.com/srinivasg137/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103802221
git clone --depth 1 --no-tags https://github.com/es717249/RegisterFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107621328
git clone --depth 1 --no-tags https://github.com/Lucas110550/System17.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104305228
git clone --depth 1 --no-tags https://github.com/amo25/P2_DD1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107799174
git clone --depth 1 --no-tags https://github.com/radioyoho/prac2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107890405
git clone --depth 1 --no-tags https://github.com/SwagarikaGiri/MIPS_32bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107833685
git clone --depth 1 --no-tags https://github.com/fondachau/cpen311lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108708820
git clone --depth 1 --no-tags https://github.com/pilith/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108768464
git clone --depth 1 --no-tags https://github.com/baoyuxu/xCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108545106
git clone --depth 1 --no-tags https://github.com/CodyRJoy/Advanced_Logic_Design_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108219046
git clone --depth 1 --no-tags https://github.com/boffkolt/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105526603
git clone --depth 1 --no-tags https://github.com/CristoAluUlpgc/SI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106026132
git clone --depth 1 --no-tags https://github.com/vitbaq/can-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107735152
git clone --depth 1 --no-tags https://github.com/HM2D/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107794867
git clone --depth 1 --no-tags https://github.com/whycantiuseleen/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107627095
git clone --depth 1 --no-tags https://github.com/ajudd96/Lab8-14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107462928
git clone --depth 1 --no-tags https://github.com/pvsfair/TCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107995823
git clone --depth 1 --no-tags https://github.com/Soo-Q6/simple_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108631285
git clone --depth 1 --no-tags https://github.com/emilio93/proyecto1-digitalesii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103718299
git clone --depth 1 --no-tags https://github.com/tom01h/ArirhmeticBasic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103739754
git clone --depth 1 --no-tags https://github.com/7akase/verilog_base.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104079186
git clone --depth 1 --no-tags https://github.com/campsandrew/MIPS-Based-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102523119
git clone --depth 1 --no-tags https://github.com/Moogert/ece350-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105293321
git clone --depth 1 --no-tags https://github.com/a3794110/FPFA_Image_Proccessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104086306
git clone --depth 1 --no-tags https://github.com/VladPodilnyk/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105874984
git clone --depth 1 --no-tags https://github.com/paaalatine/UART-interface-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106918934
git clone --depth 1 --no-tags https://github.com/joshua-newhouse/CS4341-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106957659
git clone --depth 1 --no-tags https://github.com/samvidbpandya/VLSI_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107526708
git clone --depth 1 --no-tags https://github.com/hakjong/bombgame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108173629
git clone --depth 1 --no-tags https://github.com/steindaian/Chronometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107438255
git clone --depth 1 --no-tags https://github.com/Jangles16/ECE473_LAB6-PIPELINE_REG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108424205
git clone --depth 1 --no-tags https://github.com/cacauvicosa/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103557542
git clone --depth 1 --no-tags https://github.com/david-house/MaxII_Blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102962868
git clone --depth 1 --no-tags https://github.com/surajmehta95/LEGV8-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102054891
git clone --depth 1 --no-tags https://github.com/wivill/digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102054394
git clone --depth 1 --no-tags https://github.com/rstrand2357/laser_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102222736
git clone --depth 1 --no-tags https://github.com/lygztq/pipeCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102939836
git clone --depth 1 --no-tags https://github.com/mouse-blink/Counter7SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103021115
git clone --depth 1 --no-tags https://github.com/jameswhqi/summer-electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101006944
git clone --depth 1 --no-tags https://github.com/Jackwin/UDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102487954
git clone --depth 1 --no-tags https://github.com/mystorm-org/Guide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103387408
git clone --depth 1 --no-tags https://github.com/Samjwest5/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103463035
git clone --depth 1 --no-tags https://github.com/akuru003/CS161L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/103798741
git clone --depth 1 --no-tags https://github.com/newjuzv/Lab_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102638376
git clone --depth 1 --no-tags https://github.com/Thyristor/Nios-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104597589
git clone --depth 1 --no-tags https://github.com/paaalatine/digital-design-LEDs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104037216
git clone --depth 1 --no-tags https://github.com/benghaun/Mini-Hardware-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105852042
git clone --depth 1 --no-tags https://github.com/cwkd/50.002-MHP-FPGA-Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106159264
git clone --depth 1 --no-tags https://github.com/binaray/mojo_fa_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106175824
git clone --depth 1 --no-tags https://github.com/mjalvar/sv_uvm_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105950166
git clone --depth 1 --no-tags https://github.com/shkang3813/EE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106053745
git clone --depth 1 --no-tags https://github.com/jojo23333/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/102444407
git clone --depth 1 --no-tags https://github.com/rhartnett1233/Honors-Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105397278
git clone --depth 1 --no-tags https://github.com/juanmard/screen-leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105402696
git clone --depth 1 --no-tags https://github.com/ric1234/FPGA_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106314699
git clone --depth 1 --no-tags https://github.com/atibhav21/CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/106378757
git clone --depth 1 --no-tags https://github.com/REDDigitales/Teor-a-Micros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104276293
git clone --depth 1 --no-tags https://github.com/PatIChu/Lightsout-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104158819
git clone --depth 1 --no-tags https://github.com/joshuaccl/EE396.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/104634064
git clone --depth 1 --no-tags https://github.com/rostamisani/Gem5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101724529
git clone --depth 1 --no-tags https://github.com/anikl9705/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101272806
git clone --depth 1 --no-tags https://github.com/Joseph2795/MIPS_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101197729
git clone --depth 1 --no-tags https://github.com/Shironofenny/BioEE_USPSTAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/101206502
git clone --depth 1 --no-tags https://github.com/rikitoro/IS3_digital_HDL_02_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107335173
git clone --depth 1 --no-tags https://github.com/EzeLamar/labo4_Embebidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107711250
git clone --depth 1 --no-tags https://github.com/mgordon34/proj1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/107902619
git clone --depth 1 --no-tags https://github.com/Phlosioneer/pipelined-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108311990
git clone --depth 1 --no-tags https://github.com/rishabh-mitra/FPGA_digitalclock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108673440
git clone --depth 1 --no-tags https://github.com/firen777/CS147Prj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108238037
git clone --depth 1 --no-tags https://github.com/jiggyD/2x4decoder-4x1mux-majority-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105103701
git clone --depth 1 --no-tags https://github.com/mr-rohankumar/MiniProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/105681119
