<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>Digital VLSI Design-lecture 6 | scmmm's blog</title><meta name="keywords" content="DVD"><meta name="author" content="scmmm"><meta name="copyright" content="scmmm"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Lecture 6: Moving to the Physical Domain 我们已经完成了设计流程的前端部分，现在开始完成后端部分  我们将通过绘制布局图（floorplan），为我们的设计打下物理基础。  这包括决定“重要”或“较大”的模块放置位置，比如 IP 核、I&#x2F;O、供电网格、特殊布线等。   接下来，我们可以放置（place）逻辑门，同时考虑拥塞（congestion）和时序（ti">
<meta property="og:type" content="article">
<meta property="og:title" content="Digital VLSI Design-lecture 6">
<meta property="og:url" content="http://example.com/2025/04/07/Digital-VLSI-Design-lecture-6/index.html">
<meta property="og:site_name" content="scmmm&#39;s blog">
<meta property="og:description" content="Lecture 6: Moving to the Physical Domain 我们已经完成了设计流程的前端部分，现在开始完成后端部分  我们将通过绘制布局图（floorplan），为我们的设计打下物理基础。  这包括决定“重要”或“较大”的模块放置位置，比如 IP 核、I&#x2F;O、供电网格、特殊布线等。   接下来，我们可以放置（place）逻辑门，同时考虑拥塞（congestion）和时序（ti">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://s2.ax1x.com/2019/07/29/e3I8jH.jpg">
<meta property="article:published_time" content="2025-04-07T06:55:56.000Z">
<meta property="article:modified_time" content="2025-04-10T06:23:33.399Z">
<meta property="article:author" content="scmmm">
<meta property="article:tag" content="DVD">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.ax1x.com/2019/07/29/e3I8jH.jpg"><link rel="shortcut icon" href="https://s21.ax1x.com/2025/04/01/pEy34fO.md.png"><link rel="canonical" href="http://example.com/2025/04/07/Digital-VLSI-Design-lecture-6/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//hm.baidu.com"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><script>var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6d7b6ea6b248b725fe73617eef4646ed";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-04-10 14:23:33'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    })(window)</script><meta name="generator" content="Hexo 5.4.2"><link href="https://cdn.bootcss.com/KaTeX/0.11.1/katex.min.css" rel="stylesheet" /></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="https://s21.ax1x.com/2025/04/01/pEy34fO.md.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">118</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">27</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://s2.ax1x.com/2019/07/29/e3I8jH.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">scmmm's blog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Digital VLSI Design-lecture 6</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2025-04-07T06:55:56.000Z" title="Created 2025-04-07 14:55:56">2025-04-07</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2025-04-10T06:23:33.399Z" title="Updated 2025-04-10 14:23:33">2025-04-10</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Digital VLSI Design-lecture 6"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p>Lecture 6: Moving to the Physical Domain</p>
<p>我们已经完成了设计流程的前端部分，现在开始完成后端部分</p>
<ul>
<li>我们将通过绘制布局图（floorplan），为我们的设计打下物理基础。
<ul>
<li>这包括决定“重要”或“较大”的模块放置位置，比如 IP 核、I/O、供电网格、特殊布线等。</li>
</ul>
</li>
<li>接下来，我们可以放置（place）逻辑门，同时考虑拥塞（congestion）和时序（timing）因素。</li>
<li>有了触发器之后，我们就可以设计时钟树（clock-tree）。</li>
<li>最后，我们可以根据设计规则检查（DRC）、时序（timing）、噪声（noise）等因素，对所有网络进行布线（route）。</li>
<li>在流片（tapeout）之前，我们还需要清理设计、验证等等。</li>
</ul>
<h2 id="开始物理设计">开始物理设计</h2>
<p>为了从理论设计走向物理芯片，我们先在理论上定义了：</p>
<ul>
<li>定义设计 <code>.v</code></li>
<li>定义设计约束/目标 <code>.sdc</code></li>
<li>定义工作条件/模式 （MMMC）</li>
<li>定义工艺和库信息 <code>.lef</code></li>
<li>定义物理信息（Floorplan）</li>
</ul>
<p>在之前的理论设计中，我们用的是一个理想的模型，因此忽略了以下内容：</p>
<ul>
<li>不考虑电源供电
<ul>
<li>综合时只认为有一个完美的VDD在供电，实际上电源会有压降、电流密度限制等问题。</li>
</ul>
</li>
<li>不考虑实体物理连接
<ul>
<li>综合时只用“连接线”表示信号连接，而不考虑实际物理距离、电阻、电容、金属层等。</li>
</ul>
</li>
<li>不考虑时钟网络非理想性
<ul>
<li>综合默认时钟是理想的、瞬时到达的，实际上时钟会有延迟、不平衡（skew）、抖动等问题。</li>
</ul>
</li>
</ul>
<p>我们必须补全这些被忽略的问题：</p>
<ul>
<li>定义全局网络
<ul>
<li>比如告诉工具：哪些网是电源（VDD）、地（GND）、时钟（CLK），并与每个 cell 实例建立连接。</li>
</ul>
</li>
<li>提供工艺规则和单元信息
<ul>
<li>LEF 文件描述单元的物理尺寸、金属层使用情况、布线约束等，是物理工具理解电路布局的基础。</li>
</ul>
</li>
<li>提供物理单元（逻辑上非必须）
<ul>
<li>Tie cells , P/G pads , DeCaps , Filler cells , etc.</li>
</ul>
</li>
<li>定义 Hold 时间约束和操作条件（MMMC）</li>
<li>设置低功耗定义，例如电压域（voltage domains）、电源开关（power gates）、基体连接（body taps）等。</li>
</ul>
<h2 id="multiple-voltage-domains-mvd">Multiple Voltage Domains(MVD)</h2>
<h3 id="多电压域设计">多电压域设计</h3>
<ul>
<li>首先必须定义电压域：
<ul>
<li>创建电源域名称</li>
<li>列出连接到不同电源的单元（例如：VDD1、VDD2、GND1 等）</li>
<li>绘制每个电源域的区域边界</li>
</ul>
</li>
<li>放置宏单元
<ul>
<li>考虑以下内容：
<ul>
<li>布线拥塞</li>
<li>朝向</li>
</ul>
</li>
<li>通常手动放置效果比自动放置更好</li>
</ul>
</li>
<li>放置电源开关
<ul>
<li>为可关断的电源域（power down domains）放置开关</li>
</ul>
</li>
</ul>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0pQDc.png" alt="O0pQDc.png"></p>
<h3 id="电平转换器">电平转换器</h3>
<p>如果模块工作在不同电压下，当它们之间通信时，电平不一致会造成信号传输错误或器件损坏。因此必须使用电平转换器。</p>
<h4 id="电源门控">电源门控</h4>
<p>本科生没必要掌握这个，这个坑后面填</p>
<h2 id="floorplanning">Floorplanning</h2>
<p>Floorplanning 是一种映射关系，它在逻辑描述（如 netlist，网表）与物理描述（如 floorplan，布局图）之间建立联系。</p>
<p>布局规划的目标（Goals of floorplanning）</p>
<ul>
<li>安排芯片上的各个功能块（blocks）的位置</li>
<li>决定 I/O 引脚（I/O pads）的位置</li>
<li>决定电源引脚（power pads）的数量和位置</li>
<li>决定电源分布（power distribution）的方式</li>
<li>决定时钟分布（clock distribution）的方式与位置</li>
</ul>
<p>布局规划的具体任务（Objectives of floorplanning）：</p>
<ul>
<li>最小化芯片面积（chip area）</li>
<li>最小化时延（delay）</li>
<li>最小化布线拥塞（routing congestion）</li>
</ul>
<p>在整个芯片 Floorplan 时，还需要考虑以下因素：</p>
<ul>
<li>芯片尺寸（Chip size）</li>
<li>门数量（Number of Gates）</li>
<li>金属层数（Number of Metal layers）</li>
<li>对外接口（Interface to the outside）</li>
<li>硬核 IP 或宏单元（Hard IPs/Macros）</li>
<li>电源供给方式（Power Delivery）</li>
<li>多电压供电（Multiple Voltages）</li>
<li>时钟方案（Clocking Scheme）</li>
<li>设计结构是扁平还是层次化（Flat or Hierarchical?）</li>
</ul>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0pS8r.png" alt="O0pS8r.png"></p>
<h3 id="输入和输出">输入和输出</h3>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0pcxM.png" alt="O0pcxM.png"></p>
<h3 id="io环">IO环</h3>
<p>引脚配置（pinout）通常由前端设计人员决定，并会征求物理设计工程师和封装工程师的意见。</p>
<p>I/O 引脚并不会像摩尔定律那样随工艺缩小而变小，所以从面积角度来看，它们是非常昂贵的资源。</p>
<p>I/O 引脚不仅用于将信号连接到外部世界，它们还负责为芯片供电。</p>
<p>因此，I/O 规划是芯片布局规划中至关重要的核心环节。</p>
<p>但是稍后我们再继续这个话题</p>
<h3 id="选择合适的芯片尺寸">选择合适的芯片尺寸</h3>
<p>芯片尺寸由核心面积和引脚数量同时限制，这张图能讲得更加明白</p>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0pdpG.png" alt="O0pdpG.png"></p>
<h3 id="利用率">利用率</h3>
<p>Utilization 指的是核心区域中被标准单元（standard cells）占据的面积比例。一个常见的起始利用率为 70% ，实际情况中随着设计原因，利用率会更高和更低。</p>
<ul>
<li>
<p>高利用率会带来以下问题：</p>
<ul>
<li>布线拥塞</li>
<li>对优化和合法化阶段产生负面影响</li>
</ul>
</li>
<li>
<p>局部拥塞</p>
<ul>
<li>某些单元，如多路复用器（multiplexers）引脚密集，即使整体利用率合理，局部仍可能拥堵</li>
<li>像多路复用器这类引脚密集的单元可能造成局部拥塞，所以仅凭利用率并不能完全决定芯片尺寸。</li>
<li>建议先进行一次试布线以检查布线拥塞情况</li>
<li>可以通过优化综合或增加布线资源来改进</li>
</ul>
</li>
</ul>
<h3 id="唯一化网表">唯一化网表</h3>
<p>当进入物理当进入物理设计阶段时，网表必须是唯一的，一个唯一的网表意味着每个子模块只被引用一次。</p>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0psf1.png" alt="O0psf1.png"></p>
<p>综合生成的网表必须在布局前进行唯一化,可以由综合器完成，也可以在设计导入阶段完成。</p>
<h3 id="硬宏单元放置-hard-macro-placement">硬宏单元放置（Hard Macro Placement）</h3>
<ul>
<li>在放置大型宏单元时，我们必须考虑对布线、时序和功耗的影响。通常将它们推到芯片布局的边缘。
<ul>
<li>放置算法在处理单一大矩形区域时通常表现更好。</li>
<li>对于采用线焊封装的芯片，应将高功耗宏单元放在远离芯片中心的位置。</li>
</ul>
</li>
</ul>
<p>在放置硬宏单元后，应将它们标记为固定（FIXED）。</p>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0pY5I.png" alt="O0pY5I.png"></p>
<h3 id="放置区域">放置区域</h3>
<p>有时候，我们希望“辅助工具”将某些逻辑单元放到特定区域，或将它们聚集在一起。</p>
<p>布局与布线工具定义了几种不同类型的放置区域：</p>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0pfKD.png" alt="O0pfKD.png"></p>
<p>图中上面是使用了较弱的约束，下面是使用了较强的约束。</p>
<h3 id="放置阻塞区和光环-placement-blockages-and-halos">放置阻塞区和光环（Placement Blockages and Halos）</h3>
<p>Placement blockage halos 是指工具不能放置任何单元的区域：</p>
<ul>
<li>硬阻塞：完全禁止放置任何单元。</li>
<li>软阻塞：放置阶段不可用，但优化阶段可以使用。</li>
<li>部分阻塞： 允许放置，但利用率较低。</li>
<li>光环区域：是宏单元外围的一圈“缓冲区”，标准单元应避免靠近此区域。</li>
</ul>
<h3 id="布线阻塞">布线阻塞</h3>
<p>与放置阻塞类似，也可以定义布线阻塞区域，这是针对特定金属层定义的</p>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0p21P.png" alt="O0p21P.png"></p>
<h3 id="良好布局的指导原则">良好布局的指导原则</h3>
<p>见此图即可。</p>
<p><img src="https://ooo.0x0.ooo/2025/04/07/O0p6Hb.png" alt="O0p6Hb.png"></p>
<h2 id="层次设计">层次设计</h2>
<p>如果设计规模过大，应将其划分为多个层次结构（hierarchies）这样做的优缺点如下：</p>
<ul>
<li>优点
<ul>
<li>运行时间更快，EDA 工具所需内存更少</li>
<li>ECO（工程更改）响应更迅速</li>
<li>支持设计复用</li>
</ul>
</li>
<li>缺点
<ul>
<li>整个芯片的时序收敛（timing closure）更困难（ILM）</li>
<li>需要更复杂的设计规划，包括通孔路径生成、中继器插入、时序约束分配等等。</li>
</ul>
</li>
</ul>
<h3 id="时间预算">时间预算</h3>
<p>芯片级约束必须正确映射为模块级的 I/O 约束，例如当我们设置</p>
<p><code>set_input_delay 1.5 [get_port IN1]</code></p>
<p>这表明在模块边界处，IN1的延迟为1.5ns</p>
<p><img src="https://ooo.0x0.ooo/2025/04/09/O0Qogq.png" alt="O0Qogq.png"></p>
<p>接口逻辑模型（Interface Logic Models ，ILMs）有助于简化并加速过程，它只保留关键的输入输出路径以及时钟路径</p>
<p><img src="https://ooo.0x0.ooo/2025/04/09/O0Qqsc.png" alt="O0Qqsc.png"></p>
<h3 id="引脚分配">引脚分配</h3>
<p>引脚约束包括：层数/间距/尺寸/重叠/网络分组/引脚引导。</p>
<p>引脚可以按照 Placement based （基于连线距离）和 Route based （使用试布线、边界穿越来决定位置）</p>
<p>引脚引导可用于引导特定网络组（net groups）的自动引脚放置，如图所示，这两个引脚引导区域知道网络连接落点。</p>
<p><img src="https://ooo.0x0.ooo/2025/04/09/O0QBor.png" alt="O0QBor.png"></p>
<h3 id="贯通通路">贯通通路</h3>
<p>例如我们想要逃实现一个信号从 IO 引脚产生，并且传递到 C 模块，并且需要穿过 A B 两个模块（B  模块不需要处理这个信号）</p>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0QHij.png" alt="O0QHij.png"></p>
<p>虽然 B 模块没有处理这个信号，但是你必须考虑成它从哪里进，哪里出，此时设计的复杂度就增加了许多。</p>
<p>为了支持 feedthrough ，我们可以将原始信号切成多个字段，在每段之间插入缓冲器，每一段都视为新的网络连接，并且可以处理时序、延迟、布线。</p>
<p>设计的效果如图：</p>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0QL4p.png" alt="O0QL4p.png"></p>
<ul>
<li>它有以下优势：
<ul>
<li>可以精细控制信号在每段的传播</li>
<li>更容易满足时序约束</li>
<li>使层次化设计中的模块之间解耦，便于模块独立综合、布局、验证</li>
</ul>
</li>
</ul>
<h2 id="功耗规划">功耗规划</h2>
<h3 id="电压下降-ir-drop">电压下降（IR Drop）</h3>
<p>由于电流通过金属线电阻产生压降，导致供电电压降低，为了分析具体下降范围，我们用以下方法分析：</p>
<ul>
<li>构建电源网格的电阻矩阵（resistance matrix）</li>
<li>考虑每个逻辑门的平均电流（average current）</li>
<li>求解该矩阵，得到每个节点的电流和电压，从而确定 IR Drop</li>
</ul>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0QE6U.png" alt="O0QE6U.png"></p>
<h3 id="电迁移">电迁移</h3>
<p>由于电流流过导体，导体中的金属原子发生逐渐位移的现象，这本质是电子动量的传递，它会导致开路、短路或者吸能下降（导致导线RC值发生变化）。</p>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0QQbY.png" alt="O0QQbY.png"></p>
<h3 id="power-distribution">Power Distribution</h3>
<ul>
<li>
<p>电源分布网络有如下优点：</p>
<ul>
<li>从电源焊盘向芯片上的晶体管输送电流（current）</li>
<li>保持电压稳定且低噪声</li>
<li>提供平均与峰值的功率需求</li>
<li>为信号提供电流回路</li>
<li>避免电迁移与自热导致的损耗</li>
<li>尽量少占用芯片的面积与金属线</li>
<li>便于布局设计</li>
</ul>
</li>
<li>
<p>使用更宽的电源线优点</p>
<ul>
<li>降低IR Drop</li>
<li>降低动态压降</li>
<li>降低电迁移风险</li>
<li>但是，使用更宽的电源线会导致布线资源减少。</li>
</ul>
</li>
</ul>
<h3 id="hot-spots">Hot Spots</h3>
<p>通常用 color map 对芯片的IR Drop进行可视化映射</p>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0Q0Yq.png" alt="O0Q0Yq.png"></p>
<h3 id="电源与地线布线">电源与地线布线</h3>
<p>每个标准单元或者宏单元都包含 VDD（电源）和 GND（地线）信号，他们必须被链接起来。</p>
<ul>
<li>使用电源/地线网络，允许电源/地从源端传输到目标的多条路径，能够带来以下好处：
<ul>
<li>更低的串联电阻</li>
<li>使用分层式电源与地线网格，从高层金属布线延伸至低层</li>
<li>各层之间通过 vias 进行连接</li>
</ul>
</li>
</ul>
<p>这是个非常庞大的网络，他们通常是规则的，并且 、P/G 布线资源一般是预留好的。</p>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0Qdqc.png" alt="O0Qdqc.png"></p>
<h3 id="标准电源布线方法">标准电源布线方法</h3>
<p>目前最常见的是电源网格，它使用相互连接的垂直和水平电源条，在上层金属层中，VDD/GND 通常占用了一半以上的资源</p>
<p>其次还有专用 VDD/GND 平面，这种成本非常高，但是可以进行电路分析</p>
<ul>
<li>同时，有一些趋势和想法：
<ul>
<li>电源/地线与 I/O 焊盘协同优化，配合传统物理设计</li>
<li>使用去耦电容，降低因电源网络引起的电压下降</li>
<li>使用多电压/多频率岛，会使电源/地线问题与时钟分布变得更具挑战性</li>
</ul>
</li>
</ul>
<h3 id="创建电源网格">创建电源网格</h3>
<p>你需要在IR Drop 和 EM（电迁移）中进行权衡，你会评估功耗和平均电流与最大电流密度。</p>
<ul>
<li>还需要确定以下下内容
<ul>
<li>总体网格结构（例如：是否使用门控、是否多电压）</li>
<li>每种电压对应的电源焊盘数量与位置</li>
<li>选用的金属层</li>
<li>电源条的宽度与间距</li>
<li>通孔堆叠 和 可用布线资源</li>
<li>是否使用电源环</li>
<li>分层模块的屏蔽设计</li>
</ul>
</li>
</ul>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0QsAr.png" alt="O0QsAr.png"></p>
<h4 id="宏单元布局">宏单元布局</h4>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0QVSM.png" alt="O0QVSM.png"></p>
<p>功耗较高、性能最强的模块需要尽可能靠近边缘的电源焊盘（避免 IR Drop），并且必须保持距离避免 EM</p>
<h2 id="总结">总结</h2>
<p>进行 Floorplanning 之前，你已经完成了以下内容：</p>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0QYCG.png" alt="O0QYCG.png"></p>
<p><img src="https://ooo.0x0.ooo/2025/04/10/O0Qln1.png" alt="O0Qln1.png"></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="mailto:undefined">scmmm</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="http://example.com/2025/04/07/Digital-VLSI-Design-lecture-6/">http://example.com/2025/04/07/Digital-VLSI-Design-lecture-6/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/DVD/">DVD</a></div><div class="post_share"><div class="social-share" data-image="https://s2.ax1x.com/2019/07/29/e3I8jH.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2025/04/06/Digital-VLSI-Design-lecture-5/"><img class="next-cover" src="https://s2.ax1x.com/2019/07/29/e3IYDA.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">Digital VLSI Design-lecture 5</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span> Related Articles</span></div><div class="relatedPosts-list"><div><a href="/2025/04/04/Digital-VLSI-Design-lecture-3/" title="Digital VLSI Design-lecture 3"><img class="cover" src="https://s2.ax1x.com/2019/08/02/edy1nH.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-04-04</div><div class="title">Digital VLSI Design-lecture 3</div></div></a></div><div><a href="/2025/04/06/Digital-VLSI-Design-lecture-5/" title="Digital VLSI Design-lecture 5"><img class="cover" src="https://s2.ax1x.com/2019/07/29/e3IYDA.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-04-06</div><div class="title">Digital VLSI Design-lecture 5</div></div></a></div><div><a href="/2025/04/05/Digital-VLSI-Design-lecture-4/" title="Digital VLSI Design-lecture 4"><img class="cover" src="https://s2.ax1x.com/2019/07/29/e3IUEt.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-04-05</div><div class="title">Digital VLSI Design-lecture 4</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="card-info-avatar is-center"><img class="avatar-img" src="https://s21.ax1x.com/2025/04/01/pEy34fO.md.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/><div class="author-info__name">scmmm</div><div class="author-info__description">欢迎神仙访问本蒟蒻博客</div></div><div class="card-info-data"><div class="card-info-data-item is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">118</div></a></div><div class="card-info-data-item is-center"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">27</div></a></div></div><a class="button--animated" id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/scmmm"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>Announcement</span></div><div class="announcement_content">欢迎神仙大驾光临本蒟蒻博客</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BC%80%E5%A7%8B%E7%89%A9%E7%90%86%E8%AE%BE%E8%AE%A1"><span class="toc-number">1.</span> <span class="toc-text">开始物理设计</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#multiple-voltage-domains-mvd"><span class="toc-number">2.</span> <span class="toc-text">Multiple Voltage Domains(MVD)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A4%9A%E7%94%B5%E5%8E%8B%E5%9F%9F%E8%AE%BE%E8%AE%A1"><span class="toc-number">2.1.</span> <span class="toc-text">多电压域设计</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B5%E5%B9%B3%E8%BD%AC%E6%8D%A2%E5%99%A8"><span class="toc-number">2.2.</span> <span class="toc-text">电平转换器</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%94%B5%E6%BA%90%E9%97%A8%E6%8E%A7"><span class="toc-number">2.2.1.</span> <span class="toc-text">电源门控</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#floorplanning"><span class="toc-number">3.</span> <span class="toc-text">Floorplanning</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BE%93%E5%85%A5%E5%92%8C%E8%BE%93%E5%87%BA"><span class="toc-number">3.1.</span> <span class="toc-text">输入和输出</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#io%E7%8E%AF"><span class="toc-number">3.2.</span> <span class="toc-text">IO环</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%89%E6%8B%A9%E5%90%88%E9%80%82%E7%9A%84%E8%8A%AF%E7%89%87%E5%B0%BA%E5%AF%B8"><span class="toc-number">3.3.</span> <span class="toc-text">选择合适的芯片尺寸</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%88%A9%E7%94%A8%E7%8E%87"><span class="toc-number">3.4.</span> <span class="toc-text">利用率</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%94%AF%E4%B8%80%E5%8C%96%E7%BD%91%E8%A1%A8"><span class="toc-number">3.5.</span> <span class="toc-text">唯一化网表</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A1%AC%E5%AE%8F%E5%8D%95%E5%85%83%E6%94%BE%E7%BD%AE-hard-macro-placement"><span class="toc-number">3.6.</span> <span class="toc-text">硬宏单元放置（Hard Macro Placement）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%94%BE%E7%BD%AE%E5%8C%BA%E5%9F%9F"><span class="toc-number">3.7.</span> <span class="toc-text">放置区域</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%94%BE%E7%BD%AE%E9%98%BB%E5%A1%9E%E5%8C%BA%E5%92%8C%E5%85%89%E7%8E%AF-placement-blockages-and-halos"><span class="toc-number">3.8.</span> <span class="toc-text">放置阻塞区和光环（Placement Blockages and Halos）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%83%E7%BA%BF%E9%98%BB%E5%A1%9E"><span class="toc-number">3.9.</span> <span class="toc-text">布线阻塞</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%89%AF%E5%A5%BD%E5%B8%83%E5%B1%80%E7%9A%84%E6%8C%87%E5%AF%BC%E5%8E%9F%E5%88%99"><span class="toc-number">3.10.</span> <span class="toc-text">良好布局的指导原则</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B1%82%E6%AC%A1%E8%AE%BE%E8%AE%A1"><span class="toc-number">4.</span> <span class="toc-text">层次设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E9%97%B4%E9%A2%84%E7%AE%97"><span class="toc-number">4.1.</span> <span class="toc-text">时间预算</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BC%95%E8%84%9A%E5%88%86%E9%85%8D"><span class="toc-number">4.2.</span> <span class="toc-text">引脚分配</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%B4%AF%E9%80%9A%E9%80%9A%E8%B7%AF"><span class="toc-number">4.3.</span> <span class="toc-text">贯通通路</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8A%9F%E8%80%97%E8%A7%84%E5%88%92"><span class="toc-number">5.</span> <span class="toc-text">功耗规划</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B5%E5%8E%8B%E4%B8%8B%E9%99%8D-ir-drop"><span class="toc-number">5.1.</span> <span class="toc-text">电压下降（IR Drop）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B5%E8%BF%81%E7%A7%BB"><span class="toc-number">5.2.</span> <span class="toc-text">电迁移</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#power-distribution"><span class="toc-number">5.3.</span> <span class="toc-text">Power Distribution</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#hot-spots"><span class="toc-number">5.4.</span> <span class="toc-text">Hot Spots</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B5%E6%BA%90%E4%B8%8E%E5%9C%B0%E7%BA%BF%E5%B8%83%E7%BA%BF"><span class="toc-number">5.5.</span> <span class="toc-text">电源与地线布线</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A0%87%E5%87%86%E7%94%B5%E6%BA%90%E5%B8%83%E7%BA%BF%E6%96%B9%E6%B3%95"><span class="toc-number">5.6.</span> <span class="toc-text">标准电源布线方法</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%88%9B%E5%BB%BA%E7%94%B5%E6%BA%90%E7%BD%91%E6%A0%BC"><span class="toc-number">5.7.</span> <span class="toc-text">创建电源网格</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AE%8F%E5%8D%95%E5%85%83%E5%B8%83%E5%B1%80"><span class="toc-number">5.7.1.</span> <span class="toc-text">宏单元布局</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%BB%E7%BB%93"><span class="toc-number">6.</span> <span class="toc-text">总结</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/04/07/Digital-VLSI-Design-lecture-6/" title="Digital VLSI Design-lecture 6"><img src="https://s2.ax1x.com/2019/07/29/e3I8jH.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 6"/></a><div class="content"><a class="title" href="/2025/04/07/Digital-VLSI-Design-lecture-6/" title="Digital VLSI Design-lecture 6">Digital VLSI Design-lecture 6</a><time datetime="2025-04-07T06:55:56.000Z" title="Created 2025-04-07 14:55:56">2025-04-07</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/06/Digital-VLSI-Design-lecture-5/" title="Digital VLSI Design-lecture 5"><img src="https://s2.ax1x.com/2019/07/29/e3IYDA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 5"/></a><div class="content"><a class="title" href="/2025/04/06/Digital-VLSI-Design-lecture-5/" title="Digital VLSI Design-lecture 5">Digital VLSI Design-lecture 5</a><time datetime="2025-04-06T12:42:19.000Z" title="Created 2025-04-06 20:42:19">2025-04-06</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/05/Digital-VLSI-Design-lecture-4/" title="Digital VLSI Design-lecture 4"><img src="https://s2.ax1x.com/2019/07/29/e3IUEt.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 4"/></a><div class="content"><a class="title" href="/2025/04/05/Digital-VLSI-Design-lecture-4/" title="Digital VLSI Design-lecture 4">Digital VLSI Design-lecture 4</a><time datetime="2025-04-05T10:32:43.000Z" title="Created 2025-04-05 18:32:43">2025-04-05</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/04/Digital-VLSI-Design-lecture-3/" title="Digital VLSI Design-lecture 3"><img src="https://s2.ax1x.com/2019/08/02/edy1nH.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 3"/></a><div class="content"><a class="title" href="/2025/04/04/Digital-VLSI-Design-lecture-3/" title="Digital VLSI Design-lecture 3">Digital VLSI Design-lecture 3</a><time datetime="2025-04-04T12:56:37.000Z" title="Created 2025-04-04 20:56:37">2025-04-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/04/Digital-VLSI-Design-lecture-2/" title="Digital VLSI Design-lecture 2"><img src="https://s2.ax1x.com/2019/07/29/e3Id4f.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 2"/></a><div class="content"><a class="title" href="/2025/04/04/Digital-VLSI-Design-lecture-2/" title="Digital VLSI Design-lecture 2">Digital VLSI Design-lecture 2</a><time datetime="2025-04-04T12:56:33.000Z" title="Created 2025-04-04 20:56:33">2025-04-04</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By scmmm</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@latest/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@latest/dist/contrib/copy-tex.min.js"></script><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@latest/dist/contrib/copy-tex.css"><script>(() => {
  document.querySelectorAll('#article-container span.katex-display').forEach(item => {
    btf.wrap(item, 'div', '', 'katex-wrap')
  })
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>