<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\dvi_tx\dvi_tx.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\gowin_rpll\TMDS_rPLL.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\simple_spi_wb_bridge_debug.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\testpattern.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\top.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\uart_tx.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\usb_cdc_acm_gowin.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\usb_device_controller\usb_device_controller.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\usb_pll.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\usb_softphy\usb_softphy.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\video_top.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\video_top_wb.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\wb_address_decoder.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\wb_rgb_led_ctrl.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\wb_simple_rgb_led.v<br>
C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\wb_video_ctrl.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 11 18:57:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.671s, Elapsed time = 0h 0m 0.667s, Peak memory usage = 226.500MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.139s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.082s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.175s, Peak memory usage = 226.500MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 226.500MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.188s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 226.500MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 249.242MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.248s, Peak memory usage = 249.438MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.266s, Peak memory usage = 249.438MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 4s, Peak memory usage = 249.438MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>893</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>103</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>165</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>239</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>227</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2232</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>250</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>682</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1300</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>178</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>178</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2469(2243 LUT, 178 ALU, 8 RAM16) / 20736</td>
<td>12%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>893 / 16173</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>893 / 16173</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_27mhz_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000</td>
<td>0.000</td>
<td>10.417</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_usb_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000</td>
<td>0.000</td>
<td>10.417</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_usb_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000</td>
<td>0.000</td>
<td>20.833</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_usb_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>62.500</td>
<td>16.000</td>
<td>0.000</td>
<td>31.250</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27mhz</td>
<td>27.000(MHz)</td>
<td>169.233(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>83.202(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>91.475(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>148.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.438</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/usb_tx_consumed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.333</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>146.693</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_consumed_s0/CLK</td>
</tr>
<tr>
<td>146.925</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>u_usb_serial/usb_tx_consumed_s0/Q</td>
</tr>
<tr>
<td>147.399</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s3/I0</td>
</tr>
<tr>
<td>147.948</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s3/F</td>
</tr>
<tr>
<td>148.308</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>148.508</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>148.473</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td>148.438</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.549, 33.994%; route: 0.834, 51.641%; tC2Q: 0.232, 14.365%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_valid_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>185.777</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>186.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_serial/n462_s5/I0</td>
</tr>
<tr>
<td>186.768</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_usb_serial/n462_s5/F</td>
</tr>
<tr>
<td>187.242</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_serial/usb_tx_valid_s6/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.000</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_valid_s6/CLK</td>
</tr>
<tr>
<td>188.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_serial/usb_tx_valid_s6</td>
</tr>
<tr>
<td>188.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_serial/usb_tx_valid_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.517, 30.466%; route: 0.948, 55.863%; tC2Q: 0.232, 13.671%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>185.777</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>186.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>186.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>187.181</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_0_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.000</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>188.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
<tr>
<td>188.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.570, 34.841%; route: 0.834, 50.978%; tC2Q: 0.232, 14.181%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>185.777</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>186.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>186.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>187.181</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_1_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.000</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>188.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
<tr>
<td>188.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.570, 34.841%; route: 0.834, 50.978%; tC2Q: 0.232, 14.181%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>185.777</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>186.251</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>186.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>187.181</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_2_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.000</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>188.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>188.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
<tr>
<td>188.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.570, 34.841%; route: 0.834, 50.978%; tC2Q: 0.232, 14.181%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
