$date
	Thu Apr 11 15:34:51 2024
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 e03bbf56e369c21f $end


$scope module BancoRegistros_tb $end

$scope module DUT $end
$var wire 5 ! ptr_rd_1 [4:0] $end
$var wire 5 " ptr_rd_2 [4:0] $end
$var wire 5 # ptr_wr [4:0] $end
$var wire 64 $ data_wr [63:0] $end
$var wire 1 % wr_en $end
$var wire 1 & rst $end
$var wire 1 ' clk $end
$var reg 64 ( data_rd_1 [63:0] $end
$var reg 64 ) data_rd_2 [63:0] $end

$scope module Habilitador_escritura $end
$var wire 5 # reg_wr_cod [4:0] $end
$var wire 1 % wr_en $end
$upscope $end


$scope module Mux_rd_1 $end
$var wire 5 ! read_code [4:0] $end
$var wire 64 * Q [63:0] $end

$scope module Decodificador $end
$var wire 5 ! Selector [4:0] $end
$upscope $end

$upscope $end


$scope module Mux_rd_2 $end
$var wire 5 " read_code [4:0] $end
$var wire 64 + Q [63:0] $end

$scope module Decodificador $end
$var wire 5 " Selector [4:0] $end
$upscope $end

$upscope $end


$scope module Registro_[1].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 , enable $end
$var reg 64 - q [63:0] $end
$upscope $end


$scope module Registro_[2].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 . enable $end
$var reg 64 / q [63:0] $end
$upscope $end


$scope module Registro_[3].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 0 enable $end
$var reg 64 1 q [63:0] $end
$upscope $end


$scope module Registro_[4].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 2 enable $end
$var reg 64 3 q [63:0] $end
$upscope $end


$scope module Registro_[5].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 4 enable $end
$var reg 64 5 q [63:0] $end
$upscope $end


$scope module Registro_[6].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 6 enable $end
$var reg 64 7 q [63:0] $end
$upscope $end


$scope module Registro_[7].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 8 enable $end
$var reg 64 9 q [63:0] $end
$upscope $end


$scope module Registro_[8].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 : enable $end
$var reg 64 ; q [63:0] $end
$upscope $end


$scope module Registro_[9].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 < enable $end
$var reg 64 = q [63:0] $end
$upscope $end


$scope module Registro_[10].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 > enable $end
$var reg 64 ? q [63:0] $end
$upscope $end


$scope module Registro_[11].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 @ enable $end
$var reg 64 A q [63:0] $end
$upscope $end


$scope module Registro_[12].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 B enable $end
$var reg 64 C q [63:0] $end
$upscope $end


$scope module Registro_[13].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 D enable $end
$var reg 64 E q [63:0] $end
$upscope $end


$scope module Registro_[14].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 F enable $end
$var reg 64 G q [63:0] $end
$upscope $end


$scope module Registro_[15].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 H enable $end
$var reg 64 I q [63:0] $end
$upscope $end


$scope module Registro_[16].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 J enable $end
$var reg 64 K q [63:0] $end
$upscope $end


$scope module Registro_[17].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 L enable $end
$var reg 64 M q [63:0] $end
$upscope $end


$scope module Registro_[18].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 N enable $end
$var reg 64 O q [63:0] $end
$upscope $end


$scope module Registro_[19].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 P enable $end
$var reg 64 Q q [63:0] $end
$upscope $end


$scope module Registro_[20].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 R enable $end
$var reg 64 S q [63:0] $end
$upscope $end


$scope module Registro_[21].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 T enable $end
$var reg 64 U q [63:0] $end
$upscope $end


$scope module Registro_[22].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 V enable $end
$var reg 64 W q [63:0] $end
$upscope $end


$scope module Registro_[23].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 X enable $end
$var reg 64 Y q [63:0] $end
$upscope $end


$scope module Registro_[24].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 Z enable $end
$var reg 64 [ q [63:0] $end
$upscope $end


$scope module Registro_[25].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 \ enable $end
$var reg 64 ] q [63:0] $end
$upscope $end


$scope module Registro_[26].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 ^ enable $end
$var reg 64 _ q [63:0] $end
$upscope $end


$scope module Registro_[27].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 ` enable $end
$var reg 64 a q [63:0] $end
$upscope $end


$scope module Registro_[28].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 b enable $end
$var reg 64 c q [63:0] $end
$upscope $end


$scope module Registro_[29].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 d enable $end
$var reg 64 e q [63:0] $end
$upscope $end


$scope module Registro_[30].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 f enable $end
$var reg 64 g q [63:0] $end
$upscope $end


$scope module Registro_[31].Registro $end
$var wire 64 $ data [63:0] $end
$var wire 1 ' clk $end
$var wire 1 & rst $end
$var wire 1 h enable $end
$var reg 64 i q [63:0] $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
b0000000000000000000000000000000000000000000000000000000000000000 ?
b0000000000000000000000000000000000000000000000000000000000000000 A
b0000000000000000000000000000000000000000000000000000000000000000 C
b0000000000000000000000000000000000000000000000000000000000000000 E
b0000000000000000000000000000000000000000000000000000000000000000 G
b0000000000000000000000000000000000000000000000000000000000000000 I
b0000000000000000000000000000000000000000000000000000000000000000 K
b0000000000000000000000000000000000000000000000000000000000000000 M
b0000000000000000000000000000000000000000000000000000000000000000 O
b0000000000000000000000000000000000000000000000000000000000000000 Q
b0000000000000000000000000000000000000000000000000000000000000000 S
b0000000000000000000000000000000000000000000000000000000000000000 U
b0000000000000000000000000000000000000000000000000000000000000000 W
b0000000000000000000000000000000000000000000000000000000000000000 Y
b0000000000000000000000000000000000000000000000000000000000000000 [
b0000000000000000000000000000000000000000000000000000000000000000 ]
b0000000000000000000000000000000000000000000000000000000000000000 _
b0000000000000000000000000000000000000000000000000000000000000000 a
b0000000000000000000000000000000000000000000000000000000000000000 c
b0000000000000000000000000000000000000000000000000000000000000000 e
b0000000000000000000000000000000000000000000000000000000000000000 /
b0000000000000000000000000000000000000000000000000000000000000000 g
b0000000000000000000000000000000000000000000000000000000000000000 i
b0000000000000000000000000000000000000000000000000000000000000000 1
b0000000000000000000000000000000000000000000000000000000000000000 3
b0000000000000000000000000000000000000000000000000000000000000000 5
b0000000000000000000000000000000000000000000000000000000000000000 7
b0000000000000000000000000000000000000000000000000000000000000000 9
b0000000000000000000000000000000000000000000000000000000000000000 ;
b0000000000000000000000000000000000000000000000000000000000000000 =
b0000000000000000000000000000000000000000000000000000000000000000 (
b0000000000000000000000000000000000000000000000000000000000000000 )
b0000000000000000000000000000000000000000000000000000000000000000 -
b00000 !
b00000 "
b00000 #
b0000000000000000000000000000000000000000000000000000000000000000 $
0%
1&
0'
b0000000000000000000000000000000000000000000000000000000000000000 *
b0000000000000000000000000000000000000000000000000000000000000000 +
0,
0.
00
02
04
06
08
0:
0<
0>
0@
0B
0D
0F
0H
0J
0L
0N
0P
0R
0T
0V
0X
0Z
0\
0^
0`
0b
0d
0f
0h
$end
#10000
1'
#20000
0&
1%
0'
#30000
1'
#40000
b00001 #
b0000000000000000000000000000000000000000000000000000000000001010 $
0'
1,
#50000
1'
b0000000000000000000000000000000000000000000000000000000000001010 -
#60000
b00010 #
b0000000000000000000000000000000000000000000000000000000000010100 $
0'
1.
0,
#70000
1'
b0000000000000000000000000000000000000000000000000000000000010100 /
#80000
b00011 #
b0000000000000000000000000000000000000000000000000000000000011110 $
0'
10
0.
#90000
1'
b0000000000000000000000000000000000000000000000000000000000011110 1
#100000
b00100 #
b0000000000000000000000000000000000000000000000000000000000101000 $
0'
12
00
#110000
1'
b0000000000000000000000000000000000000000000000000000000000101000 3
#120000
b00101 #
b0000000000000000000000000000000000000000000000000000000000110010 $
0'
14
02
#130000
1'
b0000000000000000000000000000000000000000000000000000000000110010 5
#140000
b00110 #
b0000000000000000000000000000000000000000000000000000000000111100 $
0'
16
04
#150000
1'
b0000000000000000000000000000000000000000000000000000000000111100 7
#160000
b00001 !
b00010 "
0'
b0000000000000000000000000000000000000000000000000000000000001010 *
b0000000000000000000000000000000000000000000000000000000000001010 (
b0000000000000000000000000000000000000000000000000000000000010100 +
b0000000000000000000000000000000000000000000000000000000000010100 )
#170000
1'
#180000
b00011 !
b00100 "
0%
b0000000000000000000000000000000000000000000000000000000000000001 $
b00001 #
0'
06
b0000000000000000000000000000000000000000000000000000000000011110 *
b0000000000000000000000000000000000000000000000000000000000011110 (
b0000000000000000000000000000000000000000000000000000000000101000 +
b0000000000000000000000000000000000000000000000000000000000101000 )
#190000
1'
#200000
b0000000000000000000000000000000000000000000000000000000000000010 $
b00010 #
0'
#210000
1'
#220000
b00101 !
b00110 "
b0000000000000000000000000000000000000000000000000000000000000011 $
b00011 #
0'
b0000000000000000000000000000000000000000000000000000000000110010 *
b0000000000000000000000000000000000000000000000000000000000110010 (
b0000000000000000000000000000000000000000000000000000000000111100 +
b0000000000000000000000000000000000000000000000000000000000111100 )
#230000
1'
#240000
b0000000000000000000000000000000000000000000000000000000000000100 $
b00100 #
0'
#250000
1'
#260000
b00001 !
b00010 "
0'
b0000000000000000000000000000000000000000000000000000000000001010 *
b0000000000000000000000000000000000000000000000000000000000001010 (
b0000000000000000000000000000000000000000000000000000000000010100 +
b0000000000000000000000000000000000000000000000000000000000010100 )
#270000
1'
#280000
0'
#290000
1'
