/* Generated by Yosys 0.53+81 (git sha1 378add372, g++ 14.2.0-19ubuntu2 -fPIC -O3) */

/* hdlname = "SOC_flash" */
/* top =  1  */
/* src = "SOC_flash.v:1.1-166.10" */
module SOC_flash(clk, resetn, spi_mosi, spi_miso, spi_cs_n, spi_clk, LEDS, RXD, TXD);
  /* hdlname = "CPU Bimm" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:75.14-75.18" */
  wire [31:0] \CPU.Bimm ;
  /* hdlname = "CPU Iimm" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:72.14-72.18" */
  wire [31:0] \CPU.Iimm ;
  /* hdlname = "CPU Jimm" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:76.14-76.18" */
  wire [31:0] \CPU.Jimm ;
  /* hdlname = "CPU PC" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:194.26-194.28" */
  wire [23:0] \CPU.PC ;
  wire \CPU.PC_TRELLIS_FF_Q_10_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  wire \CPU.PC_TRELLIS_FF_Q_11_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_12_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_13_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_14_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_15_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_16_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_17_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_18_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z ;
  wire \CPU.PC_TRELLIS_FF_Q_19_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_1_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_20_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_21_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_22_CE ;
  wire \CPU.PC_TRELLIS_FF_Q_22_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_2_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_3_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_4_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D ;
  wire \CPU.PC_TRELLIS_FF_Q_5_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_6_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_3_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_7_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_B_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_8_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_9_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "CPU PCplus4" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:198.26-198.33" */
  wire [23:0] \CPU.PCplus4 ;
  /* hdlname = "CPU PCplusImm" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:203.26-203.35" */
  wire [23:0] \CPU.PCplusImm ;
  /* hdlname = "CPU Simm" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:74.14-74.18" */
  wire [31:0] \CPU.Simm ;
  /* hdlname = "CPU Uimm" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:71.14-71.18" */
  wire [31:0] \CPU.Uimm ;
  /* hdlname = "CPU aluIn1" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:115.16-115.22" */
  wire [31:0] \CPU.aluIn1 ;
  /* hdlname = "CPU aluReg" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:122.16-122.22" */
  wire [31:0] \CPU.aluReg ;
  wire \CPU.aluReg_TRELLIS_FF_Q_10_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_11_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_12_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_13_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_14_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_15_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_16_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_17_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_18_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_19_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_1_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_20_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_21_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_22_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_23_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_24_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_25_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_26_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_27_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_28_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_29_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_2_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_30_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_31_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C ;
  wire \CPU.aluReg_TRELLIS_FF_Q_3_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_4_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_5_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_6_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_7_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_8_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_9_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* hdlname = "CPU aluShamt" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:123.16-123.24" */
  wire [4:0] \CPU.aluShamt ;
  wire \CPU.aluShamt_TRELLIS_FF_Q_1_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z_C ;
  wire \CPU.aluShamt_TRELLIS_FF_Q_2_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluShamt_TRELLIS_FF_Q_3_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C ;
  wire \CPU.aluShamt_TRELLIS_FF_Q_4_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_C_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z ;
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* hdlname = "CPU aluWr" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:126.8-126.13" */
  wire \CPU.aluWr ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.aluWr_LUT4_B_Z ;
  wire \CPU.aluWr_LUT4_B_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.aluWr_TRELLIS_FF_Q_LSR ;
  /* hdlname = "CPU clk" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:38.12-38.15" */
  wire \CPU.clk ;
  /* hdlname = "CPU cycles" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:510.16-510.22" */
  wire [31:0] \CPU.cycles ;
  /* force_downto = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.36-512.46|/usr/local/bin/../share/yosys/techmap.v:270.23-270.24" */
  wire [31:0] \CPU.cycles_TRELLIS_FF_Q_31_DI ;
  /* force_downto = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.36-512.46|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" */
  wire [31:0] \CPU.cycles_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_C0 ;
  /* hdlname = "CPU instr" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:195.16-195.21" */
  wire [31:2] \CPU.instr ;
  /* hdlname = "CPU isALU" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:91.9-91.14" */
  wire \CPU.isALU ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.isALU_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_3_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.isALU_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z ;
  /* hdlname = "CPU isJAL" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:85.9-85.14" */
  wire \CPU.isJAL ;
  wire \CPU.isJAL_TRELLIS_FF_Q_CE ;
  /* hdlname = "CPU mem_addr" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:40.22-40.30" */
  wire [31:0] \CPU.mem_addr ;
  /* hdlname = "CPU mem_rdata" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:43.18-43.27" */
  wire [31:0] \CPU.mem_rdata ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.mem_rdata_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.mem_rdata_LUT4_B_Z ;
  /* hdlname = "CPU mem_rstrb" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:44.16-44.25" */
  wire \CPU.mem_rstrb ;
  /* force_downto = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:0.0-0.0|cores/cpu/femtorv32_quark_V2.v:378.6-438.13|/usr/local/bin/../share/yosys/techmap.v:579.19-579.22" */
  wire [0:0] \CPU.mem_rstrb_TRELLIS_FF_Q_DI ;
  wire \CPU.mem_rstrb_TRELLIS_FF_Q_LSR ;
  /* hdlname = "CPU mem_wbusy" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:46.12-46.21" */
  wire \CPU.mem_wbusy ;
  /* hdlname = "CPU mem_wdata" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:41.18-41.27" */
  wire [31:0] \CPU.mem_wdata ;
  /* hdlname = "CPU mem_wmask" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:42.22-42.31" */
  wire [3:0] \CPU.mem_wmask ;
  /* src = "cores/cpu/femtorv32_quark_V2.v:405.23-405.49" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/cpu/femtorv32_quark_V2.v:405.23-405.49" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_2_DI ;
  /* src = "cores/cpu/femtorv32_quark_V2.v:405.23-405.49" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_3_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.mem_wmask_TRELLIS_FF_Q_3_DI_LUT4_Z_D ;
  /* src = "cores/cpu/femtorv32_quark_V2.v:405.23-405.49" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_2_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_3_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* hdlname = "CPU rdId" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:63.13-63.17" */
  wire [4:0] \CPU.rdId ;
  wire [31:0] \CPU.registerFile[0] ;
  wire [31:0] \CPU.registerFile[10] ;
  wire [31:0] \CPU.registerFile[11] ;
  wire [31:0] \CPU.registerFile[12] ;
  wire [31:0] \CPU.registerFile[13] ;
  wire [31:0] \CPU.registerFile[14] ;
  wire [31:0] \CPU.registerFile[15] ;
  wire [31:0] \CPU.registerFile[16] ;
  wire [31:0] \CPU.registerFile[17] ;
  wire [31:0] \CPU.registerFile[18] ;
  wire [31:0] \CPU.registerFile[19] ;
  wire [31:0] \CPU.registerFile[1] ;
  wire [31:0] \CPU.registerFile[20] ;
  wire [31:0] \CPU.registerFile[21] ;
  wire [31:0] \CPU.registerFile[22] ;
  wire [31:0] \CPU.registerFile[23] ;
  wire [31:0] \CPU.registerFile[24] ;
  wire [31:0] \CPU.registerFile[25] ;
  wire [31:0] \CPU.registerFile[26] ;
  wire [31:0] \CPU.registerFile[27] ;
  wire [31:0] \CPU.registerFile[28] ;
  wire [31:0] \CPU.registerFile[29] ;
  wire [31:0] \CPU.registerFile[2] ;
  wire [31:0] \CPU.registerFile[30] ;
  wire [31:0] \CPU.registerFile[31] ;
  wire [31:0] \CPU.registerFile[3] ;
  wire [31:0] \CPU.registerFile[4] ;
  wire [31:0] \CPU.registerFile[5] ;
  wire [31:0] \CPU.registerFile[6] ;
  wire [31:0] \CPU.registerFile[7] ;
  wire [31:0] \CPU.registerFile[8] ;
  wire [31:0] \CPU.registerFile[9] ;
  /* hdlname = "CPU reset" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:48.12-48.17" */
  wire \CPU.reset ;
  /* hdlname = "CPU rs1" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:98.15-98.18" */
  wire [31:0] \CPU.rs1 ;
  wire [31:0] \CPU.rs1_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* hdlname = "CPU rs2" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:99.15-99.18" */
  wire [31:0] \CPU.rs2 ;
  wire [31:0] \CPU.rs2_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* onehot = 32'd1 */
  wire [3:0] \CPU.state ;
  wire \CPU.state_TRELLIS_FF_Q_1_DI ;
  wire \CPU.state_TRELLIS_FF_Q_3_DI ;
  wire \CPU.state_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* hdlname = "CPU writeBack" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:308.8-308.17" */
  wire \CPU.writeBack ;
  /* hdlname = "CPU writeBackData" */
  /* src = "cores/cpu/femtorv32_quark_V2.v:220.16-220.29" */
  wire [31:0] \CPU.writeBackData ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_10_A ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_11_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_12_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_13_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_14_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_14_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_16_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_18_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z_1_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_19_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_1_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_20_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_2_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_3_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_4_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_4_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_5_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_6_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_7_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_9_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_1_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_2_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_A_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_3_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_3_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_3_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_4_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_4_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_4_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_5_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_5_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_6_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_6_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_C0_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBack_LUT4_C_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ;
  wire \CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBack_LUT4_C_2_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ;
  wire \CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBack_LUT4_C_3_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ;
  wire \CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \CPU.writeBack_LUT4_C_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ;
  wire \CPU.writeBack_LUT4_C_Z_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \CPU.writeBack_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  wire \CPU.writeBack_TRELLIS_FF_Q_LSR ;
  /* src = "SOC_flash.v:8.23-8.27" */
  output LEDS;
  wire LEDS;
  /* src = "cores/uart/perip_uart.v:40.15-40.24" */
  wire LEDS_TRELLIS_FF_Q_CE;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A;
  wire LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z;
  wire [23:0] RAM_rdata;
  /* src = "SOC_flash.v:9.16-9.19" */
  input RXD;
  wire RXD;
  /* src = "SOC_flash.v:10.17-10.20" */
  output TXD;
  wire TXD;
  /* src = "SOC_flash.v:77.16-77.28" */
  wire [31:0] bin2bcd_dout;
  /* src = "SOC_flash.v:2.16-2.19" */
  input clk;
  wire clk;
  /* src = "SOC_flash.v:76.16-76.24" */
  wire [31:0] div_dout;
  /* src = "SOC_flash.v:78.16-78.26" */
  wire [31:0] dpram_dout;
  /* src = "SOC_flash.v:74.16-74.25" */
  wire [31:0] gpio_dout;
  /* hdlname = "mapped_spi_flash CLK" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:12.24-12.27" */
  wire \mapped_spi_flash.CLK ;
  /* hdlname = "mapped_spi_flash CS_N" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:13.24-13.28" */
  wire \mapped_spi_flash.CS_N ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mapped_spi_flash.CS_N_LUT4_C_Z ;
  wire \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  /* hdlname = "mapped_spi_flash MISO" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:15.24-15.28" */
  wire \mapped_spi_flash.MISO ;
  /* hdlname = "mapped_spi_flash MOSI" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:14.24-14.28" */
  wire \mapped_spi_flash.MOSI ;
  /* hdlname = "mapped_spi_flash clk" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:4.24-4.27" */
  wire \mapped_spi_flash.clk ;
  /* hdlname = "mapped_spi_flash cmd_addr" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:19.15-19.23" */
  wire [31:0] \mapped_spi_flash.cmd_addr ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_SD_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_SD_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_PFUMX_ALUT_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_PFUMX_ALUT_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_D ;
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ;
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_Z ;
  /* hdlname = "mapped_spi_flash rcv_bitcount" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:20.15-20.27" */
  wire [5:0] \mapped_spi_flash.rcv_bitcount ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_BLUT ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [0:0] \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* hdlname = "mapped_spi_flash rcv_data" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:21.15-21.23" */
  wire [31:0] \mapped_spi_flash.rcv_data ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ;
  /* hdlname = "mapped_spi_flash rdata" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:8.24-8.29" */
  wire [31:0] \mapped_spi_flash.rdata ;
  /* hdlname = "mapped_spi_flash rstrb" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:5.24-5.29" */
  wire \mapped_spi_flash.rstrb ;
  /* hdlname = "mapped_spi_flash snd_bitcount" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:18.15-18.27" */
  wire [5:0] \mapped_spi_flash.snd_bitcount ;
  /* force_downto = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:45.29-45.48|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" */
  wire [5:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z ;
  /* hdlname = "mapped_spi_flash word_address" */
  /* src = "cores/spi_flash/MappedSPIFlash.v:6.24-6.36" */
  wire [19:0] \mapped_spi_flash.word_address ;
  /* src = "SOC_flash.v:12.16-12.24" */
  wire [31:0] mem_addr;
  /* src = "SOC_flash.v:13.16-13.25" */
  wire [31:0] mem_rdata;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_1_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_1_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_2_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_2_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_3_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_3_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_4_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_4_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_5_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_5_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_6_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_6_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_7_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_7_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire mem_rdata_L6MUX21_Z_D0;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire mem_rdata_L6MUX21_Z_D1;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_10_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_10_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_11_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_11_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_12_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_12_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_13_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_13_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_14_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_14_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_15_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_15_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_16_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_16_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_17_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_17_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_18_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_18_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_19_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_19_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_1_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_1_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_20_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_20_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_21_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_21_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_2_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_2_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_3_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_3_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_4_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_4_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_5_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_5_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_6_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_6_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_7_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_7_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_8_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_8_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_9_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_9_BLUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire mem_rdata_PFUMX_Z_ALUT;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire mem_rdata_PFUMX_Z_BLUT;
  /* src = "SOC_flash.v:14.9-14.18" */
  wire mem_rstrb;
  /* src = "SOC_flash.v:15.16-15.25" */
  wire [31:0] mem_wdata;
  /* src = "SOC_flash.v:16.16-16.25" */
  wire [3:0] mem_wmask;
  /* hdlname = "mult1 A" */
  /* src = "cores/mult/perip_mult.v:14.12-14.13" */
  wire [15:0] \mult1.A ;
  /* hdlname = "mult1 B" */
  /* src = "cores/mult/perip_mult.v:15.12-15.13" */
  wire [15:0] \mult1.B ;
  /* hdlname = "mult1 addr" */
  /* src = "cores/mult/perip_mult.v:7.16-7.20" */
  wire [4:0] \mult1.addr ;
  /* hdlname = "mult1 clk" */
  /* src = "cores/mult/perip_mult.v:3.9-3.12" */
  wire \mult1.clk ;
  /* hdlname = "mult1 d_in" */
  /* src = "cores/mult/perip_mult.v:5.16-5.20" */
  wire [15:0] \mult1.d_in ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_in_LUT4_Z_D ;
  /* hdlname = "mult1 d_out" */
  /* src = "cores/mult/perip_mult.v:10.20-10.25" */
  wire [31:0] \mult1.d_out ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_10_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_11_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_12_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_13_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI_LUT4_Z_D ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_3_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_15_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_16_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_17_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_D ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_B ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_D ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_Z ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_19_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_20_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_21_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_22_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_23_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_24_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_25_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_26_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [6:0] \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2_Z_PFUMX_ALUT_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_3_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_Z_PFUMX_ALUT_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1_Z_PFUMX_ALUT_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_1_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI_LUT4_Z_D ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_2_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_28_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_29_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_2_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_30_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_1_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z_TRELLIS_FF_Q_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_31_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_BLUT ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_3_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_4_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_5_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_6_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_7_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_8_DI ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_2_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_BLUT ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_CE ;
  /* src = "cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "mult1 init" */
  /* src = "cores/mult/perip_mult.v:16.5-16.9" */
  wire \mult1.init ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mult1.init_LUT4_D_Z_LUT4_A_B ;
  /* force_downto = 32'd1 */
  /* src = "cores/mult/mult.v:0.0-0.0|cores/mult/mult.v:39.3-89.10|/usr/local/bin/../share/yosys/techmap.v:576.21-576.22" */
  wire [2:0] \mult1.init_LUT4_D_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_LUT4_D_Z_LUT4_B_A ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.init_LUT4_D_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.init_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.init_LUT4_D_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_LUT4_D_Z_PFUMX_Z_C0 ;
  wire \mult1.init_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z ;
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:49.29-49.48|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" */
  wire [5:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.66-157.68" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.50-157.52" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.22-157.24" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.18-157.20" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.54-157.56" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.30-157.32" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.26-157.28" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.70-157.72" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.58-157.60" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.38-157.40" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.34-157.36" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.62-157.64" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.46-157.48" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:157.42-157.44" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_1_CE ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [5:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_D ;
  /* hdlname = "mult1 mult1 A" */
  /* src = "cores/mult/mult.v:21.12-21.13" */
  wire [15:0] \mult1.mult1.A ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_10_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_11_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_12_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_13_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_14_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_2_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_3_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_4_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_5_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_6_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_7_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_8_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_9_DI ;
  wire \mult1.mult1.A_TRELLIS_FF_Q_CE ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_DI ;
  /* hdlname = "mult1 mult1 B" */
  /* src = "cores/mult/mult.v:22.12-22.13" */
  wire [15:0] \mult1.mult1.B ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_10_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_11_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_12_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_13_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_14_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_15_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_1_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_2_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_3_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_4_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_5_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_6_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_7_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_8_DI ;
  /* src = "cores/mult/mult.v:32.1-91.4" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_9_DI ;
  wire \mult1.mult1.B_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 clk" */
  /* src = "cores/mult/mult.v:3.21-3.24" */
  wire \mult1.mult1.clk ;
  /* hdlname = "mult1 mult1 count" */
  /* src = "cores/mult/mult.v:30.12-30.17" */
  wire [4:0] \mult1.mult1.count ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \mult1.mult1.count_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "cores/mult/mult.v:84.14-84.22|/usr/local/bin/../share/yosys/techmap.v:266.22-266.23" */
  wire [4:0] \mult1.mult1.count_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \mult1.mult1.count_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 init" */
  /* src = "cores/mult/mult.v:5.21-5.25" */
  wire \mult1.mult1.init ;
  /* hdlname = "mult1 mult1 op_A" */
  /* src = "cores/mult/mult.v:9.21-9.25" */
  wire [15:0] \mult1.mult1.op_A ;
  /* hdlname = "mult1 mult1 op_B" */
  /* src = "cores/mult/mult.v:10.21-10.25" */
  wire [15:0] \mult1.mult1.op_B ;
  /* hdlname = "mult1 rd" */
  /* src = "cores/mult/perip_mult.v:8.9-8.11" */
  wire \mult1.rd ;
  /* src = "SOC_flash.v:75.16-75.25" */
  wire [31:0] mult_dout;
  /* hdlname = "per_uart addr" */
  /* src = "cores/uart/perip_uart.v:9.16-9.20" */
  wire [4:0] \per_uart.addr ;
  /* hdlname = "per_uart clk" */
  /* src = "cores/uart/perip_uart.v:5.11-5.14" */
  wire \per_uart.clk ;
  /* hdlname = "per_uart d_in" */
  /* src = "cores/uart/perip_uart.v:7.17-7.21" */
  wire [31:0] \per_uart.d_in ;
  /* hdlname = "per_uart d_in_uart" */
  /* src = "cores/uart/perip_uart.v:20.11-20.20" */
  wire [7:0] \per_uart.d_in_uart ;
  /* src = "cores/uart/perip_uart.v:39.15-39.24" */
  wire \per_uart.d_in_uart_TRELLIS_FF_Q_CE ;
  /* hdlname = "per_uart d_out" */
  /* src = "cores/uart/perip_uart.v:12.22-12.27" */
  wire [31:0] \per_uart.d_out ;
  /* force_downto = 32'd1 */
  /* src = "cores/uart/perip_uart.v:0.0-0.0|cores/uart/perip_uart.v:46.2-50.9|/usr/local/bin/../share/yosys/techmap.v:579.19-579.22" */
  wire [9:0] \per_uart.d_out_TRELLIS_FF_Q_7_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.34-141.36" */
  wire \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0 ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.22-141.24" */
  wire \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.18-141.20" */
  wire \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.38-141.40" */
  wire \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1 ;
  wire \per_uart.d_out_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart ledout" */
  /* src = "cores/uart/perip_uart.v:15.16-15.22" */
  wire \per_uart.ledout ;
  /* hdlname = "per_uart rd" */
  /* src = "cores/uart/perip_uart.v:10.11-10.13" */
  wire \per_uart.rd ;
  /* hdlname = "per_uart rx_avail" */
  /* src = "cores/uart/perip_uart.v:25.6-25.14" */
  wire \per_uart.rx_avail ;
  /* hdlname = "per_uart rx_data" */
  /* src = "cores/uart/perip_uart.v:22.12-22.19" */
  wire [7:0] \per_uart.rx_data ;
  /* hdlname = "per_uart rx_error" */
  /* src = "cores/uart/perip_uart.v:24.6-24.14" */
  wire \per_uart.rx_error ;
  /* hdlname = "per_uart tx_busy" */
  /* src = "cores/uart/perip_uart.v:23.6-23.13" */
  wire \per_uart.tx_busy ;
  /* hdlname = "per_uart uart0 clk" */
  /* src = "cores/uart/uart.v:10.21-10.24" */
  wire \per_uart.uart0.clk ;
  /* hdlname = "per_uart uart0 enable16_counter" */
  /* src = "cores/uart/uart.v:29.12-29.28" */
  wire [15:0] \per_uart.uart0.enable16_counter ;
  wire \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_ack" */
  /* src = "cores/uart/uart.v:18.21-18.27" */
  wire \per_uart.uart0.rx_ack ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.rx_ack_LUT4_A_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.rx_ack_LUT4_C_Z ;
  /* hdlname = "per_uart uart0 rx_avail" */
  /* src = "cores/uart/uart.v:16.21-16.29" */
  wire \per_uart.uart0.rx_avail ;
  /* force_downto = 32'd1 */
  /* src = "cores/uart/perip_uart.v:0.0-0.0|cores/uart/perip_uart.v:46.2-50.9|/usr/local/bin/../share/yosys/techmap.v:584.28-584.35" */
  /* unused_bits = "7 17" */
  wire [19:0] \per_uart.uart0.rx_avail_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \per_uart.uart0.rx_avail_LUT4_C_D ;
  wire \per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ;
  wire \per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart0 rx_bitcount" */
  /* src = "cores/uart/uart.v:63.11-63.22" */
  wire [3:0] \per_uart.uart0.rx_bitcount ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "per_uart uart0 rx_busy" */
  /* src = "cores/uart/uart.v:61.11-61.18" */
  wire \per_uart.uart0.rx_busy ;
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "per_uart uart0 rx_count16" */
  /* src = "cores/uart/uart.v:62.11-62.21" */
  wire [3:0] \per_uart.uart0.rx_count16 ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "per_uart uart0 rx_data" */
  /* src = "cores/uart/uart.v:15.21-15.28" */
  wire [7:0] \per_uart.uart0.rx_data ;
  /* hdlname = "per_uart uart0 rx_error" */
  /* src = "cores/uart/uart.v:17.21-17.29" */
  wire \per_uart.uart0.rx_error ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.30-141.32" */
  wire \per_uart.uart0.rx_error_LUT4_B_Z ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:141.26-141.28" */
  wire \per_uart.uart0.rx_error_LUT4_B_Z_PFUMX_ALUT_BLUT ;
  wire \per_uart.uart0.rx_error_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart0 rxd_reg" */
  /* src = "cores/uart/uart.v:64.11-64.18" */
  wire [7:0] \per_uart.uart0.rxd_reg ;
  wire \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ;
  /* hdlname = "per_uart uart0 tx_bitcount" */
  /* src = "cores/uart/uart.v:118.11-118.22" */
  wire [3:0] \per_uart.uart0.tx_bitcount ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "per_uart uart0 tx_busy" */
  /* src = "cores/uart/uart.v:21.21-21.28" */
  wire \per_uart.uart0.tx_busy ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \per_uart.uart0.tx_busy_LUT4_D_Z ;
  wire \per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart0 tx_count16" */
  /* src = "cores/uart/uart.v:119.11-119.21" */
  wire [3:0] \per_uart.uart0.tx_count16 ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  /* hdlname = "per_uart uart0 tx_data" */
  /* src = "cores/uart/uart.v:19.21-19.28" */
  wire [7:0] \per_uart.uart0.tx_data ;
  /* hdlname = "per_uart uart0 tx_wr" */
  /* src = "cores/uart/uart.v:20.21-20.26" */
  wire \per_uart.uart0.tx_wr ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \per_uart.uart0.tx_wr_LUT4_A_C ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \per_uart.uart0.tx_wr_LUT4_A_D ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \per_uart.uart0.tx_wr_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B ;
  /* hdlname = "per_uart uart0 txd_reg" */
  /* src = "cores/uart/uart.v:120.11-120.18" */
  wire [7:0] \per_uart.uart0.txd_reg ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart0 uart_rxd" */
  /* src = "cores/uart/uart.v:12.21-12.29" */
  wire \per_uart.uart0.uart_rxd ;
  /* hdlname = "per_uart uart0 uart_rxd1" */
  /* src = "cores/uart/uart.v:49.5-49.14" */
  wire \per_uart.uart0.uart_rxd1 ;
  /* hdlname = "per_uart uart0 uart_rxd2" */
  /* src = "cores/uart/uart.v:50.5-50.14" */
  wire \per_uart.uart0.uart_rxd2 ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \per_uart.uart0.uart_rxd2_LUT4_C_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [2:0] \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "cores/uart/uart.v:39.23-39.43|/usr/local/bin/../share/yosys/techmap.v:270.26-270.27" */
  wire [15:0] \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [1:0] \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D ;
  /* hdlname = "per_uart uart0 uart_txd" */
  /* src = "cores/uart/uart.v:13.21-13.29" */
  wire \per_uart.uart0.uart_txd ;
  wire \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart_ctrl" */
  /* src = "cores/uart/perip_uart.v:21.11-21.20" */
  wire [7:0] \per_uart.uart_ctrl ;
  /* hdlname = "per_uart uart_rx" */
  /* src = "cores/uart/perip_uart.v:14.12-14.19" */
  wire \per_uart.uart_rx ;
  /* hdlname = "per_uart uart_tx" */
  /* src = "cores/uart/perip_uart.v:13.12-13.19" */
  wire \per_uart.uart_tx ;
  /* src = "SOC_flash.v:36.10-36.12" */
  wire rd;
  /* src = "SOC_flash.v:3.16-3.22" */
  input resetn;
  wire resetn;
  wire resetn_LUT4_D_Z;
  /* src = "SOC_flash.v:7.18-7.25" */
  output spi_clk;
  wire spi_clk;
  /* src = "SOC_flash.v:6.18-6.26" */
  output spi_cs_n;
  wire spi_cs_n;
  /* src = "SOC_flash.v:5.18-5.26" */
  input spi_miso;
  wire spi_miso;
  /* src = "SOC_flash.v:4.18-4.26" */
  output spi_mosi;
  wire spi_mosi;
  wire [9:0] uart_dout;
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_1  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_10  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_10_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc333)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [13]),
    .C(\CPU.PC [12]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [13]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'heee8)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.PC [12]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_11  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_11_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0fc)
  ) \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_12  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_12_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_13  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_13_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 [3]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_14  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_14_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 [3]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_15  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_15_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_16  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_16_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_B [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_14_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_B [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_17  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_17_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_18  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_18_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf303)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hcf0f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he187)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.rs1 [5]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.aluReg [5]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2db4)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h287d)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [5]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40c0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_B  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_D  (
    .A(\CPU.aluReg [4]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C [0]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc333)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [4]),
    .C(\CPU.PC [3]),
    .D(\CPU.PC [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4bd2)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D  (
    .A(\CPU.PC [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9555)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.PC [5]),
    .B(\CPU.PC [4]),
    .C(\CPU.PC [3]),
    .D(\CPU.PC [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[29]),
    .B(mem_rdata[13]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf751)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [5]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h7510)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [5]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f0c)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h51f3)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D  (
    .A(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.rs1 [7]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00f2)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .B(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [25]),
    .C(\CPU.rs2 [5]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf330)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D  (
    .A(1'h0),
    .B(\CPU.rs1 [7]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h7510)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [5]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf751)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [5]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h7510)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [5]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h7510)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [5]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1248)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D  (
    .A(\CPU.rs1 [9]),
    .B(\CPU.rs1 [8]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [8]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0517)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [6]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0517)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [6]),
    .B(\CPU.rs1 [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z  (
    .A(\CPU.instr [28]),
    .B(\CPU.rs2 [8]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [9]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [27]),
    .C(\CPU.rs2 [7]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hc399)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [12]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h99c3)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [12]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [28]),
    .C(\CPU.rs2 [8]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.aluReg [6]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h084c)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [5]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [26]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [26]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h5355)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [26]),
    .B(\CPU.rs2 [6]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h3555)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [26]),
    .B(\CPU.rs2 [6]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'haaa8)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h8880)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'heeea)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'ha888)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfeee)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'heaaa)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.instr [25]),
    .B(\CPU.rs2 [5]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [24]),
    .C(\CPU.rs2 [4]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z_LUT4_Z_2  (
    .A(\CPU.instr [25]),
    .B(\CPU.rs2 [5]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h840c)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc048)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_1  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_14_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_D  (
    .A(\CPU.aluReg [7]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [7]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_PFUMX_C0  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_Z ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z_LUT4_C_1_Z ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [6]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [26]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [25]),
    .C(\CPU.PC [5]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0fc)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D  (
    .A(1'h0),
    .B(\CPU.PC [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f03)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [28]),
    .C(\CPU.PC [8]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [28]),
    .C(\CPU.PC [8]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [27]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_19  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_19_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03f3)
  ) \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h303f)
  ) \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_2  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_20  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_20_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03f3)
  ) \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [2]),
    .D(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_21  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_21_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03f3)
  ) \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [2]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_22  (
    .CE(\CPU.PC_TRELLIS_FF_Q_22_CE ),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_22_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0cc)
  ) \CPU.PC_TRELLIS_FF_Q_22_CE_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hf0f9)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z  (
    .A(\CPU.PC [1]),
    .B(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hf751)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C  (
    .A(\CPU.PC [2]),
    .B(\CPU.PC [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_SD  (
    .D0(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1_Z ),
    .D1(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_Z ),
    .SD(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h08ae)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C  (
    .A(\CPU.PC [4]),
    .B(\CPU.PC [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h8aef)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C_1  (
    .A(\CPU.PC [4]),
    .B(\CPU.PC [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h55f3)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z  (
    .A(\CPU.instr [23]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [4]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h55f3)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_1  (
    .A(\CPU.instr [24]),
    .B(\CPU.instr [11]),
    .C(\CPU.instr [4]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0fc3)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [25]),
    .C(\CPU.PC [5]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C_Z ),
    .C0(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_C_1_Z ),
    .C0(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h55cf)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.instr [21]),
    .B(\CPU.instr [4]),
    .C(\CPU.instr [8]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h55cf)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.instr [22]),
    .B(\CPU.instr [4]),
    .C(\CPU.instr [9]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc00c)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'heccc)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h1333)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hfecc)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0133)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcf03)
  ) \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_2_C [1]),
    .D(\CPU.writeBackData_LUT4_Z_2_C [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_2_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_2_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_3  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_3_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_1_C [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff0c)
  ) \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_4  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_4_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h084c)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hd21e)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [18]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hf30c)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [18]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [18]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hf30c)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [18]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [19]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3200)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3c39)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hcc4c)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h30f0)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [0]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [18]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c44)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [16]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [18]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_5  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_5_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0fc)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h084c)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5a9a)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.rs1 [18]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.aluReg [18]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3200)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_6  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_6_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D  (
    .A(\CPU.cycles [17]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h70f0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h30b0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5f4c)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [17]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [17]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h6696)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [17]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [15]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3c39)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [14]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hf751)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.rs1 [13]),
    .B(\CPU.rs1 [12]),
    .C(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9555)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.PC [14]),
    .B(\CPU.PC [13]),
    .C(\CPU.PC [12]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [14]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h44c4)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A [2]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hf571)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [9]),
    .B(\CPU.rs1 [8]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h7150)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [9]),
    .B(\CPU.rs1 [8]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hf571)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [9]),
    .B(\CPU.rs1 [8]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hf571)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [9]),
    .B(\CPU.rs1 [8]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [0]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [0]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z  (
    .A(\CPU.aluReg [11]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [11]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h004d)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_3  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [4]),
    .C(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_3_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_3_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h30f3)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [15]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h50d4)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hc399)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [13]),
    .C(\CPU.rs2 [13]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h99c3)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [13]),
    .C(\CPU.rs2 [13]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc9c3)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B  (
    .A(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [0]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1  (
    .A(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h8880)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'haaa8)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'ha888)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'heeea)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'heaaa)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hfeee)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [19]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0103)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [11]),
    .B(\CPU.rs1 [9]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h153f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [11]),
    .B(\CPU.rs1 [9]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [11]),
    .B(\CPU.rs1 [9]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0015)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [11]),
    .B(\CPU.rs1 [9]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h8880)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'haaa8)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'ha888)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'heeea)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'heaaa)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hfeee)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h80e0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_LUT4_Z_1  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z_LUT4_Z_2  (
    .A(\CPU.rs1 [11]),
    .B(\CPU.rs1 [10]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'he187)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [24]),
    .B(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hc03f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hc03f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'he817)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.rs1 [14]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hc03f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [14]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [14]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [14]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30f0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [14]),
    .C(\CPU.rs1 [14]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'he000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [13]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc399)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [15]),
    .C(\CPU.rs2 [15]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [14]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3c39)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hc399)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [16]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h99c3)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [16]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f03)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D  (
    .A(\CPU.aluReg [17]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [17]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'ha5c3)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [17]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.instr [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [17]),
    .C(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .D(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [18]),
    .C(\CPU.rs1 [18]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_3  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [19]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc088)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [16]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [16]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [16]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluReg [16]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h50d0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [2]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h51f3)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_7  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_7_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(\CPU.instr [13]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [16]),
    .B(\CPU.instr [16]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h781e)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z  (
    .A(\CPU.PC [15]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h157f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C  (
    .A(\CPU.PC [16]),
    .B(\CPU.PC [15]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [16]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [13]),
    .B(\CPU.PC [12]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hea80)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [13]),
    .B(\CPU.PC [12]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [13]),
    .B(\CPU.PC [12]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [13]),
    .B(\CPU.PC [12]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [14]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [15]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [16]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [15]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [18]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [19]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [19]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0e08)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_B  (
    .A(\CPU.PC [20]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h00fc)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_C  (
    .A(1'h0),
    .B(\CPU.PC [20]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [20]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc399)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.instr [31]),
    .B(\CPU.PC [21]),
    .C(\CPU.instr [21]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h080e)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_Z_2  (
    .A(\CPU.PC [18]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_C0  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_C_Z ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_B_Z ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [12]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [13]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hea80)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [11]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [11]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0a08)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [7]),
    .B(\CPU.PC [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [7]),
    .B(\CPU.PC [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0f0e)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [7]),
    .B(\CPU.PC [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0e0a)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [7]),
    .B(\CPU.PC [6]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [7]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [7]),
    .C(\CPU.PC [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h00fc)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [7]),
    .C(\CPU.PC [6]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [29]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [30]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5c5f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [20]),
    .B(\CPU.instr [4]),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [7]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h157f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [17]),
    .B(\CPU.PC [14]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0157)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [17]),
    .B(\CPU.PC [14]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [17]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [19]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [1]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf070)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hb030)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [16]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_8  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_8_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_9  (
    .CE(\CPU.state [1]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_9_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.PC [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_4_C [1]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_4_C [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_1  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_10  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [22]),
    .C(\CPU.aluReg [20]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_11  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [21]),
    .C(\CPU.aluReg [19]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_12  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [20]),
    .C(\CPU.aluReg [18]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_13  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [19]),
    .C(\CPU.aluReg [17]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_14  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [18]),
    .C(\CPU.aluReg [16]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_15  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [17]),
    .C(\CPU.aluReg [15]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_16  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_16_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [16]),
    .C(\CPU.aluReg [14]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_17  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_17_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [15]),
    .C(\CPU.aluReg [13]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_18  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_18_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [14]),
    .C(\CPU.aluReg [12]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_19  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_19_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [13]),
    .C(\CPU.aluReg [11]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [31]),
    .C(\CPU.aluReg [29]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_2  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_20  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_20_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [12]),
    .C(\CPU.aluReg [10]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_21  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_21_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [11]),
    .C(\CPU.aluReg [9]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_22  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_22_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [9]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [10]),
    .C(\CPU.aluReg [8]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_23  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_23_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_23_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [9]),
    .C(\CPU.aluReg [7]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_24  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_24_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_24_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [8]),
    .C(\CPU.aluReg [6]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_25  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_25_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_25_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [7]),
    .C(\CPU.aluReg [5]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_26  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_26_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_26_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [6]),
    .C(\CPU.aluReg [4]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_27  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_27_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_27_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [5]),
    .C(\CPU.aluReg [3]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_28  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_28_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_28_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [4]),
    .C(\CPU.aluReg [2]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_29  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_29_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_29_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [3]),
    .C(\CPU.aluReg [1]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [30]),
    .C(\CPU.aluReg [28]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_3  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_30  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_30_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_30_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [2]),
    .C(\CPU.aluReg [0]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_31  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_31_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hcc0a)
  ) \CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z  (
    .A(\CPU.aluReg [1]),
    .B(\CPU.rs1 [0]),
    .C(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_31_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [29]),
    .C(\CPU.aluReg [27]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_4  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [27]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [28]),
    .C(\CPU.aluReg [26]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_5  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [27]),
    .C(\CPU.aluReg [25]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_6  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [25]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [26]),
    .C(\CPU.aluReg [24]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_7  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [25]),
    .C(\CPU.aluReg [23]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_8  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [23]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [24]),
    .C(\CPU.aluReg [22]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_9  (
    .CE(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [23]),
    .C(\CPU.aluReg [21]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcc0f)
  ) \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [31]),
    .C(\CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h335f)
  ) \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.aluReg [31]),
    .B(\CPU.aluReg [30]),
    .C(\CPU.instr [30]),
    .D(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.aluShamt_TRELLIS_FF_Q  (
    .CE(\CPU.aluWr_LUT4_B_Z [1]),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.aluShamt [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.aluShamt_TRELLIS_FF_Q_1  (
    .CE(\CPU.aluWr_LUT4_B_Z [1]),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.aluShamt [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2c3c)
  ) \CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\CPU.aluShamt [4]),
    .B(\CPU.aluShamt [3]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z_C [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluShamt [2]),
    .C(\CPU.aluShamt [1]),
    .D(\CPU.aluShamt [0]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.aluShamt_TRELLIS_FF_Q_2  (
    .CE(\CPU.aluWr_LUT4_B_Z [1]),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.aluShamt [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h00a9)
  ) \CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluShamt [2]),
    .B(\CPU.aluShamt [1]),
    .C(\CPU.aluShamt [0]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluShamt [2]),
    .C(\CPU.aluShamt [1]),
    .D(\CPU.aluShamt [0]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.aluShamt_TRELLIS_FF_Q_3  (
    .CE(\CPU.aluWr_LUT4_B_Z [1]),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_3_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.aluShamt [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0999)
  ) \CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(\CPU.aluShamt [1]),
    .B(\CPU.aluShamt [0]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:155.4-176.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.aluShamt_TRELLIS_FF_Q_4  (
    .CE(\CPU.aluWr_LUT4_B_Z [1]),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_4_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.aluShamt [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluShamt [0]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h06f9)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C  (
    .A(\CPU.rs1 [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h80cc)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .B(\CPU.isALU ),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.mem_rdata [1]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3f00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f13)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.cycles [1]),
    .B(\CPU.PC [1]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00d0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2  (
    .A(\CPU.instr [13]),
    .B(\CPU.mem_rdata [1]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_D [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_D_LUT4_Z  (
    .A(mem_rdata[25]),
    .B(mem_rdata[9]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5723)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [1]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.aluReg [1]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [0]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h6000)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_C  (
    .A(\CPU.rs1 [2]),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_D  (
    .A(\CPU.aluReg [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.rs1 [2]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.instr [20]),
    .B(\CPU.rs2 [0]),
    .C(\CPU.rs1 [0]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [5]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_PFUMX_C0  (
    .ALUT(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z ),
    .BLUT(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z_LUT4_C_Z ),
    .C0(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [20]),
    .C(\CPU.rs2 [0]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3c)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluShamt [4]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluShamt [4]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [22]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [22]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h4575)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [22]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.rs2 [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h15d5)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [22]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.rs2 [2]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluShamt [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z_C [1]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \CPU.aluWr_LUT4_B  (
    .A(1'h0),
    .B(\CPU.aluWr ),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluWr_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluWr_LUT4_B_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\CPU.aluWr_LUT4_B_Z [1]),
    .Z(\CPU.aluWr_LUT4_B_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.aluWr_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.isALU ),
    .LSR(\CPU.aluWr_TRELLIS_FF_Q_LSR [0]),
    .Q(\CPU.aluWr )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.aluWr_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\CPU.state [1]),
    .Z(\CPU.aluWr_TRELLIS_FF_Q_LSR [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [31]),
    .LSR(1'h0),
    .Q(\CPU.cycles [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [30]),
    .LSR(1'h0),
    .Q(\CPU.cycles [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_10  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [21]),
    .LSR(1'h0),
    .Q(\CPU.cycles [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_11  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [20]),
    .LSR(1'h0),
    .Q(\CPU.cycles [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_12  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [19]),
    .LSR(1'h0),
    .Q(\CPU.cycles [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_13  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [18]),
    .LSR(1'h0),
    .Q(\CPU.cycles [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_14  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [17]),
    .LSR(1'h0),
    .Q(\CPU.cycles [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_15  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [16]),
    .LSR(1'h0),
    .Q(\CPU.cycles [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_16  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [15]),
    .LSR(1'h0),
    .Q(\CPU.cycles [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_17  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [14]),
    .LSR(1'h0),
    .Q(\CPU.cycles [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_18  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [13]),
    .LSR(1'h0),
    .Q(\CPU.cycles [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_19  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [12]),
    .LSR(1'h0),
    .Q(\CPU.cycles [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [29]),
    .LSR(1'h0),
    .Q(\CPU.cycles [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_20  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [11]),
    .LSR(1'h0),
    .Q(\CPU.cycles [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_21  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [10]),
    .LSR(1'h0),
    .Q(\CPU.cycles [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_22  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [9]),
    .LSR(1'h0),
    .Q(\CPU.cycles [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_23  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [8]),
    .LSR(1'h0),
    .Q(\CPU.cycles [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_24  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [7]),
    .LSR(1'h0),
    .Q(\CPU.cycles [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_25  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [6]),
    .LSR(1'h0),
    .Q(\CPU.cycles [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_26  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [5]),
    .LSR(1'h0),
    .Q(\CPU.cycles [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_27  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [4]),
    .LSR(1'h0),
    .Q(\CPU.cycles [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_28  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [3]),
    .LSR(1'h0),
    .Q(\CPU.cycles [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_29  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [2]),
    .LSR(1'h0),
    .Q(\CPU.cycles [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [28]),
    .LSR(1'h0),
    .Q(\CPU.cycles [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_30  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [1]),
    .LSR(1'h0),
    .Q(\CPU.cycles [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_31  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_31_DI [0]),
    .LSR(1'h0),
    .Q(\CPU.cycles [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.cycles_TRELLIS_FF_Q_31_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [0]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_31_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [27]),
    .LSR(1'h0),
    .Q(\CPU.cycles [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [26]),
    .LSR(1'h0),
    .Q(\CPU.cycles [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [25]),
    .LSR(1'h0),
    .Q(\CPU.cycles [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [24]),
    .LSR(1'h0),
    .Q(\CPU.cycles [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [23]),
    .LSR(1'h0),
    .Q(\CPU.cycles [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:512.4-512.47|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [22]),
    .LSR(1'h0),
    .Q(\CPU.cycles [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z  (
    .D0(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 ),
    .D1(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 ),
    .SD(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1  (
    .D0(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0 ),
    .D1(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1 ),
    .SD(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z  (
    .D0(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.cycles [26]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z  (
    .D0(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.cycles [26]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles [31]),
    .B(\CPU.cycles [30]),
    .C(\CPU.cycles [29]),
    .D(\CPU.cycles [28]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [31]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [26]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [30]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [30]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [26]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles [30]),
    .B(\CPU.cycles [29]),
    .C(\CPU.cycles [28]),
    .D(\CPU.cycles [27]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [30]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [18]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [19]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [1]),
    .D(\CPU.cycles [0]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_11  (
    .A(1'h0),
    .B(\CPU.cycles [2]),
    .C(\CPU.cycles [1]),
    .D(\CPU.cycles [0]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_12  (
    .A(\CPU.cycles [3]),
    .B(\CPU.cycles [2]),
    .C(\CPU.cycles [1]),
    .D(\CPU.cycles [0]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [4]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_14  (
    .A(1'h0),
    .B(\CPU.cycles [5]),
    .C(\CPU.cycles [4]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15  (
    .A(\CPU.cycles [6]),
    .B(\CPU.cycles [5]),
    .C(\CPU.cycles [4]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D_LUT4_Z  (
    .A(\CPU.cycles [3]),
    .B(\CPU.cycles [2]),
    .C(\CPU.cycles [1]),
    .D(\CPU.cycles [0]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [7]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_17  (
    .A(1'h0),
    .B(\CPU.cycles [8]),
    .C(\CPU.cycles [7]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18  (
    .A(\CPU.cycles [9]),
    .B(\CPU.cycles [8]),
    .C(\CPU.cycles [7]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D_LUT4_Z  (
    .A(\CPU.cycles [6]),
    .B(\CPU.cycles [5]),
    .C(\CPU.cycles [4]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [10]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.cycles [20]),
    .C(\CPU.cycles [19]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_20  (
    .A(1'h0),
    .B(\CPU.cycles [11]),
    .C(\CPU.cycles [10]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21  (
    .A(\CPU.cycles [12]),
    .B(\CPU.cycles [11]),
    .C(\CPU.cycles [10]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D_LUT4_Z  (
    .A(\CPU.cycles [9]),
    .B(\CPU.cycles [8]),
    .C(\CPU.cycles [7]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [13]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22_D_LUT4_Z  (
    .A(\CPU.cycles [12]),
    .B(\CPU.cycles [11]),
    .C(\CPU.cycles [10]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D [3]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [14]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24_D [2]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24  (
    .A(1'h0),
    .B(\CPU.cycles [15]),
    .C(\CPU.cycles [14]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24_D [2]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [13]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [16]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.cycles [15]),
    .C(\CPU.cycles [14]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24_D [2]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [17]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [16]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [21]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.cycles [22]),
    .C(\CPU.cycles [21]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(\CPU.cycles [23]),
    .B(\CPU.cycles [22]),
    .C(\CPU.cycles [21]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [25]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z  (
    .D0(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0 ),
    .D1(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1 ),
    .SD(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.cycles [19]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [20]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [20]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.cycles [19]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [20]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles [20]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles [24]),
    .B(\CPU.cycles [23]),
    .C(\CPU.cycles [22]),
    .D(\CPU.cycles [21]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [25]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [26]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_8  (
    .A(1'h0),
    .B(\CPU.cycles [27]),
    .C(\CPU.cycles [26]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_9  (
    .A(\CPU.cycles [28]),
    .B(\CPU.cycles [27]),
    .C(\CPU.cycles [26]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [18]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.cycles [20]),
    .C(\CPU.cycles [19]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [17]),
    .D(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_D [1]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1  (
    .ALUT(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ),
    .C0(\CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [6]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.cycles [29]),
    .B(\CPU.cycles [28]),
    .C(\CPU.cycles [27]),
    .D(\CPU.cycles [26]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [29]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles [24]),
    .B(\CPU.cycles [23]),
    .C(\CPU.cycles [22]),
    .D(\CPU.cycles [21]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.cycles [24]),
    .Z(\CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[31]),
    .LSR(1'h0),
    .Q(\CPU.instr [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_1  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[30]),
    .LSR(1'h0),
    .Q(\CPU.instr [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_10  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[21]),
    .LSR(1'h0),
    .Q(\CPU.instr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_11  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[20]),
    .LSR(1'h0),
    .Q(\CPU.instr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_12  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[19]),
    .LSR(1'h0),
    .Q(\CPU.instr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_13  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[18]),
    .LSR(1'h0),
    .Q(\CPU.instr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_14  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[17]),
    .LSR(1'h0),
    .Q(\CPU.instr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_15  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[16]),
    .LSR(1'h0),
    .Q(\CPU.instr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_16  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[15]),
    .LSR(1'h0),
    .Q(\CPU.instr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_17  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[14]),
    .LSR(1'h0),
    .Q(\CPU.instr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_18  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[13]),
    .LSR(1'h0),
    .Q(\CPU.instr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_19  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[12]),
    .LSR(1'h0),
    .Q(\CPU.instr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_2  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[29]),
    .LSR(1'h0),
    .Q(\CPU.instr [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_20  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[11]),
    .LSR(1'h0),
    .Q(\CPU.instr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_21  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[10]),
    .LSR(1'h0),
    .Q(\CPU.instr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_22  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[9]),
    .LSR(1'h0),
    .Q(\CPU.instr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_23  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[8]),
    .LSR(1'h0),
    .Q(\CPU.instr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_24  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[7]),
    .LSR(1'h0),
    .Q(\CPU.instr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_25  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[6]),
    .LSR(1'h0),
    .Q(\CPU.instr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_26  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[5]),
    .LSR(1'h0),
    .Q(\CPU.instr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_27  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[4]),
    .LSR(1'h0),
    .Q(\CPU.instr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_28  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[2]),
    .LSR(1'h0),
    .Q(\CPU.instr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_3  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[28]),
    .LSR(1'h0),
    .Q(\CPU.instr [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_4  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[27]),
    .LSR(1'h0),
    .Q(\CPU.instr [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_5  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[26]),
    .LSR(1'h0),
    .Q(\CPU.instr [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_6  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[25]),
    .LSR(1'h0),
    .Q(\CPU.instr [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_7  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[24]),
    .LSR(1'h0),
    .Q(\CPU.instr [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_8  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[23]),
    .LSR(1'h0),
    .Q(\CPU.instr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_9  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[22]),
    .LSR(1'h0),
    .Q(\CPU.instr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALU_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C [2]),
    .D(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.isALU )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c00)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [2]),
    .C(\CPU.isJAL ),
    .D(\CPU.isALU_LUT4_Z_C [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL ),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc333)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [19]),
    .C(\CPU.PC [18]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [18]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.PC [19]),
    .C(\CPU.PC [18]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9555)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D  (
    .A(\CPU.PC [22]),
    .B(\CPU.PC [21]),
    .C(\CPU.PC [20]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1  (
    .A(\CPU.PC [22]),
    .B(\CPU.PC [21]),
    .C(\CPU.PC [20]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he0d0)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C  (
    .A(\CPU.PC [23]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h33c3)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h33c3)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h5a59)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8882)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D  (
    .A(1'h0),
    .B(\CPU.rs1 [23]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0 ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z [5]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0 ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z [5]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_1_Z ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h157f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(\CPU.rs1 [25]),
    .B(\CPU.rs1 [24]),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [6]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [22]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0 ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [6]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [5]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h7f3f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [5]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hff3f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [23]),
    .C(\CPU.rs1 [23]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [23]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [23]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h004d)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B  (
    .A(\CPU.rs1 [23]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_D [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [24]),
    .C(\CPU.rs1 [24]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3070)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z_1  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [23]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [23]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.instr [13]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [23]),
    .B(\CPU.instr [23]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [20]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc333)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.PC [21]),
    .C(\CPU.PC [20]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_2_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [5]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL ),
    .C(\CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3]),
    .D(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL ),
    .D(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL ),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .D(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL ),
    .D(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h595a)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9996)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.PC [22]),
    .B(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [2]),
    .C(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [3]),
    .D(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.isJAL ),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.instr [13]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [18]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [18]),
    .B(\CPU.instr [18]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [17]),
    .C(\CPU.PC [16]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h781e)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_2  (
    .A(\CPU.PC [18]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_3  (
    .A(mem_rdata[19]),
    .B(\CPU.instr [13]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_3_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_3_C_LUT4_Z  (
    .A(\CPU.cycles [19]),
    .B(\CPU.instr [19]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_3_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.instr [13]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc333)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [17]),
    .C(\CPU.PC [16]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [15]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D [1]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.PC [14]),
    .B(\CPU.PC [13]),
    .C(\CPU.PC [12]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.PC [11]),
    .B(\CPU.PC [10]),
    .C(\CPU.PC [9]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.isALU_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.isALU_LUT4_Z_D_L6MUX21_SD  (
    .D0(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0 ),
    .D1(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1  (
    .D0(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0 ),
    .D1(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2 [1]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [21]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [21]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2 [1]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h4515)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [21]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h75d5)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [21]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2  (
    .D0(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0 ),
    .D1(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [23]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [23]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h4575)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [23]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.rs2 [3]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h15d5)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [23]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.rs2 [3]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3  (
    .D0(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0 ),
    .D1(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z  (
    .D0(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [0]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2 [0]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [20]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [20]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2 [0]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z  (
    .D0(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.rs1 [0]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2 [0]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hbaea)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [20]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h8a2a)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [20]),
    .B(\CPU.instr [6]),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2 [0]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h5355)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [17]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h3555)
  ) \CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [17]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.isALU_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4800)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D  (
    .A(\CPU.instr [6]),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [4]),
    .D(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c44)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [12]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [13]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [14]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [15]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [19]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [14]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [14]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [19]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.isJAL_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.isJAL ),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.isJAL_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [2]),
    .D(\CPU.isJAL ),
    .Z(\CPU.isALU_LUT4_Z_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.isJAL_TRELLIS_FF_Q  (
    .CE(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(mem_rdata[3]),
    .LSR(1'h0),
    .Q(\CPU.isJAL )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_D1 ),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\CPU.mem_rdata [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_1  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_1_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_1_D1 ),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\CPU.mem_rdata [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [25]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [25]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_out [1]),
    .C(\mult1.d_out [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfcf0)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out [1]),
    .C(\mapped_spi_flash.rcv_data [25]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [24]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [24]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out [0]),
    .C(\per_uart.d_out [0]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfcf0)
  ) \CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out [0]),
    .C(\mapped_spi_flash.rcv_data [24]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00d0)
  ) \CPU.mem_rdata_LUT4_B  (
    .A(\CPU.instr [13]),
    .B(\CPU.mem_rdata [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.mem_rdata_LUT4_B_1_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.mem_rdata_LUT4_B_1  (
    .A(mem_rdata[16]),
    .B(\CPU.mem_rdata [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.mem_rdata_LUT4_B_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.mem_rdata_LUT4_B_Z_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[8]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.mem_rdata_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3111)
  ) \CPU.mem_rstrb_LUT4_A  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.mem_rstrb_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.mem_rstrb_TRELLIS_FF_Q_DI ),
    .LSR(\CPU.mem_rstrb_TRELLIS_FF_Q_LSR ),
    .Q(\CPU.mem_rstrb )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rstrb_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [3]),
    .C(\CPU.state [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.mem_rstrb_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h333f)
  ) \CPU.mem_rstrb_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(resetn),
    .C(\CPU.state [3]),
    .D(\CPU.state [1]),
    .Z(\CPU.mem_rstrb_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.mem_wmask_LUT4_A  (
    .A(\CPU.mem_wmask [3]),
    .B(\CPU.mem_wmask [2]),
    .C(\CPU.mem_wmask [1]),
    .D(\CPU.mem_wmask [0]),
    .Z(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.mem_wmask_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.mem_wmask_TRELLIS_FF_Q_DI ),
    .LSR(\CPU.aluWr_TRELLIS_FF_Q_LSR [0]),
    .Q(\CPU.mem_wmask [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.mem_wmask_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\CPU.mem_wmask_TRELLIS_FF_Q_1_DI ),
    .LSR(\CPU.aluWr_TRELLIS_FF_Q_LSR [0]),
    .Q(\CPU.mem_wmask [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5d00)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.d_in_LUT4_Z_D [3]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.mem_wmask_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\CPU.mem_wmask_TRELLIS_FF_Q_2_DI ),
    .LSR(\CPU.aluWr_TRELLIS_FF_Q_LSR [0]),
    .Q(\CPU.mem_wmask [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7500)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.d_in_LUT4_Z_D [3]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_3_DI_LUT4_Z_D [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.mem_wmask_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\CPU.mem_wmask_TRELLIS_FF_Q_3_DI ),
    .LSR(\CPU.aluWr_TRELLIS_FF_Q_LSR [0]),
    .Q(\CPU.mem_wmask [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hd500)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.d_in_LUT4_Z_D [3]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_3_DI_LUT4_Z_D [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0501)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBack_TRELLIS_FF_Q_DI [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_3_DI_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5700)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.d_in_LUT4_Z_D [3]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [6]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hff7f)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h3fff)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [2]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [30]),
    .D(\CPU.instr [5]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [20]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he020)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_LUT4_Z  (
    .A(\CPU.instr [20]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [0]),
    .D(\CPU.instr [7]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hffe2)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\CPU.instr [21]),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [8]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'he200)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_BLUT_LUT4_Z  (
    .A(\CPU.instr [21]),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [8]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfef2)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(\CPU.instr [22]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [2]),
    .D(\CPU.instr [9]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'he020)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(\CPU.instr [22]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [2]),
    .D(\CPU.instr [9]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfef2)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(\CPU.instr [23]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [3]),
    .D(\CPU.instr [10]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'he020)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(\CPU.instr [23]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [3]),
    .D(\CPU.instr [10]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_L6MUX21_SD  (
    .D0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z ),
    .D1(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0_Z ),
    .SD(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h00fc)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [25]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h00e8)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_1  (
    .A(\CPU.instr [25]),
    .B(\CPU.rs1 [5]),
    .C(\CPU.rs1 [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00e8)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_2  (
    .A(\CPU.instr [25]),
    .B(\CPU.rs1 [5]),
    .C(\CPU.rs1 [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.instr [25]),
    .C(\CPU.rs1 [5]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [26]),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [24]),
    .C(\CPU.instr [11]),
    .D(\CPU.instr [5]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_Z ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_1_Z ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0_1  (
    .ALUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_2_Z ),
    .BLUT(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_LUT4_D_3_Z ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha808)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(resetn),
    .B(\CPU.PC [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(resetn),
    .B(\CPU.PC [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he12d)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [23]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [3]),
    .D(\CPU.instr [10]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [2]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h1ed2)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\CPU.instr [22]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [2]),
    .D(\CPU.instr [9]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'he12d)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(\CPU.instr [22]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [2]),
    .D(\CPU.instr [9]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D  (
    .A(resetn),
    .B(\CPU.PC [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [1]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [4]),
    .D(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3330)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [13]),
    .C(\CPU.instr [12]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he21d)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.instr [21]),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [8]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0105)
  ) \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBack_TRELLIS_FF_Q_DI [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_1  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_10  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_11  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_12  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_13  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_14  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_15  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_16  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_17  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_18  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_19  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_2  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_20  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_21  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_22  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_23  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_24  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_25  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_26  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_27  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_28  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_29  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_3  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_30  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_31  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_4  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_5  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_6  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_7  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_8  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[0]_TRELLIS_FF_Q_9  (
    .CE(1'h0),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[0] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[10]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[10] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[11]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[11] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[12]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[12] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[13]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[13] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[14]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[14] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[15]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[15] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[16]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[16] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[17]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[17] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[18]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[18] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[19]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[19] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[1]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[1] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[20]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[20] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[21]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[21] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[22]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[22] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[23]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[23] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[24]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[24] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[25]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[25] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[26]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[26] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[27]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[27] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[28]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[28] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[29]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[29] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[2]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[2] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[30]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[30] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[31]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[31] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[3]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[3] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[4]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[4] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[5]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[5] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[6]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[6] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[7]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[7] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[8]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[8] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [31]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_1  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [30]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_10  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [21]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_11  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [20]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_12  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [19]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_13  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [18]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_14  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [17]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_15  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [16]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_16  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [15]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_17  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [14]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_18  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [13]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_19  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [12]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_2  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [29]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_20  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [11]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_21  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [10]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_22  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [9]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_23  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [8]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_24  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [7]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_25  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [6]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_26  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [5]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_27  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [4]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_28  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [3]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_29  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [2]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_3  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [28]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_30  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [1]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_31  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [0]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_4  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [27]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_5  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [26]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_6  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [25]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_7  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [24]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_8  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [23]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.registerFile[9]_TRELLIS_FF_Q_9  (
    .CE(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.writeBackData [22]),
    .LSR(1'h0),
    .Q(\CPU.registerFile[9] [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [31]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [30]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [21]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [20]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [19]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [18]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [17]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [16]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [15]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [14]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [13]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [12]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [29]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [11]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [10]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [9]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [8]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [7]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [6]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [5]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [4]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [3]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [2]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [28]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [1]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_31  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [0]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [27]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [26]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [25]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [24]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [23]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs1_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs1_TRELLIS_FF_Q_DI [22]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs1 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [25]),
    .C(\CPU.registerFile[25] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [25]),
    .B(\CPU.registerFile[27] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[15] [25]),
    .B(\CPU.registerFile[14] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[13] [25]),
    .B(\CPU.registerFile[12] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [25]),
    .B(\CPU.registerFile[10] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [25]),
    .B(\CPU.registerFile[10] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [25]),
    .C(\CPU.registerFile[8] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[29] [25]),
    .C(\CPU.registerFile[28] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [25]),
    .B(\CPU.registerFile[31] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [25]),
    .C(\CPU.registerFile[16] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[19] [25]),
    .B(\CPU.registerFile[18] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[4] [25]),
    .B(\CPU.registerFile[5] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[7] [25]),
    .B(\CPU.registerFile[6] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfafc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [25]),
    .B(\CPU.registerFile[0] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [25]),
    .B(\CPU.registerFile[0] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [25]),
    .C(\CPU.registerFile[3] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [25]),
    .C(\CPU.registerFile[21] [25]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [25]),
    .B(\CPU.registerFile[22] [25]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [24]),
    .C(\CPU.registerFile[25] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[27] [24]),
    .B(\CPU.registerFile[26] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[12] [24]),
    .B(\CPU.registerFile[13] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[14] [24]),
    .B(\CPU.registerFile[15] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [24]),
    .B(\CPU.registerFile[11] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [24]),
    .B(\CPU.registerFile[11] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [24]),
    .C(\CPU.registerFile[8] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [24]),
    .C(\CPU.registerFile[29] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [24]),
    .B(\CPU.registerFile[31] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [24]),
    .C(\CPU.registerFile[19] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [24]),
    .C(\CPU.registerFile[16] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[6] [24]),
    .B(\CPU.registerFile[7] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [24]),
    .B(\CPU.registerFile[4] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfafc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [24]),
    .B(\CPU.registerFile[0] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [24]),
    .B(\CPU.registerFile[0] [24]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [24]),
    .C(\CPU.registerFile[3] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[23] [24]),
    .C(\CPU.registerFile[22] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [24]),
    .C(\CPU.registerFile[21] [24]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hab00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[23] [20]),
    .B(\CPU.registerFile[22] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5f3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[23] [20]),
    .B(\CPU.registerFile[22] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[21] [20]),
    .C(\CPU.registerFile[20] [20]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[18] [20]),
    .B(\CPU.registerFile[19] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3f5f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[18] [20]),
    .B(\CPU.registerFile[19] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [20]),
    .C(\CPU.registerFile[17] [20]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[24] [20]),
    .B(\CPU.registerFile[25] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[27] [20]),
    .B(\CPU.registerFile[26] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h222a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(\CPU.registerFile[28] [20]),
    .B(\CPU.registerFile[29] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [20]),
    .B(\CPU.registerFile[30] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[6] [20]),
    .B(\CPU.registerFile[7] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[4] [20]),
    .B(\CPU.registerFile[5] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [20]),
    .B(\CPU.registerFile[1] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [20]),
    .B(\CPU.registerFile[1] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [20]),
    .C(\CPU.registerFile[2] [20]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[14] [20]),
    .B(\CPU.registerFile[15] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[14] [20]),
    .B(\CPU.registerFile[15] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[13] [20]),
    .C(\CPU.registerFile[12] [20]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [20]),
    .B(\CPU.registerFile[10] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [20]),
    .B(\CPU.registerFile[10] [20]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [20]),
    .C(\CPU.registerFile[9] [20]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [17]),
    .C(\CPU.registerFile[16] [17]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[19] [17]),
    .B(\CPU.registerFile[18] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[2] [17]),
    .B(\CPU.registerFile[3] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[0] [17]),
    .B(\CPU.registerFile[1] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [17]),
    .B(\CPU.registerFile[9] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [17]),
    .B(\CPU.registerFile[9] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[10] [17]),
    .C(\CPU.registerFile[11] [17]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [17]),
    .C(\CPU.registerFile[25] [17]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [17]),
    .B(\CPU.registerFile[27] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [17]),
    .C(\CPU.registerFile[21] [17]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [17]),
    .B(\CPU.registerFile[22] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [17]),
    .C(\CPU.registerFile[29] [17]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [17]),
    .B(\CPU.registerFile[30] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[6] [17]),
    .B(\CPU.registerFile[7] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [17]),
    .B(\CPU.registerFile[4] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[12] [17]),
    .B(\CPU.registerFile[13] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[15] [17]),
    .B(\CPU.registerFile[14] [17]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcfc0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[24] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h02a2)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[26] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[27] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5044)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[12] [15]),
    .C(\CPU.registerFile[13] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h88a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[15] [15]),
    .C(\CPU.registerFile[14] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hddf5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[11] [15]),
    .C(\CPU.registerFile[10] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h88a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[11] [15]),
    .C(\CPU.registerFile[10] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[9] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcfc0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[29] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[28] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h02a2)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[30] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[31] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [15]),
    .C(\CPU.registerFile[17] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h202a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[19] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[18] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h88a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[7] [15]),
    .C(\CPU.registerFile[6] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4540)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[5] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[4] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [15]),
    .D(\CPU.registerFile[1] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [15]),
    .D(\CPU.registerFile[1] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [15]),
    .C(\CPU.registerFile[2] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcfc0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[21] [15]),
    .C(mem_rdata[15]),
    .D(\CPU.registerFile[20] [15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h220a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[23] [15]),
    .C(\CPU.registerFile[22] [15]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hab00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[22] [12]),
    .D(\CPU.registerFile[23] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h57df)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[22] [12]),
    .D(\CPU.registerFile[23] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[21] [12]),
    .D(\CPU.registerFile[20] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [12]),
    .D(\CPU.registerFile[19] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h57df)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [12]),
    .D(\CPU.registerFile[19] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[17] [12]),
    .D(\CPU.registerFile[16] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[25] [12]),
    .D(\CPU.registerFile[24] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[26] [12]),
    .D(\CPU.registerFile[27] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h222a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[28] [12]),
    .D(\CPU.registerFile[29] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[30] [12]),
    .D(\CPU.registerFile[31] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[4] [12]),
    .D(\CPU.registerFile[5] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [12]),
    .D(\CPU.registerFile[7] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [12]),
    .D(\CPU.registerFile[1] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [12]),
    .D(\CPU.registerFile[1] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [12]),
    .D(\CPU.registerFile[2] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [12]),
    .D(\CPU.registerFile[13] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [12]),
    .D(\CPU.registerFile[13] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [12]),
    .D(\CPU.registerFile[15] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [12]),
    .D(\CPU.registerFile[10] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [12]),
    .D(\CPU.registerFile[10] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[9] [12]),
    .D(\CPU.registerFile[8] [12]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [10]),
    .D(\CPU.registerFile[17] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [10]),
    .D(\CPU.registerFile[18] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [10]),
    .D(\CPU.registerFile[2] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [10]),
    .D(\CPU.registerFile[0] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [10]),
    .D(\CPU.registerFile[10] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [10]),
    .D(\CPU.registerFile[10] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [10]),
    .D(\CPU.registerFile[9] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [10]),
    .D(\CPU.registerFile[25] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [10]),
    .D(\CPU.registerFile[26] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[21] [10]),
    .D(\CPU.registerFile[20] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [10]),
    .D(\CPU.registerFile[22] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [10]),
    .D(\CPU.registerFile[28] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [10]),
    .D(\CPU.registerFile[30] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [10]),
    .D(\CPU.registerFile[13] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[15] [10]),
    .D(\CPU.registerFile[14] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [10]),
    .D(\CPU.registerFile[7] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [10]),
    .D(\CPU.registerFile[4] [10]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [0]),
    .D(\CPU.registerFile[25] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [0]),
    .D(\CPU.registerFile[26] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [0]),
    .D(\CPU.registerFile[15] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [0]),
    .D(\CPU.registerFile[13] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [0]),
    .D(\CPU.registerFile[10] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [0]),
    .D(\CPU.registerFile[10] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [0]),
    .D(\CPU.registerFile[9] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [0]),
    .D(\CPU.registerFile[28] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[30] [0]),
    .D(\CPU.registerFile[31] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [0]),
    .D(\CPU.registerFile[19] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [0]),
    .D(\CPU.registerFile[17] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[4] [0]),
    .D(\CPU.registerFile[5] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[7] [0]),
    .D(\CPU.registerFile[6] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [0]),
    .D(\CPU.registerFile[0] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [0]),
    .D(\CPU.registerFile[0] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [0]),
    .D(\CPU.registerFile[3] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[22] [0]),
    .D(\CPU.registerFile[23] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [0]),
    .D(\CPU.registerFile[21] [0]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[25] [6]),
    .D(\CPU.registerFile[24] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [6]),
    .D(\CPU.registerFile[26] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [6]),
    .D(\CPU.registerFile[9] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [6]),
    .D(\CPU.registerFile[11] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [6]),
    .D(\CPU.registerFile[15] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [6]),
    .D(\CPU.registerFile[15] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[13] [6]),
    .D(\CPU.registerFile[12] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [6]),
    .D(\CPU.registerFile[28] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[30] [6]),
    .D(\CPU.registerFile[31] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [6]),
    .D(\CPU.registerFile[19] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[17] [6]),
    .D(\CPU.registerFile[16] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[7] [6]),
    .D(\CPU.registerFile[6] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[4] [6]),
    .D(\CPU.registerFile[5] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [6]),
    .D(\CPU.registerFile[3] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [6]),
    .D(\CPU.registerFile[3] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [6]),
    .D(\CPU.registerFile[1] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [6]),
    .D(\CPU.registerFile[22] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[21] [6]),
    .D(\CPU.registerFile[20] [6]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [5]),
    .D(\CPU.registerFile[25] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[26] [5]),
    .D(\CPU.registerFile[27] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [5]),
    .D(\CPU.registerFile[9] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [5]),
    .D(\CPU.registerFile[11] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [5]),
    .D(\CPU.registerFile[15] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [5]),
    .D(\CPU.registerFile[15] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[13] [5]),
    .D(\CPU.registerFile[12] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [5]),
    .D(\CPU.registerFile[28] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[30] [5]),
    .D(\CPU.registerFile[31] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [5]),
    .D(\CPU.registerFile[18] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[17] [5]),
    .D(\CPU.registerFile[16] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[4] [5]),
    .D(\CPU.registerFile[5] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[7] [5]),
    .D(\CPU.registerFile[6] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [5]),
    .D(\CPU.registerFile[2] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [5]),
    .D(\CPU.registerFile[2] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [5]),
    .D(\CPU.registerFile[0] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [5]),
    .D(\CPU.registerFile[22] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [5]),
    .D(\CPU.registerFile[21] [5]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [4]),
    .D(\CPU.registerFile[18] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [4]),
    .D(\CPU.registerFile[17] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [4]),
    .D(\CPU.registerFile[3] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [4]),
    .D(\CPU.registerFile[1] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [4]),
    .D(\CPU.registerFile[9] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [4]),
    .D(\CPU.registerFile[9] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [4]),
    .D(\CPU.registerFile[10] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [4]),
    .D(\CPU.registerFile[25] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [4]),
    .D(\CPU.registerFile[26] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [4]),
    .D(\CPU.registerFile[22] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [4]),
    .D(\CPU.registerFile[21] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [4]),
    .D(\CPU.registerFile[28] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[30] [4]),
    .D(\CPU.registerFile[31] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[7] [4]),
    .D(\CPU.registerFile[6] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[4] [4]),
    .D(\CPU.registerFile[5] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [4]),
    .D(\CPU.registerFile[13] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [4]),
    .D(\CPU.registerFile[15] [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [31]),
    .C(\CPU.registerFile[25] [31]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[27] [31]),
    .B(\CPU.registerFile[26] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[13] [31]),
    .B(\CPU.registerFile[12] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[14] [31]),
    .B(\CPU.registerFile[15] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [31]),
    .B(\CPU.registerFile[10] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [31]),
    .B(\CPU.registerFile[10] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [31]),
    .C(\CPU.registerFile[9] [31]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[29] [31]),
    .C(\CPU.registerFile[28] [31]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [31]),
    .B(\CPU.registerFile[30] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [31]),
    .C(\CPU.registerFile[17] [31]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[19] [31]),
    .B(\CPU.registerFile[18] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [31]),
    .B(\CPU.registerFile[6] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [31]),
    .B(\CPU.registerFile[4] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [31]),
    .B(\CPU.registerFile[1] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [31]),
    .B(\CPU.registerFile[1] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [31]),
    .C(\CPU.registerFile[3] [31]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[21] [31]),
    .C(\CPU.registerFile[20] [31]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [31]),
    .B(\CPU.registerFile[22] [31]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [2]),
    .D(\CPU.registerFile[25] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[26] [2]),
    .D(\CPU.registerFile[27] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [2]),
    .D(\CPU.registerFile[9] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [2]),
    .D(\CPU.registerFile[10] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [2]),
    .D(\CPU.registerFile[15] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [2]),
    .D(\CPU.registerFile[15] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[13] [2]),
    .D(\CPU.registerFile[12] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[28] [2]),
    .D(\CPU.registerFile[29] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [2]),
    .D(\CPU.registerFile[30] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [2]),
    .D(\CPU.registerFile[17] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [2]),
    .D(\CPU.registerFile[18] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [2]),
    .D(\CPU.registerFile[4] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [2]),
    .D(\CPU.registerFile[7] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [2]),
    .D(\CPU.registerFile[2] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [2]),
    .D(\CPU.registerFile[2] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [2]),
    .D(\CPU.registerFile[0] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[21] [2]),
    .D(\CPU.registerFile[20] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [2]),
    .D(\CPU.registerFile[22] [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [29]),
    .C(\CPU.registerFile[17] [29]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[18] [29]),
    .B(\CPU.registerFile[19] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[3] [29]),
    .B(\CPU.registerFile[2] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[0] [29]),
    .B(\CPU.registerFile[1] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [29]),
    .B(\CPU.registerFile[11] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [29]),
    .B(\CPU.registerFile[11] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [29]),
    .C(\CPU.registerFile[9] [29]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [29]),
    .C(\CPU.registerFile[25] [29]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [29]),
    .B(\CPU.registerFile[27] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [29]),
    .C(\CPU.registerFile[21] [29]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[22] [29]),
    .B(\CPU.registerFile[23] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [29]),
    .C(\CPU.registerFile[29] [29]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [29]),
    .B(\CPU.registerFile[31] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[13] [29]),
    .B(\CPU.registerFile[12] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [29]),
    .B(\CPU.registerFile[14] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[6] [29]),
    .B(\CPU.registerFile[7] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[5] [29]),
    .B(\CPU.registerFile[4] [29]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [28]),
    .C(\CPU.registerFile[25] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [28]),
    .B(\CPU.registerFile[27] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[14] [28]),
    .B(\CPU.registerFile[15] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[13] [28]),
    .B(\CPU.registerFile[12] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [28]),
    .B(\CPU.registerFile[10] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [28]),
    .B(\CPU.registerFile[10] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [28]),
    .C(\CPU.registerFile[9] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [28]),
    .C(\CPU.registerFile[29] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [28]),
    .B(\CPU.registerFile[31] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [28]),
    .C(\CPU.registerFile[17] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[19] [28]),
    .B(\CPU.registerFile[18] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[5] [28]),
    .B(\CPU.registerFile[4] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[6] [28]),
    .B(\CPU.registerFile[7] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [28]),
    .B(\CPU.registerFile[1] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [28]),
    .B(\CPU.registerFile[1] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [28]),
    .C(\CPU.registerFile[3] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [28]),
    .C(\CPU.registerFile[21] [28]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [28]),
    .B(\CPU.registerFile[22] [28]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[25] [27]),
    .C(\CPU.registerFile[24] [27]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [27]),
    .B(\CPU.registerFile[27] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[15] [27]),
    .B(\CPU.registerFile[14] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[12] [27]),
    .B(\CPU.registerFile[13] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [27]),
    .B(\CPU.registerFile[10] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [27]),
    .B(\CPU.registerFile[10] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [27]),
    .C(\CPU.registerFile[9] [27]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[29] [27]),
    .C(\CPU.registerFile[28] [27]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [27]),
    .B(\CPU.registerFile[31] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [27]),
    .C(\CPU.registerFile[17] [27]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[19] [27]),
    .B(\CPU.registerFile[18] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[4] [27]),
    .B(\CPU.registerFile[5] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[6] [27]),
    .B(\CPU.registerFile[7] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [27]),
    .B(\CPU.registerFile[1] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [27]),
    .B(\CPU.registerFile[1] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [27]),
    .C(\CPU.registerFile[2] [27]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [27]),
    .C(\CPU.registerFile[21] [27]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[22] [27]),
    .B(\CPU.registerFile[23] [27]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hab00)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[23] [26]),
    .B(\CPU.registerFile[22] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5f3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[23] [26]),
    .B(\CPU.registerFile[22] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[21] [26]),
    .C(\CPU.registerFile[20] [26]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [26]),
    .B(\CPU.registerFile[18] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5f3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [26]),
    .B(\CPU.registerFile[18] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [26]),
    .C(\CPU.registerFile[17] [26]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[25] [26]),
    .B(\CPU.registerFile[24] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [26]),
    .B(\CPU.registerFile[27] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h222a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(\CPU.registerFile[28] [26]),
    .B(\CPU.registerFile[29] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [26]),
    .B(\CPU.registerFile[30] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [26]),
    .B(\CPU.registerFile[6] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [26]),
    .B(\CPU.registerFile[4] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [26]),
    .B(\CPU.registerFile[1] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [26]),
    .B(\CPU.registerFile[1] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [26]),
    .C(\CPU.registerFile[3] [26]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[14] [26]),
    .B(\CPU.registerFile[15] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[14] [26]),
    .B(\CPU.registerFile[15] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[13] [26]),
    .C(\CPU.registerFile[12] [26]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [26]),
    .B(\CPU.registerFile[10] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [26]),
    .B(\CPU.registerFile[10] [26]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [26]),
    .C(\CPU.registerFile[8] [26]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[25] [9]),
    .D(\CPU.registerFile[24] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [9]),
    .D(\CPU.registerFile[26] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [9]),
    .D(\CPU.registerFile[15] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [9]),
    .D(\CPU.registerFile[13] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [9]),
    .D(\CPU.registerFile[10] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [9]),
    .D(\CPU.registerFile[10] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [9]),
    .D(\CPU.registerFile[9] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[28] [9]),
    .D(\CPU.registerFile[29] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [9]),
    .D(\CPU.registerFile[30] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [9]),
    .D(\CPU.registerFile[18] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [9]),
    .D(\CPU.registerFile[17] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [9]),
    .D(\CPU.registerFile[4] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [9]),
    .D(\CPU.registerFile[7] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [9]),
    .D(\CPU.registerFile[0] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [9]),
    .D(\CPU.registerFile[0] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [9]),
    .D(\CPU.registerFile[2] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [9]),
    .D(\CPU.registerFile[22] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[21] [9]),
    .D(\CPU.registerFile[20] [9]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a22)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[22] [16]),
    .C(\CPU.registerFile[23] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1103)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[21] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[20] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hddcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[17] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[16] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h1103)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[17] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[16] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[19] [16]),
    .C(\CPU.registerFile[18] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [16]),
    .B(\CPU.registerFile[6] [16]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5044)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(\CPU.registerFile[4] [16]),
    .C(\CPU.registerFile[5] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf3bb)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[2] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[3] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc088)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[2] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[3] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[1] [16]),
    .C(\CPU.registerFile[0] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[8] [16]),
    .B(\CPU.registerFile[9] [16]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h88c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[11] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[10] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[15] [16]),
    .B(\CPU.registerFile[14] [16]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[15] [16]),
    .B(\CPU.registerFile[14] [16]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[12] [16]),
    .C(\CPU.registerFile[13] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1103)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[28] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c44)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[31] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1103)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[25] [16]),
    .B(mem_rdata[16]),
    .C(\CPU.registerFile[24] [16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [16]),
    .B(\CPU.registerFile[27] [16]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [14]),
    .D(\CPU.registerFile[22] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [14]),
    .D(\CPU.registerFile[21] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [14]),
    .D(\CPU.registerFile[17] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [14]),
    .D(\CPU.registerFile[17] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [14]),
    .D(\CPU.registerFile[18] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [14]),
    .D(\CPU.registerFile[7] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[4] [14]),
    .D(\CPU.registerFile[5] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [14]),
    .D(\CPU.registerFile[2] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [14]),
    .D(\CPU.registerFile[2] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [14]),
    .D(\CPU.registerFile[1] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [14]),
    .D(\CPU.registerFile[13] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[15] [14]),
    .D(\CPU.registerFile[14] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [14]),
    .D(\CPU.registerFile[9] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [14]),
    .D(\CPU.registerFile[9] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [14]),
    .D(\CPU.registerFile[11] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [14]),
    .D(\CPU.registerFile[28] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [14]),
    .D(\CPU.registerFile[30] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [14]),
    .D(\CPU.registerFile[25] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [14]),
    .D(\CPU.registerFile[26] [14]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [13]),
    .D(\CPU.registerFile[21] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [13]),
    .D(\CPU.registerFile[22] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [13]),
    .D(\CPU.registerFile[19] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h57df)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [13]),
    .D(\CPU.registerFile[19] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [13]),
    .D(\CPU.registerFile[17] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [13]),
    .D(\CPU.registerFile[7] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[4] [13]),
    .D(\CPU.registerFile[5] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [13]),
    .D(\CPU.registerFile[0] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [13]),
    .D(\CPU.registerFile[0] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [13]),
    .D(\CPU.registerFile[3] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[13] [13]),
    .D(\CPU.registerFile[12] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[15] [13]),
    .D(\CPU.registerFile[14] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [13]),
    .D(\CPU.registerFile[10] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [13]),
    .D(\CPU.registerFile[10] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [13]),
    .D(\CPU.registerFile[9] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[28] [13]),
    .D(\CPU.registerFile[29] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [13]),
    .D(\CPU.registerFile[30] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[25] [13]),
    .D(\CPU.registerFile[24] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[26] [13]),
    .D(\CPU.registerFile[27] [13]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[22] [11]),
    .D(\CPU.registerFile[23] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[21] [11]),
    .D(\CPU.registerFile[20] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [11]),
    .D(\CPU.registerFile[17] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [11]),
    .D(\CPU.registerFile[17] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [11]),
    .D(\CPU.registerFile[18] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[7] [11]),
    .D(\CPU.registerFile[6] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [11]),
    .D(\CPU.registerFile[4] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [11]),
    .D(\CPU.registerFile[3] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [11]),
    .D(\CPU.registerFile[3] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [11]),
    .D(\CPU.registerFile[1] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [11]),
    .D(\CPU.registerFile[13] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [11]),
    .D(\CPU.registerFile[15] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[9] [11]),
    .D(\CPU.registerFile[8] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[9] [11]),
    .D(\CPU.registerFile[8] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [11]),
    .D(\CPU.registerFile[10] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [11]),
    .D(\CPU.registerFile[28] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [11]),
    .D(\CPU.registerFile[30] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[25] [11]),
    .D(\CPU.registerFile[24] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [11]),
    .D(\CPU.registerFile[26] [11]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[21] [7]),
    .D(\CPU.registerFile[20] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[22] [7]),
    .D(\CPU.registerFile[23] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [7]),
    .D(\CPU.registerFile[19] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h57df)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [7]),
    .D(\CPU.registerFile[19] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [7]),
    .D(\CPU.registerFile[17] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [7]),
    .D(\CPU.registerFile[4] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[7] [7]),
    .D(\CPU.registerFile[6] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [7]),
    .D(\CPU.registerFile[1] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[0] [7]),
    .D(\CPU.registerFile[1] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [7]),
    .D(\CPU.registerFile[2] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[15] [7]),
    .D(\CPU.registerFile[14] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[13] [7]),
    .D(\CPU.registerFile[12] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [7]),
    .D(\CPU.registerFile[11] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [7]),
    .D(\CPU.registerFile[11] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [7]),
    .D(\CPU.registerFile[9] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[28] [7]),
    .D(\CPU.registerFile[29] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [7]),
    .D(\CPU.registerFile[30] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [7]),
    .D(\CPU.registerFile[25] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[26] [7]),
    .D(\CPU.registerFile[27] [7]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h73fb)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h40c8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [3]),
    .D(\CPU.registerFile[17] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [3]),
    .D(\CPU.registerFile[18] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [3]),
    .D(\CPU.registerFile[25] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [3]),
    .D(\CPU.registerFile[26] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [3]),
    .D(\CPU.registerFile[2] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [3]),
    .D(\CPU.registerFile[0] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [3]),
    .D(\CPU.registerFile[10] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[11] [3]),
    .D(\CPU.registerFile[10] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[9] [3]),
    .D(\CPU.registerFile[8] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [3]),
    .D(\CPU.registerFile[21] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[22] [3]),
    .D(\CPU.registerFile[23] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[29] [3]),
    .D(\CPU.registerFile[28] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[30] [3]),
    .D(\CPU.registerFile[31] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [3]),
    .D(\CPU.registerFile[13] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [3]),
    .D(\CPU.registerFile[15] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [3]),
    .D(\CPU.registerFile[7] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [3]),
    .D(\CPU.registerFile[4] [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h73fb)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h40c8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[18] [30]),
    .B(\CPU.registerFile[19] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[16] [30]),
    .B(\CPU.registerFile[17] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [30]),
    .C(\CPU.registerFile[25] [30]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[27] [30]),
    .B(\CPU.registerFile[26] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[3] [30]),
    .B(\CPU.registerFile[2] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[1] [30]),
    .B(\CPU.registerFile[0] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [30]),
    .B(\CPU.registerFile[9] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [30]),
    .B(\CPU.registerFile[9] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[10] [30]),
    .C(\CPU.registerFile[11] [30]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[23] [30]),
    .B(\CPU.registerFile[22] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[20] [30]),
    .B(\CPU.registerFile[21] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [30]),
    .C(\CPU.registerFile[29] [30]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [30]),
    .B(\CPU.registerFile[30] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[6] [30]),
    .B(\CPU.registerFile[7] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [30]),
    .B(\CPU.registerFile[4] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[13] [30]),
    .B(\CPU.registerFile[12] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[14] [30]),
    .B(\CPU.registerFile[15] [30]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h73fb)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h40c8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[17] [23]),
    .B(\CPU.registerFile[16] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[18] [23]),
    .B(\CPU.registerFile[19] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [23]),
    .C(\CPU.registerFile[25] [23]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [23]),
    .B(\CPU.registerFile[27] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[2] [23]),
    .B(\CPU.registerFile[3] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[0] [23]),
    .B(\CPU.registerFile[1] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [23]),
    .B(\CPU.registerFile[9] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [23]),
    .B(\CPU.registerFile[9] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[10] [23]),
    .C(\CPU.registerFile[11] [23]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[20] [23]),
    .B(\CPU.registerFile[21] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [23]),
    .B(\CPU.registerFile[22] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[18]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[29] [23]),
    .C(\CPU.registerFile[28] [23]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [23]),
    .B(\CPU.registerFile[30] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[18]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[7] [23]),
    .B(\CPU.registerFile[6] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[4] [23]),
    .B(\CPU.registerFile[5] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[12] [23]),
    .B(\CPU.registerFile[13] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[15] [23]),
    .B(\CPU.registerFile[14] [23]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[21] [22]),
    .B(\CPU.registerFile[20] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[22] [22]),
    .B(\CPU.registerFile[23] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [22]),
    .B(\CPU.registerFile[18] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5f3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [22]),
    .B(\CPU.registerFile[18] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [22]),
    .C(\CPU.registerFile[17] [22]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [22]),
    .B(\CPU.registerFile[6] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[4] [22]),
    .B(\CPU.registerFile[5] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [22]),
    .B(\CPU.registerFile[1] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [22]),
    .B(\CPU.registerFile[1] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [22]),
    .C(\CPU.registerFile[3] [22]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[12] [22]),
    .B(\CPU.registerFile[13] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [22]),
    .B(\CPU.registerFile[14] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [22]),
    .B(\CPU.registerFile[11] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [22]),
    .B(\CPU.registerFile[11] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [22]),
    .C(\CPU.registerFile[9] [22]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [22]),
    .B(\CPU.registerFile[28] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [22]),
    .B(\CPU.registerFile[30] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[24] [22]),
    .B(\CPU.registerFile[25] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [22]),
    .B(\CPU.registerFile[27] [22]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[23] [21]),
    .B(\CPU.registerFile[22] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[21] [21]),
    .B(\CPU.registerFile[20] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf3f5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [21]),
    .B(\CPU.registerFile[17] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [21]),
    .B(\CPU.registerFile[17] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[19] [21]),
    .C(\CPU.registerFile[18] [21]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[6] [21]),
    .B(\CPU.registerFile[7] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[4] [21]),
    .B(\CPU.registerFile[5] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[3] [21]),
    .B(\CPU.registerFile[2] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[3] [21]),
    .B(\CPU.registerFile[2] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [21]),
    .C(\CPU.registerFile[1] [21]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[12] [21]),
    .B(\CPU.registerFile[13] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [21]),
    .B(\CPU.registerFile[14] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [21]),
    .B(\CPU.registerFile[9] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[8] [21]),
    .B(\CPU.registerFile[9] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[10] [21]),
    .C(\CPU.registerFile[11] [21]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [21]),
    .B(\CPU.registerFile[28] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [21]),
    .B(\CPU.registerFile[30] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[24] [21]),
    .B(\CPU.registerFile[25] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[27] [21]),
    .B(\CPU.registerFile[26] [21]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[22] [1]),
    .D(\CPU.registerFile[23] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [1]),
    .D(\CPU.registerFile[21] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [1]),
    .D(\CPU.registerFile[17] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[16] [1]),
    .D(\CPU.registerFile[17] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[19] [1]),
    .D(\CPU.registerFile[18] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[6] [1]),
    .D(\CPU.registerFile[7] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [1]),
    .D(\CPU.registerFile[4] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [1]),
    .D(\CPU.registerFile[0] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [1]),
    .D(\CPU.registerFile[0] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[2] [1]),
    .D(\CPU.registerFile[3] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[13] [1]),
    .D(\CPU.registerFile[12] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [1]),
    .D(\CPU.registerFile[15] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [1]),
    .D(\CPU.registerFile[11] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [1]),
    .D(\CPU.registerFile[11] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[8] [1]),
    .D(\CPU.registerFile[9] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[28] [1]),
    .D(\CPU.registerFile[29] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[31] [1]),
    .D(\CPU.registerFile[30] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[25] [1]),
    .D(\CPU.registerFile[24] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [1]),
    .D(\CPU.registerFile[26] [1]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[20] [19]),
    .B(\CPU.registerFile[21] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[22] [19]),
    .B(\CPU.registerFile[23] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[18] [19]),
    .B(\CPU.registerFile[19] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3f5f)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[18] [19]),
    .B(\CPU.registerFile[19] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [19]),
    .C(\CPU.registerFile[16] [19]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[5] [19]),
    .B(\CPU.registerFile[4] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[7] [19]),
    .B(\CPU.registerFile[6] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [19]),
    .B(\CPU.registerFile[1] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [19]),
    .B(\CPU.registerFile[1] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [19]),
    .C(\CPU.registerFile[3] [19]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[15] [19]),
    .B(\CPU.registerFile[14] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[12] [19]),
    .B(\CPU.registerFile[13] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [19]),
    .B(\CPU.registerFile[11] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [19]),
    .B(\CPU.registerFile[11] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [19]),
    .C(\CPU.registerFile[8] [19]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[28] [19]),
    .B(\CPU.registerFile[29] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [19]),
    .B(\CPU.registerFile[30] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[25] [19]),
    .B(\CPU.registerFile[24] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [19]),
    .B(\CPU.registerFile[27] [19]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[19]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[22] [18]),
    .B(\CPU.registerFile[23] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[20] [18]),
    .B(\CPU.registerFile[21] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf5f3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[17] [18]),
    .B(\CPU.registerFile[16] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[17] [18]),
    .B(\CPU.registerFile[16] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [18]),
    .C(\CPU.registerFile[19] [18]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[5] [18]),
    .B(\CPU.registerFile[4] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[6] [18]),
    .B(\CPU.registerFile[7] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [18]),
    .B(\CPU.registerFile[1] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [18]),
    .B(\CPU.registerFile[1] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [18]),
    .C(\CPU.registerFile[3] [18]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[15] [18]),
    .B(\CPU.registerFile[14] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[12] [18]),
    .B(\CPU.registerFile[13] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [18]),
    .B(\CPU.registerFile[11] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [18]),
    .B(\CPU.registerFile[11] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [18]),
    .C(\CPU.registerFile[9] [18]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [18]),
    .B(\CPU.registerFile[28] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [18]),
    .B(\CPU.registerFile[31] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[25] [18]),
    .B(\CPU.registerFile[24] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [18]),
    .B(\CPU.registerFile[27] [18]),
    .C(mem_rdata[16]),
    .D(mem_rdata[15]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[18]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[19]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[17]),
    .B(mem_rdata[16]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[17] [8]),
    .D(\CPU.registerFile[16] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[18] [8]),
    .D(\CPU.registerFile[19] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[7] [8]),
    .D(\CPU.registerFile[6] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[5] [8]),
    .D(\CPU.registerFile[4] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [8]),
    .D(\CPU.registerFile[2] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[3] [8]),
    .D(\CPU.registerFile[2] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[1] [8]),
    .D(\CPU.registerFile[0] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[20] [8]),
    .D(\CPU.registerFile[21] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[23] [8]),
    .D(\CPU.registerFile[22] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[12] [8]),
    .D(\CPU.registerFile[13] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[14] [8]),
    .D(\CPU.registerFile[15] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[9] [8]),
    .D(\CPU.registerFile[8] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[9] [8]),
    .D(\CPU.registerFile[8] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[10] [8]),
    .D(\CPU.registerFile[11] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfffc)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[17]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[17]),
    .B(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[24] [8]),
    .D(\CPU.registerFile[25] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[27] [8]),
    .D(\CPU.registerFile[26] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[28] [8]),
    .D(\CPU.registerFile[29] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[16]),
    .B(mem_rdata[15]),
    .C(\CPU.registerFile[30] [8]),
    .D(\CPU.registerFile[31] [8]),
    .Z(\CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [31]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [30]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [21]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [20]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [19]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [18]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [17]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [16]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [15]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [14]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [13]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [12]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [29]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [11]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [10]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [9]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [8]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [7]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [6]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [5]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [4]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [3]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [2]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [28]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [1]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_31  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [0]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [27]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [26]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [25]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [24]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [23]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.rs2_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .CLK(clk),
    .DI(\CPU.rs2_TRELLIS_FF_Q_DI [22]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\CPU.rs2 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [13]),
    .D(\CPU.registerFile[24] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [13]),
    .D(\CPU.registerFile[27] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[13] [13]),
    .D(\CPU.registerFile[12] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [13]),
    .D(\CPU.registerFile[14] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [13]),
    .D(\CPU.registerFile[10] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [13]),
    .D(\CPU.registerFile[10] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [13]),
    .D(\CPU.registerFile[9] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [13]),
    .D(\CPU.registerFile[29] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [13]),
    .D(\CPU.registerFile[30] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [13]),
    .D(\CPU.registerFile[19] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [13]),
    .D(\CPU.registerFile[17] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [13]),
    .D(\CPU.registerFile[7] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [13]),
    .D(\CPU.registerFile[5] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [13]),
    .D(\CPU.registerFile[0] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [13]),
    .D(\CPU.registerFile[0] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [13]),
    .D(\CPU.registerFile[3] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [13]),
    .D(\CPU.registerFile[22] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [13]),
    .D(\CPU.registerFile[21] [13]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [12]),
    .D(\CPU.registerFile[16] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [12]),
    .D(\CPU.registerFile[19] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [12]),
    .D(\CPU.registerFile[2] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [12]),
    .D(\CPU.registerFile[1] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [12]),
    .D(\CPU.registerFile[10] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [12]),
    .D(\CPU.registerFile[10] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[9] [12]),
    .D(\CPU.registerFile[8] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [12]),
    .D(\CPU.registerFile[24] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [12]),
    .D(\CPU.registerFile[27] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [12]),
    .D(\CPU.registerFile[20] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [12]),
    .D(\CPU.registerFile[23] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [12]),
    .D(\CPU.registerFile[29] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [12]),
    .D(\CPU.registerFile[31] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [12]),
    .D(\CPU.registerFile[13] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [12]),
    .D(\CPU.registerFile[15] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [12]),
    .D(\CPU.registerFile[7] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [12]),
    .D(\CPU.registerFile[5] [12]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [7]),
    .D(\CPU.registerFile[25] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [7]),
    .D(\CPU.registerFile[27] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [7]),
    .D(\CPU.registerFile[14] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[13] [7]),
    .D(\CPU.registerFile[12] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [7]),
    .D(\CPU.registerFile[11] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [7]),
    .D(\CPU.registerFile[11] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [7]),
    .D(\CPU.registerFile[9] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [7]),
    .D(\CPU.registerFile[29] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [7]),
    .D(\CPU.registerFile[30] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [7]),
    .D(\CPU.registerFile[19] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [7]),
    .D(\CPU.registerFile[17] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [7]),
    .D(\CPU.registerFile[4] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [7]),
    .D(\CPU.registerFile[6] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [7]),
    .D(\CPU.registerFile[1] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [7]),
    .D(\CPU.registerFile[1] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [7]),
    .D(\CPU.registerFile[2] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [7]),
    .D(\CPU.registerFile[23] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [7]),
    .D(\CPU.registerFile[20] [7]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [5]),
    .D(\CPU.registerFile[18] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [5]),
    .D(\CPU.registerFile[16] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [5]),
    .D(\CPU.registerFile[2] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [5]),
    .D(\CPU.registerFile[0] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [5]),
    .D(\CPU.registerFile[11] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [5]),
    .D(\CPU.registerFile[11] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [5]),
    .D(\CPU.registerFile[9] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [5]),
    .D(\CPU.registerFile[25] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [5]),
    .D(\CPU.registerFile[27] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [5]),
    .D(\CPU.registerFile[22] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [5]),
    .D(\CPU.registerFile[21] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [5]),
    .D(\CPU.registerFile[28] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [5]),
    .D(\CPU.registerFile[31] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[13] [5]),
    .D(\CPU.registerFile[12] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [5]),
    .D(\CPU.registerFile[15] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [5]),
    .D(\CPU.registerFile[6] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [5]),
    .D(\CPU.registerFile[5] [5]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [4]),
    .D(\CPU.registerFile[17] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [4]),
    .D(\CPU.registerFile[18] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [4]),
    .D(\CPU.registerFile[3] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [4]),
    .D(\CPU.registerFile[1] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [4]),
    .D(\CPU.registerFile[10] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [4]),
    .D(\CPU.registerFile[10] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [4]),
    .D(\CPU.registerFile[9] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [4]),
    .D(\CPU.registerFile[25] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [4]),
    .D(\CPU.registerFile[26] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [4]),
    .D(\CPU.registerFile[21] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [4]),
    .D(\CPU.registerFile[22] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [4]),
    .D(\CPU.registerFile[28] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [4]),
    .D(\CPU.registerFile[31] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [4]),
    .D(\CPU.registerFile[13] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [4]),
    .D(\CPU.registerFile[15] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [4]),
    .D(\CPU.registerFile[6] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [4]),
    .D(\CPU.registerFile[5] [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [3]),
    .D(\CPU.registerFile[25] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [3]),
    .D(\CPU.registerFile[26] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [3]),
    .D(\CPU.registerFile[13] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [3]),
    .D(\CPU.registerFile[15] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [3]),
    .D(\CPU.registerFile[10] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [3]),
    .D(\CPU.registerFile[10] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[9] [3]),
    .D(\CPU.registerFile[8] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [3]),
    .D(\CPU.registerFile[28] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [3]),
    .D(\CPU.registerFile[31] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [3]),
    .D(\CPU.registerFile[18] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [3]),
    .D(\CPU.registerFile[17] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [3]),
    .D(\CPU.registerFile[7] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [3]),
    .D(\CPU.registerFile[4] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [3]),
    .D(\CPU.registerFile[0] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [3]),
    .D(\CPU.registerFile[0] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [3]),
    .D(\CPU.registerFile[2] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [3]),
    .D(\CPU.registerFile[23] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [3]),
    .D(\CPU.registerFile[21] [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [25]),
    .C(\CPU.registerFile[25] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [25]),
    .B(\CPU.registerFile[27] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[13] [25]),
    .B(\CPU.registerFile[12] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [25]),
    .B(\CPU.registerFile[14] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [25]),
    .B(\CPU.registerFile[10] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [25]),
    .B(\CPU.registerFile[10] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [25]),
    .C(\CPU.registerFile[8] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[29] [25]),
    .C(\CPU.registerFile[28] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [25]),
    .B(\CPU.registerFile[31] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [25]),
    .C(\CPU.registerFile[16] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[19] [25]),
    .B(\CPU.registerFile[18] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [25]),
    .B(\CPU.registerFile[6] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[4] [25]),
    .B(\CPU.registerFile[5] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfafc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [25]),
    .B(\CPU.registerFile[0] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [25]),
    .B(\CPU.registerFile[0] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [25]),
    .C(\CPU.registerFile[3] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [25]),
    .C(\CPU.registerFile[21] [25]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [25]),
    .B(\CPU.registerFile[22] [25]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [24]),
    .C(\CPU.registerFile[25] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[27] [24]),
    .B(\CPU.registerFile[26] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[12] [24]),
    .B(\CPU.registerFile[13] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[14] [24]),
    .B(\CPU.registerFile[15] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [24]),
    .B(\CPU.registerFile[11] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [24]),
    .B(\CPU.registerFile[11] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [24]),
    .C(\CPU.registerFile[8] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [24]),
    .C(\CPU.registerFile[29] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [24]),
    .B(\CPU.registerFile[31] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[17] [24]),
    .C(\CPU.registerFile[16] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.registerFile[18] [24]),
    .B(\CPU.registerFile[19] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(\CPU.registerFile[6] [24]),
    .B(\CPU.registerFile[7] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [24]),
    .B(\CPU.registerFile[4] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfafc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [24]),
    .B(\CPU.registerFile[0] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[1] [24]),
    .B(\CPU.registerFile[0] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [24]),
    .C(\CPU.registerFile[3] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[20] [24]),
    .C(\CPU.registerFile[21] [24]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [24]),
    .B(\CPU.registerFile[22] [24]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [20]),
    .D(\CPU.registerFile[25] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [20]),
    .D(\CPU.registerFile[26] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[13] [20]),
    .D(\CPU.registerFile[12] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [20]),
    .D(\CPU.registerFile[15] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [20]),
    .D(\CPU.registerFile[10] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [20]),
    .D(\CPU.registerFile[10] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [20]),
    .D(\CPU.registerFile[9] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [20]),
    .D(\CPU.registerFile[29] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h202a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(\CPU.registerFile[31] [20]),
    .C(mem_rdata[20]),
    .D(\CPU.registerFile[30] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03f3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [20]),
    .C(mem_rdata[20]),
    .D(\CPU.registerFile[19] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03f3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [20]),
    .C(mem_rdata[20]),
    .D(\CPU.registerFile[17] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [20]),
    .D(\CPU.registerFile[7] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [20]),
    .D(\CPU.registerFile[5] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [20]),
    .D(\CPU.registerFile[1] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [20]),
    .D(\CPU.registerFile[1] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [20]),
    .D(\CPU.registerFile[2] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h303f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[23] [20]),
    .C(mem_rdata[20]),
    .D(\CPU.registerFile[22] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [20]),
    .D(\CPU.registerFile[20] [20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [1]),
    .D(\CPU.registerFile[17] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [1]),
    .D(\CPU.registerFile[18] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [1]),
    .D(\CPU.registerFile[3] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [1]),
    .D(\CPU.registerFile[0] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [1]),
    .D(\CPU.registerFile[11] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [1]),
    .D(\CPU.registerFile[11] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [1]),
    .D(\CPU.registerFile[9] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [1]),
    .D(\CPU.registerFile[24] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [1]),
    .D(\CPU.registerFile[26] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [1]),
    .D(\CPU.registerFile[21] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [1]),
    .D(\CPU.registerFile[23] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [1]),
    .D(\CPU.registerFile[29] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [1]),
    .D(\CPU.registerFile[30] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[13] [1]),
    .D(\CPU.registerFile[12] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [1]),
    .D(\CPU.registerFile[15] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [1]),
    .D(\CPU.registerFile[7] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [1]),
    .D(\CPU.registerFile[4] [1]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [16]),
    .D(\CPU.registerFile[24] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [16]),
    .D(\CPU.registerFile[27] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [16]),
    .D(\CPU.registerFile[13] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [16]),
    .D(\CPU.registerFile[14] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [16]),
    .D(\CPU.registerFile[10] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [16]),
    .D(\CPU.registerFile[10] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [16]),
    .D(\CPU.registerFile[9] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [16]),
    .D(\CPU.registerFile[28] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [16]),
    .D(\CPU.registerFile[31] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [16]),
    .D(\CPU.registerFile[16] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [16]),
    .D(\CPU.registerFile[18] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [16]),
    .D(\CPU.registerFile[6] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [16]),
    .D(\CPU.registerFile[5] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [16]),
    .D(\CPU.registerFile[0] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [16]),
    .D(\CPU.registerFile[0] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [16]),
    .D(\CPU.registerFile[3] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [16]),
    .D(\CPU.registerFile[20] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [16]),
    .D(\CPU.registerFile[23] [16]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[24]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [9]),
    .D(\CPU.registerFile[17] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [9]),
    .D(\CPU.registerFile[18] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [9]),
    .D(\CPU.registerFile[2] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [9]),
    .D(\CPU.registerFile[0] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [9]),
    .D(\CPU.registerFile[10] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [9]),
    .D(\CPU.registerFile[10] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [9]),
    .D(\CPU.registerFile[9] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [9]),
    .D(\CPU.registerFile[24] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [9]),
    .D(\CPU.registerFile[26] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0054)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [9]),
    .D(\CPU.registerFile[20] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [9]),
    .D(\CPU.registerFile[22] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [9]),
    .D(\CPU.registerFile[29] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [9]),
    .D(\CPU.registerFile[30] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [9]),
    .D(\CPU.registerFile[13] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [9]),
    .D(\CPU.registerFile[15] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [9]),
    .D(\CPU.registerFile[7] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [9]),
    .D(\CPU.registerFile[4] [9]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[21] [22]),
    .B(\CPU.registerFile[20] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[22] [22]),
    .B(\CPU.registerFile[23] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [22]),
    .B(\CPU.registerFile[18] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5f3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [22]),
    .B(\CPU.registerFile[18] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [22]),
    .C(\CPU.registerFile[17] [22]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [22]),
    .B(\CPU.registerFile[6] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[4] [22]),
    .B(\CPU.registerFile[5] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[2] [22]),
    .B(\CPU.registerFile[3] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[2] [22]),
    .B(\CPU.registerFile[3] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[0] [22]),
    .C(\CPU.registerFile[1] [22]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[12] [22]),
    .B(\CPU.registerFile[13] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [22]),
    .B(\CPU.registerFile[14] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [22]),
    .B(\CPU.registerFile[11] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [22]),
    .B(\CPU.registerFile[11] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [22]),
    .C(\CPU.registerFile[9] [22]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [22]),
    .B(\CPU.registerFile[28] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [22]),
    .B(\CPU.registerFile[30] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[24] [22]),
    .B(\CPU.registerFile[25] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [22]),
    .B(\CPU.registerFile[27] [22]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h73fb)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h40c8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h220a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(\CPU.registerFile[19] [21]),
    .C(\CPU.registerFile[18] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0511)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(\CPU.registerFile[16] [21]),
    .C(\CPU.registerFile[17] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [21]),
    .C(\CPU.registerFile[25] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[27] [21]),
    .B(\CPU.registerFile[26] [21]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[3] [21]),
    .B(\CPU.registerFile[2] [21]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3022)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[0] [21]),
    .B(mem_rdata[21]),
    .C(\CPU.registerFile[1] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf5dd)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(\CPU.registerFile[10] [21]),
    .C(\CPU.registerFile[11] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha088)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(\CPU.registerFile[10] [21]),
    .C(\CPU.registerFile[11] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [21]),
    .C(\CPU.registerFile[9] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h220a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(\CPU.registerFile[23] [21]),
    .C(\CPU.registerFile[22] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1103)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[21] [21]),
    .B(mem_rdata[21]),
    .C(\CPU.registerFile[20] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[29] [21]),
    .C(\CPU.registerFile[28] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h440c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [21]),
    .B(mem_rdata[21]),
    .C(\CPU.registerFile[30] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3022)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[12] [21]),
    .B(mem_rdata[21]),
    .C(\CPU.registerFile[13] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [21]),
    .B(\CPU.registerFile[14] [21]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[6] [21]),
    .B(\CPU.registerFile[7] [21]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3022)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[4] [21]),
    .B(mem_rdata[21]),
    .C(\CPU.registerFile[5] [21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [19]),
    .D(\CPU.registerFile[23] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [19]),
    .D(\CPU.registerFile[21] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'haebf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [19]),
    .D(\CPU.registerFile[16] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [19]),
    .D(\CPU.registerFile[16] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [19]),
    .D(\CPU.registerFile[19] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [19]),
    .D(\CPU.registerFile[4] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [19]),
    .D(\CPU.registerFile[6] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [19]),
    .D(\CPU.registerFile[1] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [19]),
    .D(\CPU.registerFile[1] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [19]),
    .D(\CPU.registerFile[3] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [19]),
    .D(\CPU.registerFile[14] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [19]),
    .D(\CPU.registerFile[13] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [19]),
    .D(\CPU.registerFile[11] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [19]),
    .D(\CPU.registerFile[11] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[9] [19]),
    .D(\CPU.registerFile[8] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [19]),
    .D(\CPU.registerFile[29] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [19]),
    .D(\CPU.registerFile[30] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [19]),
    .D(\CPU.registerFile[24] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [19]),
    .D(\CPU.registerFile[27] [19]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [18]),
    .D(\CPU.registerFile[23] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [18]),
    .D(\CPU.registerFile[21] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'haebf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [18]),
    .D(\CPU.registerFile[16] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [18]),
    .D(\CPU.registerFile[16] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [18]),
    .D(\CPU.registerFile[19] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [18]),
    .D(\CPU.registerFile[4] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [18]),
    .D(\CPU.registerFile[7] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [18]),
    .D(\CPU.registerFile[1] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [18]),
    .D(\CPU.registerFile[1] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [18]),
    .D(\CPU.registerFile[3] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [18]),
    .D(\CPU.registerFile[14] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [18]),
    .D(\CPU.registerFile[13] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [18]),
    .D(\CPU.registerFile[11] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [18]),
    .D(\CPU.registerFile[11] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [18]),
    .D(\CPU.registerFile[9] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [18]),
    .D(\CPU.registerFile[31] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [18]),
    .D(\CPU.registerFile[24] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [18]),
    .D(\CPU.registerFile[27] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [18]),
    .D(\CPU.registerFile[28] [18]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [17]),
    .D(\CPU.registerFile[21] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [17]),
    .D(\CPU.registerFile[22] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [17]),
    .D(\CPU.registerFile[18] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5d7f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [17]),
    .D(\CPU.registerFile[18] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [17]),
    .D(\CPU.registerFile[16] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [17]),
    .D(\CPU.registerFile[7] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [17]),
    .D(\CPU.registerFile[4] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [17]),
    .D(\CPU.registerFile[1] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [17]),
    .D(\CPU.registerFile[1] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [17]),
    .D(\CPU.registerFile[3] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [17]),
    .D(\CPU.registerFile[13] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [17]),
    .D(\CPU.registerFile[14] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [17]),
    .D(\CPU.registerFile[11] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [17]),
    .D(\CPU.registerFile[11] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [17]),
    .D(\CPU.registerFile[9] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [17]),
    .D(\CPU.registerFile[29] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [17]),
    .D(\CPU.registerFile[30] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [17]),
    .D(\CPU.registerFile[25] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [17]),
    .D(\CPU.registerFile[27] [17]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [15]),
    .D(\CPU.registerFile[22] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [15]),
    .D(\CPU.registerFile[20] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [15]),
    .D(\CPU.registerFile[17] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [15]),
    .D(\CPU.registerFile[17] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [15]),
    .D(\CPU.registerFile[18] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [15]),
    .D(\CPU.registerFile[4] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [15]),
    .D(\CPU.registerFile[6] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [15]),
    .D(\CPU.registerFile[1] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [15]),
    .D(\CPU.registerFile[1] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [15]),
    .D(\CPU.registerFile[2] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [15]),
    .D(\CPU.registerFile[14] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [15]),
    .D(\CPU.registerFile[13] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [15]),
    .D(\CPU.registerFile[10] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [15]),
    .D(\CPU.registerFile[10] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [15]),
    .D(\CPU.registerFile[9] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [15]),
    .D(\CPU.registerFile[28] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [15]),
    .D(\CPU.registerFile[31] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [15]),
    .D(\CPU.registerFile[24] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [15]),
    .D(\CPU.registerFile[27] [15]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [14]),
    .D(\CPU.registerFile[22] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [14]),
    .D(\CPU.registerFile[21] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [14]),
    .D(\CPU.registerFile[17] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [14]),
    .D(\CPU.registerFile[17] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [14]),
    .D(\CPU.registerFile[18] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [14]),
    .D(\CPU.registerFile[7] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [14]),
    .D(\CPU.registerFile[5] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [14]),
    .D(\CPU.registerFile[1] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [14]),
    .D(\CPU.registerFile[1] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [14]),
    .D(\CPU.registerFile[2] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [14]),
    .D(\CPU.registerFile[13] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [14]),
    .D(\CPU.registerFile[14] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [14]),
    .D(\CPU.registerFile[11] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [14]),
    .D(\CPU.registerFile[11] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [14]),
    .D(\CPU.registerFile[9] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [14]),
    .D(\CPU.registerFile[28] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [14]),
    .D(\CPU.registerFile[30] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [14]),
    .D(\CPU.registerFile[25] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [14]),
    .D(\CPU.registerFile[26] [14]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [11]),
    .D(\CPU.registerFile[23] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [11]),
    .D(\CPU.registerFile[20] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [11]),
    .D(\CPU.registerFile[17] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [11]),
    .D(\CPU.registerFile[17] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [11]),
    .D(\CPU.registerFile[18] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [11]),
    .D(\CPU.registerFile[6] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [11]),
    .D(\CPU.registerFile[4] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [11]),
    .D(\CPU.registerFile[1] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [11]),
    .D(\CPU.registerFile[1] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [11]),
    .D(\CPU.registerFile[3] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [11]),
    .D(\CPU.registerFile[13] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [11]),
    .D(\CPU.registerFile[15] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [11]),
    .D(\CPU.registerFile[10] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [11]),
    .D(\CPU.registerFile[10] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[9] [11]),
    .D(\CPU.registerFile[8] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [11]),
    .D(\CPU.registerFile[28] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [11]),
    .D(\CPU.registerFile[30] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [11]),
    .D(\CPU.registerFile[24] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [11]),
    .D(\CPU.registerFile[26] [11]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [10]),
    .D(\CPU.registerFile[22] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [10]),
    .D(\CPU.registerFile[20] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [10]),
    .D(\CPU.registerFile[17] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [10]),
    .D(\CPU.registerFile[17] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [10]),
    .D(\CPU.registerFile[18] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [10]),
    .D(\CPU.registerFile[4] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [10]),
    .D(\CPU.registerFile[7] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [10]),
    .D(\CPU.registerFile[0] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [10]),
    .D(\CPU.registerFile[0] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [10]),
    .D(\CPU.registerFile[2] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[15] [10]),
    .D(\CPU.registerFile[14] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [10]),
    .D(\CPU.registerFile[13] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [10]),
    .D(\CPU.registerFile[10] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [10]),
    .D(\CPU.registerFile[10] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [10]),
    .D(\CPU.registerFile[9] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [10]),
    .D(\CPU.registerFile[28] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [10]),
    .D(\CPU.registerFile[30] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [10]),
    .D(\CPU.registerFile[25] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [10]),
    .D(\CPU.registerFile[26] [10]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[22] [0]),
    .D(\CPU.registerFile[23] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [0]),
    .D(\CPU.registerFile[21] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'habef)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [0]),
    .D(\CPU.registerFile[17] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [0]),
    .D(\CPU.registerFile[17] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [0]),
    .D(\CPU.registerFile[19] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [0]),
    .D(\CPU.registerFile[6] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [0]),
    .D(\CPU.registerFile[5] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfbea)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [0]),
    .D(\CPU.registerFile[0] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [0]),
    .D(\CPU.registerFile[0] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [0]),
    .D(\CPU.registerFile[3] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [0]),
    .D(\CPU.registerFile[13] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [0]),
    .D(\CPU.registerFile[15] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [0]),
    .D(\CPU.registerFile[10] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [0]),
    .D(\CPU.registerFile[10] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [0]),
    .D(\CPU.registerFile[9] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [0]),
    .D(\CPU.registerFile[28] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [0]),
    .D(\CPU.registerFile[31] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [0]),
    .D(\CPU.registerFile[25] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [0]),
    .D(\CPU.registerFile[26] [0]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [6]),
    .D(\CPU.registerFile[22] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [6]),
    .D(\CPU.registerFile[20] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'haebf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [6]),
    .D(\CPU.registerFile[16] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [6]),
    .D(\CPU.registerFile[16] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [6]),
    .D(\CPU.registerFile[19] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[4] [6]),
    .D(\CPU.registerFile[5] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [6]),
    .D(\CPU.registerFile[6] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfeba)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [6]),
    .D(\CPU.registerFile[1] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[0] [6]),
    .D(\CPU.registerFile[1] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[2] [6]),
    .D(\CPU.registerFile[3] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [6]),
    .D(\CPU.registerFile[15] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[13] [6]),
    .D(\CPU.registerFile[12] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [6]),
    .D(\CPU.registerFile[11] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [6]),
    .D(\CPU.registerFile[11] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [6]),
    .D(\CPU.registerFile[9] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[29] [6]),
    .D(\CPU.registerFile[28] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [6]),
    .D(\CPU.registerFile[31] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[25] [6]),
    .D(\CPU.registerFile[24] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [6]),
    .D(\CPU.registerFile[26] [6]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[23] [31]),
    .B(\CPU.registerFile[22] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[21] [31]),
    .B(\CPU.registerFile[20] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf3f5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [31]),
    .B(\CPU.registerFile[17] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [31]),
    .B(\CPU.registerFile[17] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[19] [31]),
    .C(\CPU.registerFile[18] [31]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[5] [31]),
    .B(\CPU.registerFile[4] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[7] [31]),
    .B(\CPU.registerFile[6] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [31]),
    .B(\CPU.registerFile[1] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [31]),
    .B(\CPU.registerFile[1] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [31]),
    .C(\CPU.registerFile[3] [31]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[14] [31]),
    .B(\CPU.registerFile[15] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[13] [31]),
    .B(\CPU.registerFile[12] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [31]),
    .B(\CPU.registerFile[10] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [31]),
    .B(\CPU.registerFile[10] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [31]),
    .C(\CPU.registerFile[9] [31]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [31]),
    .B(\CPU.registerFile[28] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [31]),
    .B(\CPU.registerFile[30] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[24] [31]),
    .B(\CPU.registerFile[25] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[27] [31]),
    .B(\CPU.registerFile[26] [31]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h73fb)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h40c8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[18] [30]),
    .B(\CPU.registerFile[19] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[16] [30]),
    .B(\CPU.registerFile[17] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [30]),
    .C(\CPU.registerFile[25] [30]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[27] [30]),
    .B(\CPU.registerFile[26] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[3] [30]),
    .B(\CPU.registerFile[2] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[1] [30]),
    .B(\CPU.registerFile[0] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [30]),
    .B(\CPU.registerFile[11] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [30]),
    .B(\CPU.registerFile[11] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [30]),
    .C(\CPU.registerFile[9] [30]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[23] [30]),
    .B(\CPU.registerFile[22] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[20] [30]),
    .B(\CPU.registerFile[21] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [30]),
    .C(\CPU.registerFile[29] [30]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [30]),
    .B(\CPU.registerFile[30] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[13] [30]),
    .B(\CPU.registerFile[12] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[14] [30]),
    .B(\CPU.registerFile[15] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[6] [30]),
    .B(\CPU.registerFile[7] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[5] [30]),
    .B(\CPU.registerFile[4] [30]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h73fb)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h40c8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[16] [2]),
    .D(\CPU.registerFile[17] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[19] [2]),
    .D(\CPU.registerFile[18] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [2]),
    .D(\CPU.registerFile[25] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[26] [2]),
    .D(\CPU.registerFile[27] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [2]),
    .D(\CPU.registerFile[2] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [2]),
    .D(\CPU.registerFile[0] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [2]),
    .D(\CPU.registerFile[10] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[11] [2]),
    .D(\CPU.registerFile[10] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[8] [2]),
    .D(\CPU.registerFile[9] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[21] [2]),
    .D(\CPU.registerFile[20] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [2]),
    .D(\CPU.registerFile[22] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [2]),
    .D(\CPU.registerFile[29] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[31] [2]),
    .D(\CPU.registerFile[30] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[13] [2]),
    .D(\CPU.registerFile[12] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [2]),
    .D(\CPU.registerFile[15] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[6] [2]),
    .D(\CPU.registerFile[7] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [2]),
    .D(\CPU.registerFile[4] [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h73fb)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h40c8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe54)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00fe)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[16] [29]),
    .B(\CPU.registerFile[17] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[18] [29]),
    .B(\CPU.registerFile[19] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[24] [29]),
    .C(\CPU.registerFile[25] [29]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[26] [29]),
    .B(\CPU.registerFile[27] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[3] [29]),
    .B(\CPU.registerFile[2] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[0] [29]),
    .B(\CPU.registerFile[1] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [29]),
    .B(\CPU.registerFile[11] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [29]),
    .B(\CPU.registerFile[11] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [29]),
    .C(\CPU.registerFile[9] [29]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[20] [29]),
    .B(\CPU.registerFile[21] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[22] [29]),
    .B(\CPU.registerFile[23] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2  (
    .A(mem_rdata[23]),
    .B(mem_rdata[21]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[28] [29]),
    .C(\CPU.registerFile[29] [29]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [29]),
    .B(\CPU.registerFile[31] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[23]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[13] [29]),
    .B(\CPU.registerFile[12] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [29]),
    .B(\CPU.registerFile[14] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[6] [29]),
    .B(\CPU.registerFile[7] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[5] [29]),
    .B(\CPU.registerFile[4] [29]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[23] [28]),
    .B(\CPU.registerFile[22] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[20] [28]),
    .B(\CPU.registerFile[21] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf3f5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [28]),
    .B(\CPU.registerFile[17] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [28]),
    .B(\CPU.registerFile[17] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[19] [28]),
    .C(\CPU.registerFile[18] [28]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[6] [28]),
    .B(\CPU.registerFile[7] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [28]),
    .B(\CPU.registerFile[4] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [28]),
    .B(\CPU.registerFile[1] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [28]),
    .B(\CPU.registerFile[1] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [28]),
    .C(\CPU.registerFile[3] [28]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[13] [28]),
    .B(\CPU.registerFile[12] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[14] [28]),
    .B(\CPU.registerFile[15] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [28]),
    .B(\CPU.registerFile[10] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [28]),
    .B(\CPU.registerFile[10] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [28]),
    .C(\CPU.registerFile[9] [28]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[28] [28]),
    .B(\CPU.registerFile[29] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [28]),
    .B(\CPU.registerFile[31] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[24] [28]),
    .B(\CPU.registerFile[25] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [28]),
    .B(\CPU.registerFile[27] [28]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[22] [27]),
    .B(\CPU.registerFile[23] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[20] [27]),
    .B(\CPU.registerFile[21] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf3f5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [27]),
    .B(\CPU.registerFile[17] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[16] [27]),
    .B(\CPU.registerFile[17] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[19] [27]),
    .C(\CPU.registerFile[18] [27]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[4] [27]),
    .B(\CPU.registerFile[5] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[6] [27]),
    .B(\CPU.registerFile[7] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [27]),
    .B(\CPU.registerFile[1] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [27]),
    .B(\CPU.registerFile[1] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[3] [27]),
    .C(\CPU.registerFile[2] [27]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[15] [27]),
    .B(\CPU.registerFile[14] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[12] [27]),
    .B(\CPU.registerFile[13] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [27]),
    .B(\CPU.registerFile[10] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [27]),
    .B(\CPU.registerFile[10] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [27]),
    .C(\CPU.registerFile[9] [27]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [27]),
    .B(\CPU.registerFile[28] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[30] [27]),
    .B(\CPU.registerFile[31] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[25] [27]),
    .B(\CPU.registerFile[24] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [27]),
    .B(\CPU.registerFile[27] [27]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[21] [26]),
    .B(\CPU.registerFile[20] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[23] [26]),
    .B(\CPU.registerFile[22] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [26]),
    .B(\CPU.registerFile[18] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h5f3f)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[19] [26]),
    .B(\CPU.registerFile[18] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[16] [26]),
    .C(\CPU.registerFile[17] [26]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [26]),
    .B(\CPU.registerFile[6] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[5] [26]),
    .B(\CPU.registerFile[4] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [26]),
    .B(\CPU.registerFile[1] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [26]),
    .B(\CPU.registerFile[1] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [26]),
    .C(\CPU.registerFile[3] [26]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[13] [26]),
    .B(\CPU.registerFile[12] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[14] [26]),
    .B(\CPU.registerFile[15] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hafcf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [26]),
    .B(\CPU.registerFile[10] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[11] [26]),
    .B(\CPU.registerFile[10] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[9] [26]),
    .C(\CPU.registerFile[8] [26]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[28] [26]),
    .B(\CPU.registerFile[29] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [26]),
    .B(\CPU.registerFile[30] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[25] [26]),
    .B(\CPU.registerFile[24] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [26]),
    .B(\CPU.registerFile[27] [26]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.registerFile[23] [23]),
    .B(\CPU.registerFile[22] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.registerFile[20] [23]),
    .B(\CPU.registerFile[21] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf5f3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[17] [23]),
    .B(\CPU.registerFile[16] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[17] [23]),
    .B(\CPU.registerFile[16] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[18] [23]),
    .C(\CPU.registerFile[19] [23]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[7] [23]),
    .B(\CPU.registerFile[6] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[4] [23]),
    .B(\CPU.registerFile[5] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfcfa)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [23]),
    .B(\CPU.registerFile[1] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[0] [23]),
    .B(\CPU.registerFile[1] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[2] [23]),
    .C(\CPU.registerFile[3] [23]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c0a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.registerFile[12] [23]),
    .B(\CPU.registerFile[13] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha0c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.registerFile[15] [23]),
    .B(\CPU.registerFile[14] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcfaf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [23]),
    .B(\CPU.registerFile[11] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0a0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.registerFile[10] [23]),
    .B(\CPU.registerFile[11] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.registerFile[8] [23]),
    .C(\CPU.registerFile[9] [23]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0503)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.registerFile[29] [23]),
    .B(\CPU.registerFile[28] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5030)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.registerFile[31] [23]),
    .B(\CPU.registerFile[30] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0305)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.registerFile[24] [23]),
    .B(\CPU.registerFile[25] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.registerFile[26] [23]),
    .B(\CPU.registerFile[27] [23]),
    .C(mem_rdata[21]),
    .D(mem_rdata[20]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7f3b)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4c08)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[23]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30fc)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[24]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[23] [8]),
    .D(\CPU.registerFile[22] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[20] [8]),
    .D(\CPU.registerFile[21] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'haebf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [8]),
    .D(\CPU.registerFile[16] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0415)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[17] [8]),
    .D(\CPU.registerFile[16] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h03cf)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[18] [8]),
    .D(\CPU.registerFile[19] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[7] [8]),
    .D(\CPU.registerFile[6] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5140)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[5] [8]),
    .D(\CPU.registerFile[4] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf7d5)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [8]),
    .D(\CPU.registerFile[2] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha280)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[3] [8]),
    .D(\CPU.registerFile[2] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[1] [8]),
    .D(\CPU.registerFile[0] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5410)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[12] [8]),
    .D(\CPU.registerFile[13] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[14] [8]),
    .D(\CPU.registerFile[15] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfd75)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [8]),
    .D(\CPU.registerFile[11] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[10] [8]),
    .D(\CPU.registerFile[11] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3c0)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[9] [8]),
    .D(\CPU.registerFile[8] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[22]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [1]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [2]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfda8)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[28] [8]),
    .D(\CPU.registerFile[29] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h028a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[30] [8]),
    .D(\CPU.registerFile[31] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0145)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[24] [8]),
    .D(\CPU.registerFile[25] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h082a)
  ) \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(mem_rdata[21]),
    .B(mem_rdata[20]),
    .C(\CPU.registerFile[27] [8]),
    .D(\CPU.registerFile[26] [8]),
    .Z(\CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.state_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.state [3]),
    .D(\CPU.state [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.state_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.state_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\CPU.state [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\CPU.state_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\CPU.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc4c0)
  ) \CPU.state_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mapped_spi_flash.CS_N ),
    .B(resetn),
    .C(\CPU.state [3]),
    .D(\CPU.state [2]),
    .Z(\CPU.state_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.state_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\CPU.isJAL_TRELLIS_FF_Q_CE ),
    .LSR(1'h0),
    .Q(\CPU.state [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.state_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\CPU.state_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\CPU.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \CPU.state_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.state [1]),
    .C(\CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C [2]),
    .Z(\CPU.state_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hff03)
  ) \CPU.state_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluWr_TRELLIS_FF_Q_LSR [0]),
    .C(\CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.aluWr_TRELLIS_FF_Q_LSR [2]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5100)
  ) \CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.instr [4]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [5]),
    .Z(\CPU.writeBackData [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_1_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [5]),
    .Z(\CPU.writeBackData [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h8cff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h8ccc)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hc8cc)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h8cff)
  ) \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haf2f)
  ) \CPU.writeBackData_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hffb3)
  ) \CPU.writeBackData_LUT4_Z_1  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_1_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_1_C [3]),
    .D(\CPU.writeBackData_LUT4_Z_1_B [3]),
    .Z(\CPU.writeBackData [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff4f)
  ) \CPU.writeBackData_LUT4_Z_10  (
    .A(\CPU.writeBackData_LUT4_Z_10_A [0]),
    .B(\CPU.writeBackData_LUT4_Z_10_A [1]),
    .C(\CPU.writeBackData_LUT4_Z_10_A [2]),
    .D(\CPU.writeBackData_LUT4_Z_10_A [3]),
    .Z(\CPU.writeBackData [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z  (
    .A(mem_rdata[19]),
    .B(mem_rdata[3]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00d0)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_1  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[3]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_1_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_1_D_LUT4_Z  (
    .A(mem_rdata[27]),
    .B(mem_rdata[11]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf030)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_C [1]),
    .D(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f4c)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_C_LUT4_Z  (
    .A(\CPU.cycles [3]),
    .B(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [0]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [3]),
    .D(\CPU.PC [2]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f3c)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [4]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z_2_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00f2)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z_2_D_LUT4_Z  (
    .A(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .B(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z_2_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haa2a)
  ) \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_3  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_10_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3fbf)
  ) \CPU.writeBackData_LUT4_Z_11  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_11_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_11_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_11_B [3]),
    .Z(\CPU.writeBackData [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z  (
    .A(\CPU.cycles [4]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he0ee)
  ) \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1  (
    .A(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[20]),
    .B(mem_rdata[4]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00d0)
  ) \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[4]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0030)
  ) \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[12]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0030)
  ) \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[28]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff8f)
  ) \CPU.writeBackData_LUT4_Z_12  (
    .A(\CPU.cycles [5]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_12_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_12_C [3]),
    .Z(\CPU.writeBackData [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haa2a)
  ) \CPU.writeBackData_LUT4_Z_12_C_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_12_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_12_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hee0e)
  ) \CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_12_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff3b)
  ) \CPU.writeBackData_LUT4_Z_13  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_13_B [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_13_B [3]),
    .Z(\CPU.writeBackData [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0cc)
  ) \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B [1]),
    .D(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B [2]),
    .Z(\CPU.writeBackData_LUT4_Z_13_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haa2a)
  ) \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_1  (
    .A(\CPU.isALU ),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_13_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7770)
  ) \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.cycles [6]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [1]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[30]),
    .B(mem_rdata[14]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00d0)
  ) \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z_2  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[6]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z_2_D_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(mem_rdata[6]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff2f)
  ) \CPU.writeBackData_LUT4_Z_14  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_14_B [2]),
    .C(\CPU.writeBackData_LUT4_Z_14_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C [3]),
    .Z(\CPU.writeBackData [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.writeBackData_LUT4_Z_14_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [7]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_14_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haa2a)
  ) \CPU.writeBackData_LUT4_Z_14_C_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h7770)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.cycles [7]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h004c)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [3]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc333)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [7]),
    .C(\CPU.PC [6]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [13]),
    .C(mem_rdata[7]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[31]),
    .C(mem_rdata[15]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[23]),
    .C(mem_rdata[7]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0045)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D  (
    .A(\CPU.instr [14]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0c0)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [13]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf030)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z  (
    .A(mem_rdata[24]),
    .B(mem_rdata[8]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [4]),
    .D(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha820)
  ) \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.d_in_LUT4_Z_D [3]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3fbf)
  ) \CPU.writeBackData_LUT4_Z_15  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff2f)
  ) \CPU.writeBackData_LUT4_Z_16  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_16_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_16_C [3]),
    .Z(\CPU.writeBackData [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8c0c)
  ) \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [9]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0c3f)
  ) \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [9]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfdf8)
  ) \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [9]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h7770)
  ) \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.cycles [9]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0d00)
  ) \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[9]),
    .C(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [9]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z_C_LUT4_Z  (
    .A(mem_rdata[25]),
    .B(mem_rdata[9]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff8f)
  ) \CPU.writeBackData_LUT4_Z_17  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_17_B [2]),
    .C(\CPU.writeBackData_LUT4_Z_17_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C [3]),
    .Z(\CPU.writeBackData [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0fc)
  ) \CPU.writeBackData_LUT4_Z_17_B_LUT4_C  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0017)
  ) \CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D_LUT4_Z  (
    .A(\CPU.rs1 [9]),
    .B(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h956a)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'ha956)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D  (
    .A(1'h0),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h595a)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [3]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D  (
    .A(\CPU.aluReg [8]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [2]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3100)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B  (
    .A(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4c0c)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.cycles [8]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00fc)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0d00)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[8]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4cc4)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0fc)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [7]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0f0)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [8]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [8]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9555)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.PC [8]),
    .B(\CPU.PC [7]),
    .C(\CPU.PC [6]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.PC [5]),
    .B(\CPU.PC [4]),
    .C(\CPU.PC [3]),
    .D(\CPU.PC [2]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0356)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h56fc)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hea80)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_BLUT_LUT4_Z  (
    .A(\CPU.PC [10]),
    .B(\CPU.PC [9]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [5]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9555)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.PC [11]),
    .B(\CPU.PC [10]),
    .C(\CPU.PC [9]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f3c)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [0]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [10]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [11]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.PC [8]),
    .B(\CPU.PC [7]),
    .C(\CPU.PC [6]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haa2a)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.rs1 [10]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1  (
    .A(\CPU.aluReg [10]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [30]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [30]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h5355)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [30]),
    .B(\CPU.rs2 [10]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h3555)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [30]),
    .B(\CPU.rs2 [10]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [10]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [10]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [29]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [29]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h5355)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [29]),
    .B(\CPU.rs2 [9]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h3555)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [29]),
    .B(\CPU.rs2 [9]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h5355)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [11]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h3555)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [11]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hfe01)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hec13)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hc933)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h9333)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [11]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6000)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [5]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h6000)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [4]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8008)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc44c)
  ) \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h7770)
  ) \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.cycles [10]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0d00)
  ) \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[10]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc333)
  ) \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.PC [10]),
    .C(\CPU.PC [9]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z_C_LUT4_Z  (
    .A(mem_rdata[26]),
    .B(mem_rdata[10]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haf2f)
  ) \CPU.writeBackData_LUT4_Z_18  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_18_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_18_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_18_B [3]),
    .Z(\CPU.writeBackData [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00c4)
  ) \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h80c4)
  ) \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_1  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5a1e)
  ) \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [5]),
    .B(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7770)
  ) \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.cycles [11]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0b00)
  ) \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[11]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[27]),
    .B(mem_rdata[11]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D [4]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf351)
  ) \CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_18_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haf2f)
  ) \CPU.writeBackData_LUT4_Z_19  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_19_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_19_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_19_B [3]),
    .Z(\CPU.writeBackData [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4c00)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1  (
    .A(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A [0]),
    .B(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A [1]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A [3]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcccf)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[12]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hcacf)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(mem_rdata[28]),
    .B(mem_rdata[12]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h084c)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_2  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [12]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [12]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [12]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0c08)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_1_C [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haa2a)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.rs1 [20]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.aluReg [20]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'he000)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [7]),
    .B(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0]),
    .D(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [20]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8008)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc44c)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.cycles [20]),
    .B(\CPU.instr [20]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B_LUT4_Z_1  (
    .A(1'h0),
    .B(mem_rdata[20]),
    .C(\CPU.instr [13]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \CPU.writeBackData_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [20]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_1_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff3b)
  ) \CPU.writeBackData_LUT4_Z_2  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_2_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_2_C [3]),
    .D(\CPU.writeBackData_LUT4_Z_2_B [3]),
    .Z(\CPU.writeBackData [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haf2f)
  ) \CPU.writeBackData_LUT4_Z_20  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_20_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_20_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_20_B [3]),
    .Z(\CPU.writeBackData [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc040)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f4c)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.instr [15]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.cycles [15]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[15]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [2]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h084c)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_2  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [15]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [15]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [15]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3fbf)
  ) \CPU.writeBackData_LUT4_Z_21  (
    .A(\CPU.isALU ),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0c0)
  ) \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C [1]),
    .D(\CPU.writeBackData_LUT4_Z_2_C [1]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [21]),
    .B(\CPU.instr [21]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h4ccc)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [2]),
    .D(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [20]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hc03f)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [20]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [20]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'he187)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [20]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [20]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'he187)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [20]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [20]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'he187)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [20]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf0c0)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc88c)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h51f3)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.writeBackData_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h781e)
  ) \CPU.writeBackData_LUT4_Z_2_C_LUT4_Z_1  (
    .A(\CPU.PC [20]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_1_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_2_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hffb3)
  ) \CPU.writeBackData_LUT4_Z_3  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_3_B [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_3_B [3]),
    .Z(\CPU.writeBackData [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0c0)
  ) \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C [1]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C_LUT4_Z  (
    .A(mem_rdata[22]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [22]),
    .B(\CPU.instr [22]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8c0c)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hcc0c)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h444c)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'ha888)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'ha888)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'ha888)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1101)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5723)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [22]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h5355)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [22]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h3555)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [22]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [22]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [22]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [21]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.instr [31]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h5355)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [21]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h3555)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [21]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [21]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [20]),
    .D(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [20]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f0c)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [3]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D  (
    .A(\CPU.aluReg [21]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [21]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [21]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.aluReg [22]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_4_C [3]),
    .D(\CPU.writeBackData_LUT4_Z_4_D [2]),
    .Z(\CPU.writeBackData [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_LUT4_Z_4_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [23]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf0c3)
  ) \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC [22]),
    .C(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [1]),
    .D(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc993)
  ) \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC [22]),
    .B(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [2]),
    .D(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3c66)
  ) \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.PC [23]),
    .C(\CPU.instr [23]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [22]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc088)
  ) \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.instr [31]),
    .B(\CPU.PC [21]),
    .C(\CPU.instr [21]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h3f0f)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.isALU ),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h7f0f)
  ) \CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.isALU ),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff8f)
  ) \CPU.writeBackData_LUT4_Z_5  (
    .A(\CPU.instr [24]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_5_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_5_C [3]),
    .Z(\CPU.writeBackData [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8c0c)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [24]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [24]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [24]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [24]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf03c)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h93c6)
  ) \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h1030)
  ) \CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles [24]),
    .B(mem_rdata[24]),
    .C(\CPU.instr [13]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [24]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff8f)
  ) \CPU.writeBackData_LUT4_Z_6  (
    .A(\CPU.instr [25]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_6_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_C [3]),
    .Z(\CPU.writeBackData [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [5]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU ),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0ccc)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h8ccc)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0ccc)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_LUT4_Z  (
    .A(\CPU.rs1 [25]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_LUT4_Z_1  (
    .A(\CPU.aluReg [25]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0fc3)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3c39)
  ) \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [2]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h1030)
  ) \CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.cycles [25]),
    .B(mem_rdata[25]),
    .C(\CPU.instr [13]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [25]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haf2f)
  ) \CPU.writeBackData_LUT4_Z_7  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_LUT4_Z_7_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_7_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_7_B [3]),
    .Z(\CPU.writeBackData [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_1  (
    .A(mem_rdata[29]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.cycles [29]),
    .B(\CPU.instr [29]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [29]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [29]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [29]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [29]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'heb00)
  ) \CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_7_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff73)
  ) \CPU.writeBackData_LUT4_Z_8  (
    .A(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [0]),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [1]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.writeBackData_LUT4_Z_9  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_LUT4_Z_9_C [1]),
    .D(\CPU.writeBackData_LUT4_Z_9_C [2]),
    .Z(\CPU.writeBackData [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00b0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [2]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1030)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B [1]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha8dc)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z  (
    .A(\CPU.rs1 [2]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1  (
    .A(\CPU.aluReg [2]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [4]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h287d)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [3]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he187)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D  (
    .A(\CPU.rs1 [2]),
    .B(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C [2]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h084c)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z_LUT4_Z  (
    .A(\CPU.rs1 [3]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [5]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z_LUT4_Z_1  (
    .A(\CPU.aluReg [3]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0fc)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [1]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [6]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h59a6)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z  (
    .A(\CPU.PC [2]),
    .B(\CPU.PC [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0df2)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1  (
    .A(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .B(\CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [1]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f4c)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [2]),
    .B(\CPU.PC [2]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00d0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[2]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[26]),
    .B(mem_rdata[10]),
    .C(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00d0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.instr [13]),
    .B(mem_rdata[5]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(mem_rdata[21]),
    .B(mem_rdata[5]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0f0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[2]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc0f0)
  ) \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(mem_rdata[18]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.writeBackData [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0 [1]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0 [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'haf2f)
  ) \CPU.writeBackData_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h1320)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h1023)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h1320)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h1320)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3f00)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1  (
    .A(mem_rdata[30]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.cycles [30]),
    .B(\CPU.instr [30]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30f0)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h80e0)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.rs1 [30]),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [30]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [30]),
    .C(\CPU.instr [31]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [30]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [30]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [30]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.writeBackData [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h4fcf)
  ) \CPU.writeBackData_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\CPU.instr [14]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0fcf)
  ) \CPU.writeBackData_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7077)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_LUT4_Z  (
    .A(\CPU.cycles [0]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.mem_rdata_LUT4_B_Z [2]),
    .D(\CPU.mem_rdata_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h4cc8)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [31]),
    .B(\CPU.instr [13]),
    .C(\CPU.instr [12]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [31]),
    .B(\CPU.instr [13]),
    .C(\CPU.instr [12]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [31]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [31]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'ha8a0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [29]),
    .C(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_2  (
    .A(\CPU.rs1 [31]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [31]),
    .C(\CPU.instr [31]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_Z_1  (
    .A(\CPU.aluReg [31]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_2_Z ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [30]),
    .B(\CPU.rs1 [29]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .D(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0a8e)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [30]),
    .B(\CPU.rs1 [29]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .D(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [30]),
    .B(\CPU.rs1 [29]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .D(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h8eaf)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [30]),
    .B(\CPU.rs1 [29]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .D(\CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z  (
    .A(mem_rdata[31]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf030)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [31]),
    .B(\CPU.instr [31]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h5553)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3500)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_A  (
    .A(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_PFUMX_C0  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_D_Z ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z_LUT4_A_Z ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [4]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h030f)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [3]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [4]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3f35)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.writeBackData [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8cff)
  ) \CPU.writeBackData_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00c8)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .B(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.cycles [13]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0b00)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1  (
    .A(mem_rdata[13]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[29]),
    .B(mem_rdata[13]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4e1b)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0ccf)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [12]),
    .C(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7770)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z_LUT4_D  (
    .A(\CPU.cycles [12]),
    .B(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z_LUT4_D_1  (
    .A(\CPU.instr [12]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [12]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9996)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.PC [12]),
    .B(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [2]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [3]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [13]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [13]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [13]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_4  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_4_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0 [4]),
    .Z(\CPU.writeBackData [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.writeBackData_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h2aff)
  ) \CPU.writeBackData_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_PFUMX_Z_4_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z  (
    .A(\CPU.rs1 [14]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_1  (
    .A(\CPU.aluReg [14]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00c4)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .B(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0c0)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_C [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0b00)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_1  (
    .A(mem_rdata[14]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_1_C_LUT4_Z  (
    .A(mem_rdata[30]),
    .B(mem_rdata[14]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [14]),
    .B(\CPU.instr [14]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h084c)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [5]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [4]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_5  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_5_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'haeff)
  ) \CPU.writeBackData_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_6  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_6_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.writeBackData_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU ),
    .D(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h2aff)
  ) \CPU.writeBackData_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h2faf)
  ) \CPU.writeBackData_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isALU ),
    .B(\CPU.writeBackData_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0cff)
  ) \CPU.writeBackData_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU ),
    .C(\CPU.writeBackData_PFUMX_Z_C0 [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z  (
    .A(mem_rdata[26]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hcc3c)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hcc3c)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'ha666)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hcc3c)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hcc3c)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hcc3c)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'ha9a5)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0087)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [3]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [28]),
    .C(\CPU.rs1 [28]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h030f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [28]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs1 [28]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h33c3)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc399)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_LUT4_Z_1  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [27]),
    .C(\CPU.rs2 [27]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h03fc)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [30]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h781e)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [30]),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_C  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1  (
    .A(mem_rdata[28]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.cycles [28]),
    .B(\CPU.instr [28]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h030f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0507)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h0507)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0507)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [28]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [28]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [28]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h3330)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h5540)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h3330)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h3330)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h5540)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h3330)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h5540)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha599)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z  (
    .A(\CPU.rs1 [29]),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [29]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf030)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [28]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [28]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_C0  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_C_Z ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h00c3)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [1]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0903)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0]),
    .B(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [2]),
    .D(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8cc8)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3c6)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D  (
    .A(1'h0),
    .B(\CPU.rs1 [27]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [4]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'ha888)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hfeee)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'heaaa)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'haaa8)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h8880)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'heeea)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_1_Z ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [27]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [27]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc3a5)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [25]),
    .C(\CPU.rs1 [25]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [24]),
    .D(\CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcf0c)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs1 [25]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [6]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.rs1 [26]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h5f07)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D  (
    .A(\CPU.rs1 [26]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc399)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [26]),
    .C(\CPU.rs2 [26]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3050)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs2 [24]),
    .C(\CPU.rs1 [24]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [26]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [25]),
    .D(\CPU.isALU_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h40f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1  (
    .A(mem_rdata[27]),
    .B(\CPU.instr [13]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.cycles [27]),
    .B(\CPU.instr [27]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4cc4)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2  (
    .A(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0]),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0cfc)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [26]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .C(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h0ccc)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [0]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [27]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs1 [27]),
    .B(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1]),
    .C(\CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1131)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [1]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3]),
    .C(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h135f)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.cycles [26]),
    .B(\CPU.instr [26]),
    .C(\CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3]),
    .D(\CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluReg [26]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBack_LUT4_C  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.writeBack ),
    .D(\CPU.instr [7]),
    .Z(\CPU.writeBack_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0030)
  ) \CPU.writeBack_LUT4_C_1  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.writeBack ),
    .D(\CPU.instr [7]),
    .Z(\CPU.writeBack_LUT4_C_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0400)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_1  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_2  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_3  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_4  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_5  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_1_Z_LUT4_D_6  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_1_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_1_Z_LUT4_D_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.writeBack_LUT4_C_2  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.writeBack ),
    .D(\CPU.instr [7]),
    .Z(\CPU.writeBack_LUT4_C_2_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D_1  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D_2  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D_3  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2000)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D_4  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D_5  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D_6  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0400)
  ) \CPU.writeBack_LUT4_C_2_Z_LUT4_D_7  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_2_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_2_Z_LUT4_D_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \CPU.writeBack_LUT4_C_3  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.writeBack ),
    .D(\CPU.instr [7]),
    .Z(\CPU.writeBack_LUT4_C_3_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D_1  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D_2  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D_3  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2000)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D_4  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D_5  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D_6  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0400)
  ) \CPU.writeBack_LUT4_C_3_Z_LUT4_D_7  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_3_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_3_Z_LUT4_D_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0400)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_1  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_2  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0800)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_3  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_4  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_4_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_5  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_5_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_6  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_6_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBack_LUT4_C_Z_LUT4_D_7  (
    .A(\CPU.instr [11]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [9]),
    .D(\CPU.writeBack_LUT4_C_Z [3]),
    .Z(\CPU.writeBack_LUT4_C_Z_LUT4_D_7_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/cpu/femtorv32_quark_V2.v:331.4-443.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.writeBack_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.writeBack_TRELLIS_FF_Q_DI [1]),
    .LSR(\CPU.writeBack_TRELLIS_FF_Q_LSR ),
    .Q(\CPU.writeBack )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [6]),
    .D(\CPU.writeBack_TRELLIS_FF_Q_DI [1]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z  (
    .D0(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [5]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [4]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [4]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h0020)
  ) \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [2]),
    .D(\CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [3]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf3ff)
  ) \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [5]),
    .C(\CPU.instr [4]),
    .D(\CPU.isALU_LUT4_Z_D [6]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h333f)
  ) \CPU.writeBack_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(resetn),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\CPU.writeBack_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) LEDS_TRELLIS_FF_Q (
    .CE(LEDS_TRELLIS_FF_Q_CE),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(1'h0),
    .Q(LEDS)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) LEDS_TRELLIS_FF_Q_CE_LUT4_Z (
    .A(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(LEDS_TRELLIS_FF_Q_CE)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A (
    .A(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8c0c)
  ) \mapped_spi_flash.CS_N_LUT4_A  (
    .A(\mapped_spi_flash.CS_N ),
    .B(resetn),
    .C(\CPU.state [0]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mapped_spi_flash.CS_N_LUT4_A_1  (
    .A(\mapped_spi_flash.CS_N ),
    .B(resetn),
    .C(\CPU.state [0]),
    .D(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\CPU.aluWr_TRELLIS_FF_Q_LSR [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.CS_N_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CS_N ),
    .D(\CPU.state [2]),
    .Z(\mapped_spi_flash.CS_N_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:4.98-4.152" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET")
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.CS_N )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3111)
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z_B [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.CS_N ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [10]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [11]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [11]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [9]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [10]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6669)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.instr [30]),
    .B(\CPU.rs1 [10]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hfae8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [28]),
    .B(\CPU.instr [27]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.rs1 [7]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'he8a0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [28]),
    .B(\CPU.instr [27]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.rs1 [7]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hfae8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [28]),
    .B(\CPU.instr [27]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.rs1 [7]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hfae8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [28]),
    .B(\CPU.instr [27]),
    .C(\CPU.rs1 [8]),
    .D(\CPU.rs1 [7]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [29]),
    .D(\CPU.rs1 [9]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [12]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hbfff)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [15]),
    .C(\CPU.rs1 [14]),
    .D(\CPU.rs1 [13]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfffd)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [15]),
    .C(\CPU.rs1 [14]),
    .D(\CPU.rs1 [13]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [8]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [9]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5a69)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [29]),
    .B(\CPU.instr [28]),
    .C(\CPU.rs1 [9]),
    .D(\CPU.rs1 [8]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h69a5)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [29]),
    .B(\CPU.instr [28]),
    .C(\CPU.rs1 [9]),
    .D(\CPU.rs1 [8]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [7]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [8]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [28]),
    .C(\CPU.rs1 [8]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0fc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [27]),
    .C(\CPU.rs1 [7]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [6]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [7]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [27]),
    .C(\CPU.rs1 [7]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [26]),
    .D(\CPU.rs1 [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [29]),
    .D(\CPU.rs1 [9]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [5]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [6]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1e78)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.instr [25]),
    .B(\CPU.rs1 [5]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [3]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [4]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [4]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [5]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [25]),
    .C(\CPU.rs1 [5]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [1]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [1]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [1]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [19]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha088)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(resetn),
    .B(\CPU.PC [20]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0a88)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(resetn),
    .B(\CPU.PC [20]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_SD  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_SD_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_SD_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'haaab)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'haaa8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'haaab)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'haaab)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_PFUMX_ALUT  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_PFUMX_ALUT_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(resetn),
    .C(\CPU.PC [22]),
    .D(\CPU.PC [20]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_PFUMX_ALUT  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_PFUMX_ALUT_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(resetn),
    .C(\CPU.PC [22]),
    .D(\CPU.PC [20]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [20]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [29]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [28]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [27]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [26]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [25]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:87.169-87.228" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [24]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:87.169-87.228" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [23]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [22]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [21]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [0]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hece4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(1'h1),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [14]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [15]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6090)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [15]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0fc)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [14]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h8e88)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [14]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [13]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [14]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc33c)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [14]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h9699)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [14]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'heaa8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [15]),
    .C(\CPU.rs1 [14]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hfae8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [11]),
    .D(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'he8a0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [11]),
    .D(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hfae8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [11]),
    .D(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hfae8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [11]),
    .D(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [17]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [16]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcff3)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.rs1 [18]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [13]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.rs1 [12]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [12]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha808)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [13]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h99c6)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [13]),
    .C(\CPU.rs1 [12]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h4a08)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0c00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h3c0c)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h4a08)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h3c0c)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h4a08)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h3c0c)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h4a08)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.rs1 [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [11]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(resetn),
    .B(\CPU.PC [12]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(resetn),
    .C(\CPU.PC [12]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfee6)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [12]),
    .C(\CPU.rs1 [11]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'heee8)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [30]),
    .B(\CPU.rs1 [10]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3bbb)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcce4)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hfc30)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hc6ff)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [21]),
    .C(\CPU.rs1 [20]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(resetn),
    .C(\CPU.PC [21]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h9cff)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [21]),
    .C(\CPU.rs1 [20]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B  (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_1  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [0]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [2]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [3]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [23]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9100)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_LUT4_Z_1  (
    .A(\CPU.rs1 [22]),
    .B(\CPU.rs1 [21]),
    .C(\CPU.rs1 [20]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h2d0f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [20]),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [23]),
    .D(\CPU.rs1 [22]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [20]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:82.168-82.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [5]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [4]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [3]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [2]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [1]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [0]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc040)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hcf45)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3033)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D ),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3fbf)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rstrb ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hcfff)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [30]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [29]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [20]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [19]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [18]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [17]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [16]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [15]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [14]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [13]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [12]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [11]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [28]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [10]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [9]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [8]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [7]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [6]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [5]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [4]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [3]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [2]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [1]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [27]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_31  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(spi_miso),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [26]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [25]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [24]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [23]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [22]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [21]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0ccc)
  ) \mapped_spi_flash.rstrb_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rstrb ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mapped_spi_flash.rstrb )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:87.169-87.228" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [5]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [4]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [3]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [2]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [1]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [0]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc3cc)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [5]),
    .C(\mapped_spi_flash.snd_bitcount [4]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D [2]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount [4]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D [2]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [5]),
    .C(\mapped_spi_flash.snd_bitcount [4]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D [2]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_Z  (
    .A(\mapped_spi_flash.snd_bitcount [3]),
    .B(\mapped_spi_flash.snd_bitcount [2]),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haaa9)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(\mapped_spi_flash.snd_bitcount [3]),
    .B(\mapped_spi_flash.snd_bitcount [2]),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_4  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [2]),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z (
    .D0(mem_rdata_L6MUX21_Z_D0),
    .D1(mem_rdata_L6MUX21_Z_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z_1 (
    .D0(mem_rdata_L6MUX21_Z_1_D0),
    .D1(mem_rdata_L6MUX21_Z_1_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_1_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [28]),
    .Z(mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [28]),
    .Z(mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_1_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\per_uart.d_out [4]),
    .C(\mult1.d_out [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfcf0)
  ) mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [4]),
    .C(\mapped_spi_flash.rcv_data [28]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z_2 (
    .D0(mem_rdata_L6MUX21_Z_2_D0),
    .D1(mem_rdata_L6MUX21_Z_2_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_2_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [29]),
    .Z(mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [29]),
    .Z(mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_2_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [5]),
    .C(\per_uart.d_out [5]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfcf0)
  ) mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [5]),
    .C(\mapped_spi_flash.rcv_data [29]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z_3 (
    .D0(mem_rdata_L6MUX21_Z_3_D0),
    .D1(mem_rdata_L6MUX21_Z_3_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_3_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [30]),
    .Z(mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [30]),
    .Z(mem_rdata_L6MUX21_Z_3_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_3_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [6]),
    .C(\per_uart.d_out [6]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfcf0)
  ) mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [6]),
    .C(\mapped_spi_flash.rcv_data [30]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_3_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z_4 (
    .D0(mem_rdata_L6MUX21_Z_4_D0),
    .D1(mem_rdata_L6MUX21_Z_4_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_4_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [31]),
    .Z(mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [31]),
    .Z(mem_rdata_L6MUX21_Z_4_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_4_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [7]),
    .C(\per_uart.d_out [7]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfcf0)
  ) mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [7]),
    .C(\mapped_spi_flash.rcv_data [31]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_4_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z_5 (
    .D0(mem_rdata_L6MUX21_Z_5_D0),
    .D1(mem_rdata_L6MUX21_Z_5_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_5_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [16]),
    .Z(mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [16]),
    .Z(mem_rdata_L6MUX21_Z_5_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_5_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [8]),
    .C(\per_uart.d_out [8]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [16]),
    .C(\mult1.d_out [8]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_5_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z_6 (
    .D0(mem_rdata_L6MUX21_Z_6_D0),
    .D1(mem_rdata_L6MUX21_Z_6_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_6_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [17]),
    .Z(mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [17]),
    .Z(mem_rdata_L6MUX21_Z_6_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_6_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\per_uart.d_out [9]),
    .C(\mult1.d_out [9]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [17]),
    .C(\mult1.d_out [9]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_6_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 mem_rdata_L6MUX21_Z_7 (
    .D0(mem_rdata_L6MUX21_Z_7_D0),
    .D1(mem_rdata_L6MUX21_Z_7_D1),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_7_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [27]),
    .Z(mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [27]),
    .Z(mem_rdata_L6MUX21_Z_7_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_7_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\per_uart.d_out [3]),
    .C(\mult1.d_out [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [27]),
    .C(\mult1.d_out [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_7_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX mem_rdata_L6MUX21_Z_D0_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_D0)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [26]),
    .Z(mem_rdata_L6MUX21_Z_D0_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [26]),
    .Z(mem_rdata_L6MUX21_Z_D0_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX mem_rdata_L6MUX21_Z_D1_PFUMX_Z (
    .ALUT(mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_D1)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [2]),
    .C(\per_uart.d_out [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_D1_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'hfcf0)
  ) mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(\mult1.d_out [2]),
    .C(\mapped_spi_flash.rcv_data [26]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(mem_rdata_L6MUX21_Z_D1_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z (
    .ALUT(mem_rdata_PFUMX_Z_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_1 (
    .ALUT(mem_rdata_PFUMX_Z_1_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_1_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_10 (
    .ALUT(mem_rdata_PFUMX_Z_10_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_10_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_10_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [2]),
    .B(\mult1.d_out [26]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_10_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_10_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [2]),
    .Z(mem_rdata_PFUMX_Z_10_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_11 (
    .ALUT(mem_rdata_PFUMX_Z_11_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_11_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_11_ALUT_LUT4_Z (
    .A(\mult1.d_out [27]),
    .B(\mapped_spi_flash.rcv_data [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_11_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_11_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [3]),
    .Z(mem_rdata_PFUMX_Z_11_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_12 (
    .ALUT(mem_rdata_PFUMX_Z_12_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_12_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_12_ALUT_LUT4_Z (
    .A(\mult1.d_out [28]),
    .B(\mapped_spi_flash.rcv_data [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_12_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_12_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [4]),
    .Z(mem_rdata_PFUMX_Z_12_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_13 (
    .ALUT(mem_rdata_PFUMX_Z_13_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_13_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_13_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [5]),
    .B(\mult1.d_out [29]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_13_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_13_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [5]),
    .Z(mem_rdata_PFUMX_Z_13_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_14 (
    .ALUT(mem_rdata_PFUMX_Z_14_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_14_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_14_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [6]),
    .B(\mult1.d_out [30]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_14_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_14_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [6]),
    .Z(mem_rdata_PFUMX_Z_14_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_15 (
    .ALUT(mem_rdata_PFUMX_Z_15_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_15_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_15_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [7]),
    .B(\mult1.d_out [31]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_15_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_15_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [7]),
    .Z(mem_rdata_PFUMX_Z_15_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_16 (
    .ALUT(mem_rdata_PFUMX_Z_16_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_16_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_16_ALUT_LUT4_Z (
    .A(\mult1.d_out [24]),
    .B(\mapped_spi_flash.rcv_data [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_16_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_16_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [0]),
    .Z(mem_rdata_PFUMX_Z_16_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_17 (
    .ALUT(mem_rdata_PFUMX_Z_17_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_17_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_17_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [22]),
    .B(\mult1.d_out [14]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_17_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_17_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [22]),
    .Z(mem_rdata_PFUMX_Z_17_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_18 (
    .ALUT(mem_rdata_PFUMX_Z_18_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_18_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_18_ALUT_LUT4_Z (
    .A(\mult1.d_out [10]),
    .B(\mapped_spi_flash.rcv_data [18]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_18_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_18_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [18]),
    .Z(mem_rdata_PFUMX_Z_18_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_19 (
    .ALUT(mem_rdata_PFUMX_Z_19_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_19_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_19_ALUT_LUT4_Z (
    .A(\mult1.d_out [11]),
    .B(\mapped_spi_flash.rcv_data [19]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_19_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_19_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [19]),
    .Z(mem_rdata_PFUMX_Z_19_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_1_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [8]),
    .B(\mult1.d_out [16]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_1_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_1_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [8]),
    .Z(mem_rdata_PFUMX_Z_1_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_2 (
    .ALUT(mem_rdata_PFUMX_Z_2_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_2_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_20 (
    .ALUT(mem_rdata_PFUMX_Z_20_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_20_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_20_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [20]),
    .B(\mult1.d_out [12]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_20_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_20_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [20]),
    .Z(mem_rdata_PFUMX_Z_20_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_21 (
    .ALUT(mem_rdata_PFUMX_Z_21_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_21_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_21_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [21]),
    .B(\mult1.d_out [13]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_21_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_21_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [21]),
    .Z(mem_rdata_PFUMX_Z_21_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_2_ALUT_LUT4_Z (
    .A(\mult1.d_out [17]),
    .B(\mapped_spi_flash.rcv_data [9]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_2_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_2_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [9]),
    .Z(mem_rdata_PFUMX_Z_2_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_3 (
    .ALUT(mem_rdata_PFUMX_Z_3_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_3_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_3_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [10]),
    .B(\mult1.d_out [18]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_3_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_3_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [10]),
    .Z(mem_rdata_PFUMX_Z_3_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_4 (
    .ALUT(mem_rdata_PFUMX_Z_4_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_4_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_4_ALUT_LUT4_Z (
    .A(\mult1.d_out [19]),
    .B(\mapped_spi_flash.rcv_data [11]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_4_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_4_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [11]),
    .Z(mem_rdata_PFUMX_Z_4_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_5 (
    .ALUT(mem_rdata_PFUMX_Z_5_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_5_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_5_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [12]),
    .B(\mult1.d_out [20]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_5_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_5_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [12]),
    .Z(mem_rdata_PFUMX_Z_5_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_6 (
    .ALUT(mem_rdata_PFUMX_Z_6_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_6_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_6_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [13]),
    .B(\mult1.d_out [21]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_6_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_6_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [13]),
    .Z(mem_rdata_PFUMX_Z_6_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_7 (
    .ALUT(mem_rdata_PFUMX_Z_7_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_7_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_7_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [14]),
    .B(\mult1.d_out [22]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_7_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_7_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [14]),
    .Z(mem_rdata_PFUMX_Z_7_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_8 (
    .ALUT(mem_rdata_PFUMX_Z_8_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_8_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_8_ALUT_LUT4_Z (
    .A(\mult1.d_out [23]),
    .B(\mapped_spi_flash.rcv_data [15]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_8_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_8_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [15]),
    .Z(mem_rdata_PFUMX_Z_8_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX mem_rdata_PFUMX_Z_9 (
    .ALUT(mem_rdata_PFUMX_Z_9_ALUT),
    .BLUT(mem_rdata_PFUMX_Z_9_BLUT),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(mem_rdata[25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hc0ea)
  ) mem_rdata_PFUMX_Z_9_ALUT_LUT4_Z (
    .A(\mapped_spi_flash.rcv_data [1]),
    .B(\mult1.d_out [25]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_9_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_9_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [1]),
    .Z(mem_rdata_PFUMX_Z_9_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha0ec)
  ) mem_rdata_PFUMX_Z_ALUT_LUT4_Z (
    .A(\mult1.d_out [15]),
    .B(\mapped_spi_flash.rcv_data [23]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3]),
    .Z(mem_rdata_PFUMX_Z_ALUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) mem_rdata_PFUMX_Z_BLUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [23]),
    .Z(mem_rdata_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [15]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_1  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [14]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_10  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_11  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_12  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_13  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_14  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_15  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_2  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [13]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_3  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [12]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_4  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [11]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_5  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [10]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_6  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [9]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_7  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [8]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_8  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_9  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [15]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_1  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [14]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_10  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_11  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_12  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_13  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_14  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_15  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_2  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [13]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_3  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [12]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_4  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [11]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_5  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [10]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_6  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [9]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_7  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\mult1.d_in [8]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_8  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_9  (
    .CE(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A_LUT4_A_Z),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [9]),
    .C(\CPU.rs2 [1]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs2 [8]),
    .C(\CPU.rs2 [0]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs2 [15]),
    .C(\CPU.rs2 [7]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs2 [14]),
    .C(\CPU.rs2 [6]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.rs2 [13]),
    .C(\CPU.rs2 [5]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs2 [12]),
    .C(\CPU.rs2 [4]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs2 [11]),
    .C(\CPU.rs2 [3]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.rs2 [10]),
    .C(\CPU.rs2 [2]),
    .D(\mult1.d_in_LUT4_Z_D [3]),
    .Z(\mult1.d_in [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he12d)
  ) \mult1.d_in_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [20]),
    .B(\CPU.instr [5]),
    .C(\CPU.rs1 [0]),
    .D(\CPU.instr [7]),
    .Z(\mult1.d_in_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_10  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_10_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_11  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_11_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_12  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_12_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_13  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_13_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [3]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_14  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_14_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [5]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h80aa)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [1]),
    .C(\mult1.mult1.A [13]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'ha8aa)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [1]),
    .C(\mult1.mult1.A [13]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A [0]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI_LUT4_Z_D [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_3  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_3_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [3]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h60a0)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI_LUT4_Z_D [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_15  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_15_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_16  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_16_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_16_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_17  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_17_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [1]),
    .B(\mult1.mult1.A [14]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [0]),
    .B(\mult1.mult1.A [15]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [1]),
    .C(\mult1.mult1.A [14]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_18  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_18_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [6]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.A [10]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [11]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [11]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hea80)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.mult1.A [10]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [11]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hea80)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.A [11]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .D(\mult1.mult1.A [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [1]),
    .C(\mult1.mult1.A [13]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [5]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6090)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .B(\mult1.mult1.A [12]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_D [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .B(\mult1.mult1.A [11]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_D [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [6]),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2]),
    .D(\mult1.mult1.A [10]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc030)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_B [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [6]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2]),
    .D(\mult1.mult1.A [10]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_D_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .C(\mult1.mult1.A [11]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_D [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h175f)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [1]),
    .C(\mult1.mult1.A [15]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1248)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_1  (
    .A(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [1]),
    .C(\mult1.mult1.A [15]),
    .D(\mult1.mult1.A [14]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5900)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hc300)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [1]),
    .B(\mult1.mult1.A [13]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [5]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_19  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_19_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_2  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_20  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_20_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_21  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_21_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_Z ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_Z ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A_TRELLIS_FF_Q_2  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_Z ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_22  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_22_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_22_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_23  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_23_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_23_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_23_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_24  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_24_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_24_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_24_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_25  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_25_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_25_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_25_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_26  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_26_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_26_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_26_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_27  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [0]),
    .C(\mult1.mult1.A [4]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfae8)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .C(\mult1.mult1.A [6]),
    .D(\mult1.mult1.A [5]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'he8a0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A_1  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .C(\mult1.mult1.A [6]),
    .D(\mult1.mult1.A [5]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A_Z ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_LUT4_A_1_Z ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D1 ),
    .SD(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [6]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D0_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1_Z_PFUMX_ALUT_Z ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2_Z_PFUMX_ALUT_Z ),
    .SD(\mult1.mult1.A [7]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D1_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_Z_PFUMX_ALUT_Z ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z ),
    .SD(\mult1.mult1.A [7]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'hea80)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_1  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'hfea8)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2_Z_PFUMX_ALUT  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2_Z ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_3_Z ),
    .C0(\mult1.mult1.A [8]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_2_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'hea80)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_3  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_3_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_Z_PFUMX_ALUT  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_Z ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_1_Z ),
    .C0(\mult1.mult1.A [8]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_A_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1_Z_PFUMX_ALUT  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1_Z ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_1_Z ),
    .C0(\mult1.mult1.A [8]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_1_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .D(\mult1.mult1.A [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_Z ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_B_Z ),
    .C0(\mult1.mult1.A [8]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_LUT4_C_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .B(\mult1.mult1.A [8]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI_LUT4_Z_D [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2]),
    .C(\mult1.mult1.A [7]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [6]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_2  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [2]),
    .B(\mult1.mult1.A [7]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [6]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0]),
    .B(\mult1.mult1.A [9]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1]),
    .C(\mult1.mult1.A [8]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI_LUT4_Z_D [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .B(\mult1.mult1.A [5]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [0]),
    .B(\mult1.mult1.A [6]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [1]),
    .C(\mult1.mult1.A [5]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfcc0)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [0]),
    .C(\mult1.mult1.A [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [0]),
    .B(\mult1.mult1.A [4]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_28  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_28_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_28_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h9060)
  ) \mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [0]),
    .B(\mult1.mult1.A [3]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_29  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_29_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_29_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_29_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_3  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_3_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_30  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_30_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h175f)
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A  (
    .A(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\mult1.mult1.A [1]),
    .D(\mult1.mult1.A [0]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h965a)
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_1  (
    .A(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\mult1.mult1.A [1]),
    .D(\mult1.mult1.A [0]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc0fc)
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z_LUT4_B  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [0]),
    .C(\mult1.mult1.A [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6090)
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [0]),
    .B(\mult1.mult1.A [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_1_Z ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_31  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_31_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_31_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'haccc)
  ) \mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_31_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_4  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_4_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_5  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_5_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h60a0)
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [1]),
    .B(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_2  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6a00)
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [0]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_6  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_6_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_7  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_7_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_8  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_8_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:56.1-65.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_9  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_9_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [1]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z ),
    .SD(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h60a0)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .B(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_2  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6a00)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [0]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A [0]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2aaa)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [0]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_1  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h60a0)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .B(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_2  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h30c0)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [2]),
    .C(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .D(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6a00)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .B(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [1]),
    .C(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [2]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [0]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_LUT4_D  (
    .A(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .D(\mult1.init ),
    .Z(\mult1.init_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfefa)
  ) \mult1.init_LUT4_D_Z_LUT4_A  (
    .A(\mult1.init_LUT4_D_Z [0]),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .C(\mult1.init_LUT4_D_Z [2]),
    .D(\mult1.init_LUT4_D_Z [3]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_LUT4_A_Z [2]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_1  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_2  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_LUT4_A_Z [0]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2400)
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q_LUT4_A  (
    .A(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .D(resetn),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3c03)
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q_LUT4_B  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0030)
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q_LUT4_B_1  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'heefe)
  ) \mult1.init_LUT4_D_Z_LUT4_B  (
    .A(\mult1.init_LUT4_D_Z_LUT4_B_A [0]),
    .B(\mult1.init_LUT4_D_Z [0]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .D(\mult1.init_LUT4_D_Z [3]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h3020)
  ) \mult1.init_LUT4_D_Z_LUT4_B_A_LUT4_Z  (
    .A(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .D(\mult1.mult1.B [0]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_B_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mult1.init_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [4]),
    .C(\mult1.init_LUT4_D_Z_LUT4_Z_C [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_Z_C [2]),
    .Z(\mult1.init_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z  (
    .A(\mult1.mult1.B [15]),
    .B(\mult1.mult1.B [14]),
    .C(\mult1.mult1.B [13]),
    .D(\mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1  (
    .A(\mult1.mult1.B [3]),
    .B(\mult1.mult1.B [2]),
    .C(\mult1.mult1.B [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1_D [3]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z  (
    .A(\mult1.mult1.B [8]),
    .B(\mult1.mult1.B [7]),
    .C(\mult1.mult1.B [6]),
    .D(\mult1.mult1.B [5]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(\mult1.mult1.B [12]),
    .B(\mult1.mult1.B [11]),
    .C(\mult1.mult1.B [10]),
    .D(\mult1.mult1.B [9]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.init_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\mult1.init_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\mult1.init_LUT4_D_Z_PFUMX_Z_C0 [4]),
    .Z(\mult1.init_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \mult1.init_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.count [4]),
    .B(\mult1.mult1.count [3]),
    .C(\mult1.mult1.count [2]),
    .D(\mult1.init_LUT4_D_Z_PFUMX_Z_C0 [3]),
    .Z(\mult1.init_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.init_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.count [1]),
    .D(\mult1.mult1.count [0]),
    .Z(\mult1.init_LUT4_D_Z_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h000c)
  ) \mult1.init_LUT4_D_Z_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .Z(\mult1.init_LUT4_D_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/perip_mult.v:38.1-53.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.init_TRELLIS_FF_Q  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.init )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0030)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B  (
    .A(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0004)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z  (
    .A(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [15]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [16]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z_1_D [3]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h333c)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [5]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h030f)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.snd_bitcount [5]),
    .C(\mapped_spi_flash.snd_bitcount [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_bitcount [5]),
    .C(\mapped_spi_flash.rcv_bitcount [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc3cc)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_bitcount [5]),
    .C(\mapped_spi_flash.rcv_bitcount [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_bitcount [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_bitcount [0]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haaa9)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\mapped_spi_flash.rcv_bitcount [3]),
    .B(\mapped_spi_flash.rcv_bitcount [2]),
    .C(\mapped_spi_flash.rcv_bitcount [1]),
    .D(\mapped_spi_flash.rcv_bitcount [0]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_bitcount [2]),
    .C(\mapped_spi_flash.rcv_bitcount [1]),
    .D(\mapped_spi_flash.rcv_bitcount [0]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_bitcount [1]),
    .D(\mapped_spi_flash.rcv_bitcount [0]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D_LUT4_Z  (
    .A(\mapped_spi_flash.rcv_bitcount [3]),
    .B(\mapped_spi_flash.rcv_bitcount [2]),
    .C(\mapped_spi_flash.rcv_bitcount [1]),
    .D(\mapped_spi_flash.rcv_bitcount [0]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_D_LUT4_Z  (
    .A(\mapped_spi_flash.snd_bitcount [3]),
    .B(\mapped_spi_flash.snd_bitcount [2]),
    .C(\mapped_spi_flash.snd_bitcount [1]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_Z ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_1_Z ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [16]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00a8)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [17]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D [3]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:184.21-184.63" */
  L6MUX21 \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z  (
    .D0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0 ),
    .D1(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:182.21-182.64" */
  L6MUX21 \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:178.19-178.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:160.39-161.56" */
  LUT4 #(
    .INIT(16'he1f0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [12]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [5]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:158.39-159.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:165.39-166.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:163.39-164.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:170.39-171.56" */
  LUT4 #(
    .INIT(16'he5c3)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs1 [12]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [5]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:168.39-169.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:175.41-176.56" */
  LUT4 #(
    .INIT(16'hcf0f)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [12]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:173.41-174.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z  (
    .D0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0 ),
    .D1(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1 ),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'hc6ff)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [19]),
    .C(\CPU.rs1 [18]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(resetn),
    .C(\CPU.PC [19]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'h9cff)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [19]),
    .C(\CPU.rs1 [18]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [18]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [17]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'ha088)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(resetn),
    .B(\CPU.PC [18]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0a88)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(resetn),
    .B(\CPU.PC [18]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [31]),
    .D(\CPU.rs1 [18]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [5]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.rs1 [16]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'heaa8)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.instr [31]),
    .B(\CPU.rs1 [17]),
    .C(\CPU.rs1 [16]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q  (
    .CE(\mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_1  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_1_CE ),
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_PFUMX_Z_C0 [4]),
    .LSR(resetn_LUT4_D_Z),
    .Q(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3c3f)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_1_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_1_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [1]),
    .C(\mult1.mult1.A [0]),
    .D(\mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C [0]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C [0]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00c0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C  (
    .A(1'h0),
    .B(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z [0]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z [0]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_B  (
    .A(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z  (
    .A(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2eee)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.PC [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .C(\mult1.d_in_LUT4_Z_D [3]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr [3]),
    .D(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h08a8)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1  (
    .A(resetn),
    .B(\CPU.PC [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_D [3]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3cc3)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs1 [4]),
    .C(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [4]),
    .D(\CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [5]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [5]),
    .C(\mult1.mult1.A [4]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [4]),
    .C(\mult1.mult1.A [3]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [3]),
    .C(\mult1.mult1.A [2]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [2]),
    .C(\mult1.mult1.A [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [1]),
    .C(\mult1.mult1.A [0]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.A_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.A [0]),
    .LSR(\mult1.mult1.B_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [14]),
    .C(\mult1.mult1.A [13]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [13]),
    .C(\mult1.mult1.A [12]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [12]),
    .C(\mult1.mult1.A [11]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [11]),
    .C(\mult1.mult1.A [10]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [10]),
    .C(\mult1.mult1.A [9]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [9]),
    .C(\mult1.mult1.A [8]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [8]),
    .C(\mult1.mult1.A [7]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [7]),
    .C(\mult1.mult1.A [6]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [6]),
    .C(\mult1.mult1.A [5]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \mult1.mult1.A_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.A [15]),
    .C(\mult1.mult1.A [14]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.B_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.B [15]),
    .LSR(\mult1.mult1.B_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [6]),
    .C(\mult1.B [5]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [5]),
    .C(\mult1.B [4]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [4]),
    .C(\mult1.B [3]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [3]),
    .C(\mult1.B [2]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [2]),
    .C(\mult1.B [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [1]),
    .C(\mult1.B [0]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [15]),
    .C(\mult1.B [14]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [14]),
    .C(\mult1.B [13]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [13]),
    .C(\mult1.B [12]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [12]),
    .C(\mult1.B [11]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [11]),
    .C(\mult1.B [10]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [10]),
    .C(\mult1.B [9]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [9]),
    .C(\mult1.B [8]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [8]),
    .C(\mult1.B [7]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [7]),
    .C(\mult1.B [6]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.B_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [1]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [4]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [3]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [2]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_PFUMX_Z_C0 [3]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/mult/mult.v:32.1-91.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_DI [0]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.mult1.count_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [1]),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [2]),
    .D(resetn),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_CE [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.count [2]),
    .C(\mult1.mult1.count [1]),
    .D(\mult1.mult1.count [0]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(\mult1.mult1.count [3]),
    .B(\mult1.mult1.count [2]),
    .C(\mult1.mult1.count [1]),
    .D(\mult1.mult1.count [0]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.mult1.count [0]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.count [0]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.count [4]),
    .B(\mult1.mult1.count [3]),
    .C(\mult1.mult1.count [2]),
    .D(\mult1.mult1.count [1]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.mult1.count [4]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.count_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0]),
    .D(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_1  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_2  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_3  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_4  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_5  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_6  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_7  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.d_in_uart_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [10]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [11]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [12]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [13]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [14]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [15]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [16]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\per_uart.d_out_TRELLIS_FF_Q_7_DI [7]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:154.21-154.62" */
  L6MUX21 \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z  (
    .D0(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0 ),
    .D1(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1 ),
    .SD(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:152.19-152.65" */
  PFUMX \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:144.39-145.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:142.39-143.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [8]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:45.1-51.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_A_Z [9]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1fff)
  ) \per_uart.d_out_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [15]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [14]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_10  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [5]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_11  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [4]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_12  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [3]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_13  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [2]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_14  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [1]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_15  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [0]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [13]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [12]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [11]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [10]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [9]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [8]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [7]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:34.1-44.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [6]),
    .LSR(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.enable16_counter [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3350)
  ) \per_uart.uart0.rx_ack_LUT4_A  (
    .A(\per_uart.uart0.rx_ack ),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_error ),
    .D(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.rx_ack_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.rx_ack_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_ack ),
    .D(\per_uart.uart0.rx_error ),
    .Z(\per_uart.uart0.rx_ack_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_ack_TRELLIS_FF_Q  (
    .CE(LEDS_TRELLIS_FF_Q_CE),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_ack )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A  (
    .A(\per_uart.uart0.rx_avail ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z  (
    .A(\per_uart.uart0.rx_data [6]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z_1  (
    .A(\per_uart.uart0.rx_data [5]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z_2  (
    .A(\per_uart.uart0.rx_data [4]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z_3  (
    .A(\per_uart.uart0.rx_data [3]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z_4  (
    .A(\per_uart.uart0.rx_data [2]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z_5  (
    .A(\per_uart.uart0.rx_data [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z_6  (
    .A(\per_uart.uart0.rx_data [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \per_uart.uart0.rx_avail_LUT4_A_Z_LUT4_Z_7  (
    .A(\per_uart.uart0.tx_busy ),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_A_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hff30)
  ) \per_uart.uart0.rx_avail_LUT4_C  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack ),
    .C(\per_uart.uart0.rx_avail ),
    .D(\per_uart.uart0.rx_avail_LUT4_C_D [1]),
    .Z(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\per_uart.uart0.rx_avail_LUT4_C_D [1]),
    .Z(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.rx_avail_LUT4_C_D_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [4]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_C_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_avail_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_avail )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6a00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [2]),
    .B(\per_uart.uart0.rx_bitcount [1]),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_bitcount [1]),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_busy ),
    .C(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C [1]),
    .D(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C [1]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0201)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [3]),
    .B(\per_uart.uart0.rx_bitcount [2]),
    .C(\per_uart.uart0.rx_bitcount [1]),
    .D(\per_uart.uart0.rx_bitcount [0]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [3]),
    .B(\per_uart.uart0.rx_bitcount [2]),
    .C(\per_uart.uart0.rx_bitcount [1]),
    .D(\per_uart.uart0.rx_bitcount [0]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [3]),
    .B(\per_uart.uart0.rx_count16 [2]),
    .C(\per_uart.uart0.rx_count16 [1]),
    .D(\per_uart.uart0.rx_count16 [0]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [3]),
    .B(\per_uart.uart0.rx_bitcount [2]),
    .C(\per_uart.uart0.rx_bitcount [1]),
    .D(\per_uart.uart0.rx_bitcount [0]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_busy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [4]),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h00cf)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_busy ),
    .C(\per_uart.uart0.uart_rxd2 ),
    .D(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [2]),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h3bbb)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_busy ),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [2]),
    .D(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [3]),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_count16 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_count16 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6faf)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [2]),
    .B(\per_uart.uart0.rx_count16 [1]),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.rx_count16 [0]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3fcf)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_count16 [1]),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.rx_count16 [0]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_count16 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.rx_count16 [0]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_count16 [0]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6a00)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [3]),
    .B(\per_uart.uart0.rx_count16 [2]),
    .C(\per_uart.uart0.rx_count16 [1]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_count16 [3]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [7]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [6]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [5]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [4]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_4  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [3]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_5  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [2]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_6  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_7  (
    .CE(\per_uart.uart0.rx_avail_LUT4_C_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [0]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:149.39-150.56" */
  LUT4 #(
    .INIT(16'heca0)
  ) \per_uart.uart0.rx_error_LUT4_B  (
    .A(\per_uart.uart0.rx_data [7]),
    .B(\per_uart.uart0.rx_error ),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.rx_error_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \per_uart.uart0.rx_error_LUT4_B_Z_PFUMX_ALUT  (
    .ALUT(\per_uart.uart0.rx_error_LUT4_B_Z ),
    .BLUT(\per_uart.uart0.rx_error_LUT4_B_Z_PFUMX_ALUT_BLUT ),
    .C0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_DI_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:147.39-148.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_error_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_error_LUT4_B_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_error_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_error_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.rx_error )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.rx_error_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_ack_LUT4_A_Z ),
    .BLUT(\per_uart.uart0.rx_ack_LUT4_C_Z ),
    .C0(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.rx_error_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2 ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [7]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [6]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [5]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_4  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [4]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_5  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [3]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_6  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [2]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:66.1-113.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_7  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h2000)
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(resetn),
    .B(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [2]),
    .C(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [3]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h3ccc)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_bitcount [2]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h990c)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [0]),
    .B(\per_uart.uart0.tx_bitcount [1]),
    .C(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [0]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h330c)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [0]),
    .C(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_D [4]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_A_D [4]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h5a7a)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [3]),
    .B(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .C(\per_uart.uart0.tx_wr_LUT4_A_D [2]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h000c)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [3]),
    .C(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.tx_busy_LUT4_D  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_count16 [3]),
    .C(\per_uart.uart0.tx_count16 [2]),
    .D(\per_uart.uart0.tx_busy ),
    .Z(\per_uart.uart0.tx_busy_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_busy_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.tx_busy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.tx_count16 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.tx_count16 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h6a00)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [2]),
    .B(\per_uart.uart0.tx_count16 [1]),
    .C(\per_uart.uart0.tx_count16 [0]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.tx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_count16 [1]),
    .C(\per_uart.uart0.tx_count16 [0]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.tx_count16 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_count16 [0]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h6aaa)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [3]),
    .B(\per_uart.uart0.tx_count16 [2]),
    .C(\per_uart.uart0.tx_count16 [1]),
    .D(\per_uart.uart0.tx_count16 [0]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hff0e)
  ) \per_uart.uart0.tx_wr_LUT4_A  (
    .A(\per_uart.uart0.tx_wr ),
    .B(\per_uart.uart0.tx_busy ),
    .C(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_D [4]),
    .Z(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \per_uart.uart0.tx_wr_LUT4_A_C_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [1]),
    .B(\per_uart.uart0.tx_count16 [0]),
    .C(\per_uart.uart0.tx_busy_LUT4_D_Z [2]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_C [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.tx_wr_LUT4_A_D_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_A_C [4]),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hffdf)
  ) \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [3]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.tx_wr_LUT4_A_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h00f0)
  ) \per_uart.uart0.tx_wr_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr ),
    .D(\per_uart.uart0.tx_busy ),
    .Z(\per_uart.uart0.tx_wr_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B [0]),
    .C(\per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B [1]),
    .D(\per_uart.uart0.tx_wr_LUT4_A_D [4]),
    .Z(\per_uart.uart0.tx_wr_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0200)
  ) \per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [3]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1  (
    .A(\per_uart.uart0.tx_bitcount [3]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/perip_uart.v:38.1-42.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_wr_TRELLIS_FF_Q  (
    .CE(LEDS_TRELLIS_FF_Q_CE),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_wr )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [7]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [6]),
    .C(\per_uart.uart0.txd_reg [6]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [6]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [5]),
    .C(\per_uart.uart0.txd_reg [5]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [5]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [4]),
    .C(\per_uart.uart0.txd_reg [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [3]),
    .C(\per_uart.uart0.txd_reg [3]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.txd_reg [2]),
    .C(\per_uart.d_in_uart [2]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [2]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [1]),
    .C(\per_uart.uart0.txd_reg [1]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [1]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [0]),
    .C(\per_uart.uart0.txd_reg [0]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h00ca)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\per_uart.uart0.txd_reg [7]),
    .B(\per_uart.d_in_uart [7]),
    .C(\per_uart.uart0.tx_wr_LUT4_C_Z [3]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:52.1-56.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.uart_rxd1_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(RXD),
    .LSR(1'h0),
    .Q(\per_uart.uart0.uart_rxd1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \per_uart.uart0.uart_rxd2_LUT4_C  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_busy ),
    .C(\per_uart.uart0.uart_rxd2 ),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D [4]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [15]),
    .C(\per_uart.uart0.enable16_counter [14]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D [2]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc3cc)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [15]),
    .C(\per_uart.uart0.enable16_counter [14]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D [2]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [14]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D [2]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.enable16_counter [0]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha9aa)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1  (
    .A(\per_uart.uart0.enable16_counter [9]),
    .B(\per_uart.uart0.enable16_counter [8]),
    .C(\per_uart.uart0.enable16_counter [7]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [13]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D [1]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha9aa)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_11  (
    .A(\per_uart.uart0.enable16_counter [12]),
    .B(\per_uart.uart0.enable16_counter [11]),
    .C(\per_uart.uart0.enable16_counter [10]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc3cc)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_12  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [11]),
    .C(\per_uart.uart0.enable16_counter [10]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [10]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc3cc)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [8]),
    .C(\per_uart.uart0.enable16_counter [7]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [7]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [6]),
    .B(\per_uart.uart0.enable16_counter [5]),
    .C(\per_uart.uart0.enable16_counter [4]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'ha9aa)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_4  (
    .A(\per_uart.uart0.enable16_counter [6]),
    .B(\per_uart.uart0.enable16_counter [5]),
    .C(\per_uart.uart0.enable16_counter [4]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hc3cc)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [5]),
    .C(\per_uart.uart0.enable16_counter [4]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0ff0)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [4]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [3]),
    .B(\per_uart.uart0.enable16_counter [2]),
    .C(\per_uart.uart0.enable16_counter [1]),
    .D(\per_uart.uart0.enable16_counter [0]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'haaa9)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_7  (
    .A(\per_uart.uart0.enable16_counter [3]),
    .B(\per_uart.uart0.enable16_counter [2]),
    .C(\per_uart.uart0.enable16_counter [1]),
    .D(\per_uart.uart0.enable16_counter [0]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccc3)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_8  (
    .A(1'h0),
    .B(\per_uart.uart0.enable16_counter [2]),
    .C(\per_uart.uart0.enable16_counter [1]),
    .D(\per_uart.uart0.enable16_counter [0]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [1]),
    .D(\per_uart.uart0.enable16_counter [0]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.enable16_counter [13]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D [1]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [12]),
    .B(\per_uart.uart0.enable16_counter [11]),
    .C(\per_uart.uart0.enable16_counter [10]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [9]),
    .B(\per_uart.uart0.enable16_counter [8]),
    .C(\per_uart.uart0.enable16_counter [7]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:52.1-56.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.uart_rxd2_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd1 ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.uart_rxd2 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/uart/uart.v:122.1-157.4|/usr/local/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.tx_wr_LUT4_A_D [4]),
    .CLK(clk),
    .DI(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI ),
    .LSR(resetn_LUT4_D_Z),
    .Q(\per_uart.uart0.uart_txd )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h00fc)
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.txd_reg [0]),
    .C(\per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B [0]),
    .D(\per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B [1]),
    .Z(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) resetn_LUT4_C (
    .A(1'h0),
    .B(1'h0),
    .C(resetn),
    .D(\mapped_spi_flash.CS_N_LUT4_C_Z [1]),
    .Z(\CPU.isJAL_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) resetn_LUT4_D (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(resetn_LUT4_D_Z)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/usr/local/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) spi_clk_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CS_N ),
    .D(clk),
    .Z(spi_clk)
  );
  /* module_not_derived = 32'd1 */
  /* src = "cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/usr/local/bin/../share/yosys/ecp5/cells_map.v:86.171-86.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) spi_mosi_TRELLIS_FF_Q (
    .CE(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [1]),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [30]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(spi_mosi)
  );
  assign \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D [0] = \CPU.rs1 [10];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B [0] = mem_rdata[17];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [9], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [1:0] = { mem_rdata[22], mem_rdata[24] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [6:3], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D [1:0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [5], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3:1], \CPU.rs1 [4], \CPU.rs1 [6] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \CPU.writeBack_LUT4_C_3_Z [2:0] = { \CPU.instr [9], \CPU.instr [10], \CPU.instr [11] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[18];
  assign { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [4:2], \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A [0] } = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [2:1], \mult1.mult1.A [13], \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign { \CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [4], \CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [2:0] } = { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3], \CPU.rs1 [1], \CPU.rs1 [2], \CPU.rs1 [3] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [3], \CPU.registerFile[11] [3], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[18] [26], \CPU.registerFile[19] [26] };
  assign \CPU.isALU_LUT4_Z_D [5:0] = { \CPU.rs1 [0], \CPU.rs2 [0], \CPU.instr [4], \CPU.instr [5], \CPU.instr [6], \CPU.instr [20] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[22] [26], \CPU.registerFile[23] [26] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0 [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_B_D [1:0] = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3], \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[10] [26], \CPU.registerFile[11] [26] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[15] [26], \CPU.registerFile[14] [26] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_2_DI_LUT4_Z_D [0] = \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [2];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[11] [19], \CPU.registerFile[10] [19] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [1:0] = { mem_rdata[17], mem_rdata[19] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [3:0] = { \CPU.rs1 [8], \CPU.rs1 [9], \CPU.instr [28], \CPU.instr [29] };
  assign \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [2:0] = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3], \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z [1:0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [19], \CPU.registerFile[0] [19] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [3], \CPU.registerFile[11] [3], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [26], \CPU.registerFile[0] [26] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[19] [19], \CPU.registerFile[18] [19] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D [0] = \CPU.cycles [18];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_26_D [0] = \CPU.cycles [17];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_25_D [0] = \CPU.cycles [16];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_24_D [1:0] = { \CPU.cycles [14], \CPU.cycles [15] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_22_D [0] = \CPU.cycles [13];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_21_D [2:0] = { \CPU.cycles [10], \CPU.cycles [11], \CPU.cycles [12] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_18_D [2:0] = { \CPU.cycles [7], \CPU.cycles [8], \CPU.cycles [9] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_15_D [2:0] = { \CPU.cycles [4], \CPU.cycles [5], \CPU.cycles [6] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [1:0] = { \CPU.rs1 [7], \CPU.instr [27] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [3], \CPU.registerFile[1] [3], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A_TRELLIS_FF_Q_DI_LUT4_Z_D [2:0] = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3], \mult1.mult1.A [15], \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [18], \CPU.registerFile[10] [18], mem_rdata[20], mem_rdata[21] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0_LUT4_D_Z [2:1] = { \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [2], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[10] [26], \CPU.registerFile[11] [26] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [18], \CPU.registerFile[0] [18], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_4_C [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[16] [18], \CPU.registerFile[17] [18], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A [4:1] = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3], \mult1.mult1.A [0], \mult1.mult1.A [1], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z [3], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z [1:0] } = { \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[1] [26], \CPU.registerFile[0] [26] };
  assign \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C_LUT4_D_Z_LUT4_C_Z [0] = \CPU.isALU ;
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [19], \CPU.registerFile[10] [19], mem_rdata[20], mem_rdata[21] };
  assign { \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_C [2], \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_C [0] } = { \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A [5:1] = \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z_A_LUT4_C_Z ;
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[16] [19], \CPU.registerFile[17] [19], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_1_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2], mem_rdata[3], \CPU.instr [13] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [19], \CPU.registerFile[0] [19], mem_rdata[20], mem_rdata[21] };
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [4:3], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_8_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[18] [26], \CPU.registerFile[19] [26] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [4:3] = { \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [0], \CPU.registerFile[16] [0], mem_rdata[20], mem_rdata[21] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [16], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[11] [30], \CPU.registerFile[10] [30] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign { \mult1.d_in_LUT4_Z_D [4], \mult1.d_in_LUT4_Z_D [2:0] } = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0], mem_rdata[12], mem_rdata[28] };
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [17], resetn };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [5:0] = { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [4], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [2:1], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [5], \CPU.rs1 [12] };
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [5], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [3:0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.rs1 [18], \CPU.rs1 [19], \CPU.instr [31] };
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [3], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [1:0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [18], resetn };
  assign \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C_LUT4_Z_1_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2], mem_rdata[4], \CPU.instr [13] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [10], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_B_C [1] = \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C [2];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.writeBackData_LUT4_Z_11_B_LUT4_Z_1_C [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [0] };
  assign \mapped_spi_flash.CS_N_LUT4_C_Z [0] = resetn;
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [5], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z_C_L6MUX21_Z_D0_PFUMX_Z_C0 [3:0] } = { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [5], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.rs1 [20], \CPU.rs1 [21], \CPU.instr [31] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [4], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [2:0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [20], \CPU.PC [22], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [0], \CPU.registerFile[1] [0], mem_rdata[20], mem_rdata[21] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [0] = \CPU.instr [31];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [4], \CPU.registerFile[11] [4], mem_rdata[20], mem_rdata[21] };
  assign \CPU.writeBack_TRELLIS_FF_Q_DI [0] = \CPU.instr [6];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[0] [25], \CPU.registerFile[1] [25] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z_1_D_LUT4_Z_C [3:0] = { \CPU.rs1 [10], \CPU.rs1 [11], \CPU.instr [30], \CPU.instr [31] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2:0] = { \CPU.aluShamt [0], \CPU.aluShamt [1], \CPU.aluShamt [2] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_C [3:0] = { \CPU.rs1 [7], \CPU.rs1 [8], \CPU.instr [27], \CPU.instr [28] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [2:0] = { \CPU.rs1 [4], \CPU.rs1 [5], \CPU.instr [25] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [0], \CPU.registerFile[11] [0], mem_rdata[20], mem_rdata[21] };
  assign \CPU.writeBack_LUT4_C_2_Z [2:0] = { \CPU.instr [9], \CPU.instr [10], \CPU.instr [11] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z [3:0] = { \CPU.instr [10], \CPU.rs1 [3], \CPU.instr [5], \CPU.instr [23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0 [1:0] = { mem_rdata[17], mem_rdata[19] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z [3:0] = { \CPU.instr [9], \CPU.rs1 [2], \CPU.instr [5], \CPU.instr [22] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C [3:0] = { \CPU.rs1 [1], \CPU.instr [8], \CPU.instr [5], \CPU.instr [21] };
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [3:0] = { \CPU.rs1 [22], \CPU.rs1 [23], \CPU.instr [31], \CPU.rs1 [20] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_PFUMX_Z_C0 [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[10] [25], \CPU.registerFile[11] [25] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [11], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_3_C [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[9] [4], \CPU.registerFile[8] [4], mem_rdata[15], mem_rdata[16] };
  assign \CPU.writeBackData_LUT4_Z_6_C_L6MUX21_Z_SD [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.writeBack_LUT4_C_1_Z [2:0] = { \CPU.instr [9], \CPU.instr [10], \CPU.instr [11] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_19_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B [0] = mem_rdata[18];
  assign \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_6_D [2:0] = { \per_uart.uart0.enable16_counter [4], \per_uart.uart0.enable16_counter [5], \per_uart.uart0.enable16_counter [6] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C_LUT4_Z_B [0] = mem_rdata[19];
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [4:3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z_LUT4_Z_1_D [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4:3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_3_C [0] = mem_rdata[17];
  assign \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_3_D [2:0] = { \per_uart.uart0.enable16_counter [7], \per_uart.uart0.enable16_counter [8], \per_uart.uart0.enable16_counter [9] };
  assign \CPU.writeBack_LUT4_C_Z [2:0] = { \CPU.instr [9], \CPU.instr [10], \CPU.instr [11] };
  assign \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D_LUT4_Z_D [2:0] = { \per_uart.uart0.enable16_counter [10], \per_uart.uart0.enable16_counter [11], \per_uart.uart0.enable16_counter [12] };
  assign \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D_LUT4_Z_D [0] = \per_uart.uart0.enable16_counter [13];
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [3], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [1:0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \per_uart.uart0.uart_rxd2_LUT4_C_D_LUT4_Z_D [1:0] = { \per_uart.uart0.enable16_counter [14], \per_uart.uart0.enable16_counter [15] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [0] = \CPU.isALU ;
  assign \CPU.writeBack_TRELLIS_FF_Q_DI_LUT4_D_Z [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1], \CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [3], \CPU.isJAL  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3:0] = { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [12], resetn };
  assign \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2], mem_rdata[5], \CPU.instr [13] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_Z_D [2:0] = { \CPU.rs1 [11], \CPU.rs1 [12], \CPU.instr [31] };
  assign { \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C_LUT4_Z_C [1:0] } = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4], mem_rdata[13], mem_rdata[29] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2:1] = \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1:0];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[0] [25], \CPU.registerFile[1] [25] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [5], \CPU.registerFile[10] [5], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z_A [3] = \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3];
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D [0] = \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[9] [30], \CPU.registerFile[8] [30] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[10] [25], \CPU.registerFile[11] [25] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C [1], \mult1.d_in_LUT4_Z_D [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_D_Z [5:0] = { \CPU.cycles [19], \CPU.cycles [20], \CPU.cycles [21], \CPU.cycles [22], \CPU.cycles [23], \CPU.cycles [24] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [1:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_2_C [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[15] [5], \CPU.registerFile[14] [5], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [13], resetn };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z_A_LUT4_A_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z [3] = \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [4], \CPU.PC [6] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[2] [5], \CPU.registerFile[3] [5], mem_rdata[15], mem_rdata[16] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_3_DI_LUT4_Z_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C [1], \mult1.d_in_LUT4_Z_D [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0] };
  assign \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z_A [3] = \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_3_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[0] [24], \CPU.registerFile[1] [24] };
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_C0 [3:0] = { \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [3], \CPU.instr [12], \CPU.instr [13], \CPU.rs1 [31] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_2_C [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [3:1] = { \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [4], \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[15] [6], \CPU.registerFile[14] [6], mem_rdata[15], mem_rdata[16] };
  assign \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D [1:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [1], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_1_D [1:0] = { \mapped_spi_flash.rcv_bitcount [4], \mapped_spi_flash.rcv_bitcount [5] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [29] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [0] = \CPU.PC [7];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[11] [24], \CPU.registerFile[10] [24] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.mem_rdata_LUT4_B_1_Z [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2], \CPU.mem_rdata [0], \CPU.instr [13] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[3] [6], \CPU.registerFile[2] [6], mem_rdata[15], mem_rdata[16] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [14], resetn };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C [0] = mem_rdata[18];
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z_LUT4_Z_D [1:0] = { \mapped_spi_flash.snd_bitcount [4], \mapped_spi_flash.snd_bitcount [5] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign { \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_1_C [3], \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[29] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_1_C [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.mem_rdata_LUT4_B_Z [1:0] = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3], \CPU.cycles [0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[16] [6], \CPU.registerFile[17] [6], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[0] [24], \CPU.registerFile[1] [24] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [6:5], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [3:2], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [0], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2], \CPU.rs1 [7] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [6], \CPU.registerFile[0] [6], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [0] = \CPU.mem_rstrb ;
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C [1] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [2];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [6], \CPU.registerFile[10] [6], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_C [1:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [3] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_1_Z [3], \CPU.rs1 [5], \CPU.instr [25] };
  assign LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[3:1] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [4:3] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [15], resetn };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [6], resetn };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[11] [24], \CPU.registerFile[10] [24] };
  assign \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.mult1.B [1], \mult1.mult1.B [2], \mult1.mult1.B [3] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [6:1] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4:3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [3:0] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.rs1 [15], \CPU.instr [31] };
  assign \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [2:0] = { \CPU.instr [13], mem_rdata[24], \CPU.cycles [24] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_Z [0] = \CPU.isALU ;
  assign \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1] };
  assign \mult1.init_LUT4_D_Z_LUT4_Z_C_LUT4_Z_D [2:0] = { \mult1.mult1.B [13], \mult1.mult1.B [14], \mult1.mult1.B [15] };
  assign \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [1], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_PFUMX_Z_C0 [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [24] };
  assign \CPU.writeBackData_LUT4_Z_13_B_LUT4_Z_B_LUT4_Z_2_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2], mem_rdata[6], \CPU.instr [13] };
  assign \mult1.init_LUT4_D_Z_LUT4_Z_C [0] = \mult1.mult1.B [4];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0];
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [3], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_Z [1:0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [5], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.writeBackData_LUT4_Z_14_C_LUT4_Z_B [0] = \CPU.isALU ;
  assign { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_B [3:2], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_B [0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D [3], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [3], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3], \CPU.cycles [7] };
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [5], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z [1:0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4], \per_uart.uart0.rx_error , \per_uart.uart0.rx_data [7] };
  assign { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z [6], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z [4:0] } = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [4], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [1], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0] };
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C [2], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [2], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [2] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[19] [7], \CPU.registerFile[18] [7], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [7], \CPU.registerFile[0] [7], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B [3:2], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3], LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_D [2:0] = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [4], \CPU.rs1 [23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [7], \CPU.registerFile[10] [7], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [3:1] = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [2] };
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z [3:2], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_1_Z [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [3], LEDS_TRELLIS_FF_Q_CE_LUT4_Z_A[0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [1:0] = { mem_rdata[17], mem_rdata[19] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [4], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_PFUMX_Z_BLUT_LUT4_Z_C [1:0] } = { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D_LUT4_Z_D [6], \CPU.rs1 [14], \CPU.instr [31] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_1_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \mult1.mult1.count_TRELLIS_FF_Q_CE [0] = \mult1.init_LUT4_D_Z_LUT4_A_Z_TRELLIS_FF_DI_Q [0];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [7], \CPU.registerFile[10] [7], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [4:3], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_A [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign { \CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [4], \CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z_C [2:0] } = { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4], \CPU.aluReg [9], \CPU.rs1 [10], \CPU.aluReg [11] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D_LUT4_D_Z [0] = \mapped_spi_flash.cmd_addr [15];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[18];
  assign \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_LUT4_Z_2_D [1:0] = { \mapped_spi_flash.snd_bitcount [4], \mapped_spi_flash.snd_bitcount [5] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [7], \CPU.registerFile[0] [7], mem_rdata[20], mem_rdata[21] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [5], resetn };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[9] [23], \CPU.registerFile[8] [23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_1_C [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[16] [8], \CPU.registerFile[17] [8], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[2] [8], \CPU.registerFile[3] [8], mem_rdata[20], mem_rdata[21] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [3:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [3], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2], \CPU.rs1 [4], \CPU.rs1 [5] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_6_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[11] [29], \CPU.registerFile[10] [29] };
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [4], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z [1:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C [2], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [4] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [8], \CPU.registerFile[10] [8], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [1:0] = { mem_rdata[22], mem_rdata[24] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [0] = \CPU.rs1 [7];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[11] [23], \CPU.registerFile[10] [23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[1] [23], \CPU.registerFile[0] [23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[2] [8], \CPU.registerFile[3] [8], mem_rdata[15], mem_rdata[16] };
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z [4] = \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [4:3], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [31], \CPU.registerFile[0] [31] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[16] [23], \CPU.registerFile[17] [23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [2:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[8] [8], \CPU.registerFile[9] [8], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [5], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [3], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [1:0] } = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [4], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [0], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_Z_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0 [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [23] };
  assign { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [2], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z [3], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z [0] } = { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z_D [4], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_BLUT_LUT4_Z_D [2:0] } = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z [4], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [3], resetn };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [1:0] = { mem_rdata[8], \CPU.instr [13] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [4:3], \CPU.PC [4] };
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z_LUT4_Z_1_D [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [1] };
  assign { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_C [0], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0], \CPU.PC [23] };
  assign \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C_LUT4_Z_D [1:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1], \CPU.aluReg [9] };
  assign \CPU.writeBackData_LUT4_Z_16_C_LUT4_Z_C [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C [0] = \per_uart.uart0.rx_busy ;
  assign { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_Z_C [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[23] };
  assign { \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3], mem_rdata[9], \CPU.instr [13] };
  assign \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 [2:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3], \CPU.cycles [9] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_C [1] = \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [4];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [4:3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_1_Z_PFUMX_C0_Z [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [9], \CPU.registerFile[11] [9], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[11] [29], \CPU.registerFile[10] [29] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_D_Z [1:0] = { \per_uart.uart0.uart_rxd2 , \per_uart.uart0.rx_busy  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \per_uart.uart0.rx_avail_LUT4_C_D [0] = resetn;
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign { \per_uart.uart0.tx_busy_LUT4_D_Z [3], \per_uart.uart0.tx_busy_LUT4_D_Z [1:0] } = { \per_uart.uart0.uart_rxd2_LUT4_C_D [4], \per_uart.uart0.tx_count16 [0], \per_uart.uart0.tx_count16 [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[11] [22], \CPU.registerFile[10] [22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [9], \CPU.registerFile[1] [9], mem_rdata[15], mem_rdata[16] };
  assign \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2], \CPU.rs1 [7] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \per_uart.uart0.tx_wr_LUT4_A_C [3:0] = { \per_uart.uart0.tx_bitcount [0], \per_uart.uart0.tx_bitcount [1], \per_uart.uart0.tx_bitcount [2], \per_uart.uart0.tx_bitcount [3] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [2], resetn };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[3] [22], \CPU.registerFile[2] [22] };
  assign \per_uart.uart0.tx_wr_LUT4_C_Z_LUT4_Z_B [2] = \per_uart.uart0.tx_wr_LUT4_A_D [4];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_4_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[10] [31], \CPU.registerFile[11] [31] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_C [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [9], \CPU.registerFile[11] [9], mem_rdata[20], mem_rdata[21] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D [1:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0 [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [28] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[18] [22], \CPU.registerFile[19] [22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign { \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C [2], \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0] };
  assign \per_uart.uart0.uart_rxd2_LUT4_C_D [3:0] = { \per_uart.uart0.tx_count16 [0], \per_uart.uart0.tx_count16 [1], \per_uart.uart0.tx_count16 [2], \per_uart.uart0.tx_count16 [3] };
  assign { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [4:3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C_PFUMX_C0_Z_PFUMX_C0_Z_LUT4_D_Z [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign { \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_3_B_LUT4_Z_C_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [3:2], \CPU.rs1 [4] };
  assign { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [4], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [0], \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_C [3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[28] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [2:0] = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2], \CPU.rs1 [22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_C [1:0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z [6:3] = { \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5:4], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_C [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [10], \CPU.registerFile[16] [10], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [10], \CPU.registerFile[1] [10], mem_rdata[20], mem_rdata[21] };
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [6:3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [0] } = { \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4:3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [10], \CPU.registerFile[11] [10], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_D [1:0] = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C [1], \CPU.rs1 [21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_18_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [0], \CPU.registerFile[11] [0], mem_rdata[15], mem_rdata[16] };
  assign \CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [2:0] = { \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B [0] = \CPU.isALU ;
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [7], resetn };
  assign { \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3], mem_rdata[10], \CPU.instr [13] };
  assign \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D_LUT4_Z_2_D [1:0] = { \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [4] };
  assign \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 [2:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3], \CPU.cycles [10] };
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [5], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D [2:0] } = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [4], \CPU.rs1 [25], \CPU.rs1 [26], \CPU.rs1 [27] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[11] [22], \CPU.registerFile[10] [22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [10], \CPU.registerFile[11] [10], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [22], \CPU.registerFile[0] [22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [0], \CPU.registerFile[1] [0], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_5_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[18] [22], \CPU.registerFile[19] [22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_2_D [0] = \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_B [0];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_16_C [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [11], \CPU.registerFile[16] [11], mem_rdata[20], mem_rdata[21] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_Z [5:4] = \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_B_Z [4:3];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [11], \CPU.registerFile[0] [11], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_17_C [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[9] [21], \CPU.registerFile[8] [21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [1:0] = { \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z_C [1], \per_uart.uart0.rx_busy  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [11], \CPU.registerFile[11] [11], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C [0] = mem_rdata[18];
  assign \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [1:0] = { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [3], \CPU.rs1 [2] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[2] [21], \CPU.registerFile[3] [21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_17_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.writeBackData_LUT4_Z_1_C_LUT4_Z_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [2:1], \CPU.PC [20] };
  assign { \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_1_C [3], \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[17] [21], \CPU.registerFile[16] [21] };
  assign { \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z_1_C [3], \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3], \CPU.instr [13], mem_rdata[11] };
  assign { \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B [2], \CPU.writeBackData_LUT4_Z_18_B_LUT4_Z_B [0] } = { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[10] [31], \CPU.registerFile[11] [31] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [1:0] = { mem_rdata[22], mem_rdata[24] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D [2:0] = { \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z_C [0] = \CPU.aluShamt [3];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [11], \CPU.registerFile[16] [11], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [2], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[3] [11], \CPU.registerFile[2] [11], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [0] = \CPU.aluShamt [4];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [28], \CPU.registerFile[0] [28] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0 [3:0] = { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [5:3], \CPU.PC [17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[8] [11], \CPU.registerFile[9] [11], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], \CPU.registerFile[11] [21], \CPU.registerFile[10] [21], mem_rdata[21] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_13_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [12], \CPU.registerFile[11] [12], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C [0] = \CPU.rs1 [0];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[1] [31], \CPU.registerFile[0] [31] };
  assign { \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C [2], \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C [0] } = { \CPU.writeBackData_LUT4_Z_2_C [1], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D [1:0] = { \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [4], \CPU.rs1 [12] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign { \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_2_B_LUT4_Z_C_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D [0] = \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[10] [28], \CPU.registerFile[11] [28] };
  assign \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [2], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [0] } = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1] };
  assign \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [3], \CPU.PC [13] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1], \CPU.aluReg [21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [5:2], \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [0] } = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5:4], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [1], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [2], \CPU.rs1 [20] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_11_C [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [12], \CPU.registerFile[0] [12], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C_LUT4_D_Z [1:0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [3:0] = { \CPU.registerFile[13] [12], \CPU.registerFile[12] [12], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [12], \CPU.registerFile[11] [12], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_PFUMX_Z_C0 [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [3:0] = { \CPU.registerFile[23] [12], \CPU.registerFile[22] [12], mem_rdata[15], mem_rdata[16] };
  assign \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_1_Z_LUT4_Z_C [0] = \CPU.rs1 [21];
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D [1:0] = { \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [1], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[19] [12], \CPU.registerFile[18] [12], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_1_C [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_15_B [0] = mem_rdata[19];
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0 [3:0] = { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [3:2], \CPU.PC [9], \CPU.PC [10] };
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z [0] = \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [5];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_1_A [2] = \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[19] [20], \CPU.registerFile[18] [20] };
  assign \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D_PFUMX_Z_C0 [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [12] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.writeBackData_LUT4_Z_19_B_LUT4_Z_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [0] = \CPU.rs1 [4];
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [2:1] = { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [5], \CPU.rs1 [14] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_LUT4_Z_1_C_PFUMX_Z_1_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[22] [20], \CPU.registerFile[23] [20] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[19] [13], \CPU.registerFile[18] [13], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0 [1:0] = { mem_rdata[17], mem_rdata[18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[10] [28], \CPU.registerFile[11] [28] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[10] [20], \CPU.registerFile[11] [20] };
  assign { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D [1], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [4:3] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [13], \CPU.registerFile[1] [13], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_PFUMX_Z_1_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[15] [20], \CPU.registerFile[14] [20] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [13], \CPU.registerFile[11] [13], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z_LUT4_D_Z [0] = \CPU.PC [20];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_2_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[17] [31], \CPU.registerFile[16] [31] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_12_B_PFUMX_Z_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [20], \CPU.registerFile[0] [20] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [13], \CPU.registerFile[11] [13], mem_rdata[20], mem_rdata[21] };
  assign \CPU.writeBackData_LUT4_Z_4_C_PFUMX_Z_C0 [0] = \CPU.PC [22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[1] [28], \CPU.registerFile[0] [28] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [20], \CPU.registerFile[0] [20], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [13], \CPU.registerFile[1] [13], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [1], \CPU.registerFile[16] [1], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [31] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_6_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[17] [28], \CPU.registerFile[16] [28] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_10_C [0] = mem_rdata[23];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [1], \CPU.registerFile[1] [1], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign { \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1_C [3], \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3], \CPU.instr [13], mem_rdata[13] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_7_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [20], \CPU.registerFile[11] [20], mem_rdata[20], mem_rdata[21] };
  assign { \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B [2], \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D_LUT4_Z_B [0] } = { \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [1], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign { \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [4], \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [2:0] } = { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [4], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [13] };
  assign { \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B [3], \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_B [0] } = { \CPU.writeBackData_LUT4_Z_1_C [1], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [1], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z [0] = \CPU.PC [20];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign { \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_C [3], \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[31] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [1], \CPU.registerFile[10] [1], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [14], \CPU.registerFile[16] [14], mem_rdata[20], mem_rdata[21] };
  assign \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B [0] = \CPU.isALU ;
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [1:0] = { \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [4], \CPU.rs1 [30] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [14], \CPU.registerFile[0] [14], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [1] = \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [3];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [14], \CPU.registerFile[10] [14], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_16_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_3_D [2:0] = { \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [2], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [4], \CPU.rs1 [19] };
  assign \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C_LUT4_Z_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [5], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0] };
  assign { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C [3], \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_3_C [1:0] } = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_1_C [3], \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3], \CPU.instr [13], mem_rdata[14] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[10] [27], \CPU.registerFile[11] [27] };
  assign { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_C [2], \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B_LUT4_Z_C [0] } = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0] };
  assign { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B [2], \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_2_B [0] } = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [14], \CPU.registerFile[16] [14], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[2] [14], \CPU.registerFile[3] [14], mem_rdata[15], mem_rdata[16] };
  assign { \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [6], \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_Z_D [2:0] } = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [4], \CPU.rs1 [17], \CPU.rs1 [18], \CPU.rs1 [19] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[9] [14], \CPU.registerFile[8] [14], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_11_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[17] [15], \CPU.registerFile[16] [15], mem_rdata[20], mem_rdata[21] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_PFUMX_Z_C0 [3:0] = { \CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2], \CPU.rs1 [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_12_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[1] [27], \CPU.registerFile[0] [27] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [15], \CPU.registerFile[0] [15], mem_rdata[20], mem_rdata[21] };
  assign \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [0] = \CPU.rs1 [19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [15], \CPU.registerFile[11] [15], mem_rdata[20], mem_rdata[21] };
  assign \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_D [1:0] = { \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [3], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_15_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_Z_D [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [30] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2_D [2:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2], \CPU.mem_rdata [1], \CPU.instr [13] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], \CPU.registerFile[10] [15], \CPU.registerFile[11] [15], mem_rdata[16] };
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D [1:0] = { \CPU.PC [18], \CPU.PC [19] };
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D [1:0] = { \CPU.PC [16], \CPU.PC [17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_C_Z_LUT4_C_Z_LUT4_Z_1_D [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1], \CPU.PC [1] };
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D [0] = \CPU.PC [15];
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_D_LUT4_Z_D [2:0] = { \CPU.PC [12], \CPU.PC [13], \CPU.PC [14] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_7_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[20], mem_rdata[21], \CPU.registerFile[17] [27], \CPU.registerFile[16] [27] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_D [2:0] = { \CPU.PC [9], \CPU.PC [10], \CPU.PC [11] };
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [2:0] = { \CPU.PC [6], \CPU.PC [7], \CPU.PC [8] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_Z [0] = \CPU.PC [18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [1], \CPU.registerFile[10] [1], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [15], \CPU.registerFile[0] [15], mem_rdata[15], mem_rdata[16] };
  assign { \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1_C [3], \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[30] };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [0] = \CPU.PC [19];
  assign { \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z_B [3:2], \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z_B [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C [0] = mem_rdata[18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_Z [1:0] = { \CPU.PC [14], \CPU.PC [17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_14_C [0] = mem_rdata[18];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[23];
  assign { \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z_1_C [3], \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_1_Z [3], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3], \CPU.cycles [15] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign { \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B [3], \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_1_B [0] } = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign { \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_C [2], \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_C [0] } = { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [4], \CPU.rs1 [31] };
  assign { \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [4], \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z_D [2:0] } = { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [6], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [15] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.writeBackData_LUT4_Z_20_B_LUT4_Z_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [0] = \CPU.PC [15];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_C_D [0] = \CPU.PC [16];
  assign \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z_A_LUT4_A_Z [1] = \mult1.mult1.A [2];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_Z_1_D [2:0] = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_D_LUT4_Z_1_C [4], \CPU.PC [8], resetn };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], \CPU.registerFile[16] [16], mem_rdata[16], \CPU.registerFile[17] [16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z [1:0] = { \CPU.PC [12], \CPU.PC [13] };
  assign \mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z_A [1] = \mult1.mult1.A [3];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], \CPU.registerFile[3] [16], mem_rdata[16], \CPU.registerFile[2] [16] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [4:3], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D [1:0] = { \CPU.instr [13], \CPU.instr [31] };
  assign \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A [1] = \mult1.mult1.A [4];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[14] [16], \CPU.registerFile[15] [16] };
  assign { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D_LUT4_D_Z [1:0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [2], \CPU.PC [9], \CPU.PC [10] };
  assign \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [3:2] = { \mult1.mult1.A [5], \mult1.mult1.A [6] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_10_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.isALU_LUT4_Z_D_LUT4_D_Z [3:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2], \CPU.rs2 [16], \CPU.rs1 [16], \CPU.instr [31] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [1], \CPU.aluReg [16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [27], \CPU.registerFile[0] [27] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_A [0], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z_D_LUT4_D_3_Z_LUT4_Z_D [0] = \CPU.PC [11];
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [1:0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D_LUT4_Z_C [3], \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[16] };
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [5], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_C [2:0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [1], \CPU.PC [6], \CPU.PC [7] };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C [1], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [16], \CPU.registerFile[11] [16], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_1_B [0] = mem_rdata[24];
  assign \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z [1:0] = { \CPU.PC [3], \CPU.PC [4] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[0] [16], \CPU.registerFile[1] [16], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_8_C [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [1:0] = { \CPU.PC [1], \CPU.PC [2] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[21], mem_rdata[22] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C_LUT4_Z_B [0] = mem_rdata[24];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_LUT4_Z_9_C [0] = mem_rdata[23];
  assign \mult1.init_LUT4_D_Z_PFUMX_Z_C0 [2:0] = { \mult1.mult1.count [2], \mult1.mult1.count [3], \mult1.mult1.count [4] };
  assign \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2_D [1:0] = { \CPU.PC [8], \CPU.instr [28] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[18] [17], \CPU.registerFile[19] [17], mem_rdata[20], mem_rdata[21] };
  assign { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_3_C [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_3_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[19] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[22];
  assign \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1:0] = { \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [2], \CPU.instr [13] };
  assign { \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C [3], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] } = { \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [3], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D [2:0] = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [2], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0], \CPU.instr [14] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[1] [17], \CPU.registerFile[0] [17], mem_rdata[20], mem_rdata[21] };
  assign \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [5:3] = { \mult1.mult1.A [7], \mult1.mult1.A [8], \mult1.mult1.A [9] };
  assign \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_C [1:0] = { \mult1.d_in_LUT4_Z_D [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A [0] };
  assign \CPU.aluWr_LUT4_B_Z [0] = resetn;
  assign { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[22];
  assign \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_1_D [1:0] = { \mult1.mult1.A [11], \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [1] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_1_B [0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[11] [17], \CPU.registerFile[10] [17], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_LUT4_Z_B [0] = mem_rdata[22];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_8_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[10] [27], \CPU.registerFile[11] [27] };
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z_B [6:1] = { \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [4:3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C_L6MUX21_SD_Z_L6MUX21_D1_Z [2:1] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C [0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_C [4];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0_PFUMX_Z_C0 [0] = mem_rdata[22];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_14_C0 [1:0] = { mem_rdata[23], mem_rdata[24] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[9] [17], \CPU.registerFile[8] [17] };
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z [0] = \CPU.instr [5];
  assign \CPU.isALU_LUT4_Z_C [1:0] = { \CPU.isJAL , \CPU.instr [2] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[18];
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_D [1:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1] };
  assign \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_D_Z [1:0] = { mem_rdata[2], mem_rdata[18] };
  assign \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_D [2:0] = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3], \mult1.mult1.A [12], \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign { \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [3], \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [1:0] } = { \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C_LUT4_Z_1_C [1:0] = { mem_rdata[2], \CPU.instr [13] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_D_C [2:0] = { \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1], \CPU.rs1 [27] };
  assign \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [1:0] = \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [2:1];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_Z [4:2] = \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z [4:2];
  assign \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_C [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [2] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_PFUMX_Z_C0 [0] = mem_rdata[18];
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_C [3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_1_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[27] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z_LUT4_C_2_B [2:1] = { \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [6], \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z [2:0] = { \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [2], \CPU.rs1 [8], \CPU.rs1 [9] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[18] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_13_C [0] = mem_rdata[17];
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [1:0] = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [1] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C [1:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2], \CPU.rs1 [7] };
  assign { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [1:0] } = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z [2], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_1_Z [2:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_Z_D_LUT4_D_Z [2], \CPU.rs1 [4], \CPU.rs1 [5] };
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [0], \CPU.instr [17] };
  assign { \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [3], \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_C [1:0] } = { \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_C [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[18] };
  assign \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [1:0] = \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1:0];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[16] [18], \CPU.registerFile[17] [18] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[23];
  assign \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_1_DI_LUT4_Z_D [1:0] = { \mult1.mult1.A [8], \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [1] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D [2:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C [1:0] = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [2], \CPU.rs1 [7] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_1_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[10] [2], \CPU.registerFile[11] [2], mem_rdata[20], mem_rdata[21] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[1] [18], \CPU.registerFile[0] [18] };
  assign { \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [5], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A_LUT4_Z_1_C [1:0] } = { \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [3], \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C_LUT4_Z_D [3], \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z_C_LUT4_D_Z [2] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z_LUT4_Z_2_D_LUT4_Z_D [1:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3], \CPU.rs1 [26] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_1_C [0] = mem_rdata[19];
  assign \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [2:0] = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3], \mult1.mult1.A [9], \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_PFUMX_C0_Z [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B_PFUMX_Z_C0 [3:0] = { mem_rdata[15], mem_rdata[16], \CPU.registerFile[11] [18], \CPU.registerFile[10] [18] };
  assign { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [5], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z_LUT4_Z_1_C_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z [2] } = { \CPU.writeBackData_LUT4_Z_1_B_LUT4_Z_1_B_LUT4_Z_D [6], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_1_Z [5] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_LUT4_Z_B [0] = mem_rdata[17];
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_1_C [0] = mem_rdata[24];
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C [3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C [1:0] } = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D [3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_A_Z [0], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z_2_C [1:0] = { mem_rdata[21], mem_rdata[23] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A [1:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0_PFUMX_Z_C0 [0] = mem_rdata[17];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_PFUMX_Z_9_C0 [1:0] = { mem_rdata[18], mem_rdata[19] };
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z_LUT4_Z_1_B [2] = \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_D_Z_LUT4_Z_2_D [3];
  assign \mult1.init_LUT4_D_Z_LUT4_A_B [0] = resetn;
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_LUT4_Z_B [0] = mem_rdata[23];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D [0] = \CPU.cycles [25];
  assign { \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [5:4], \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C [2:0] } = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [4], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z_LUT4_Z_D_PFUMX_Z_C0_LUT4_D_Z [2:1], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0], \CPU.writeBackData_LUT4_Z_7_B_LUT4_Z_D_PFUMX_Z_C0 [4] };
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [2], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [0] } = { \CPU.writeBackData_LUT4_Z_3_B_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z [1], \CPU.aluReg [26] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_C [2:0] = { \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [6], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0], \CPU.rs1 [15] };
  assign \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z_TRELLIS_FF_Q_DI_LUT4_Z_D [2:0] = { \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z_A_LUT4_B_Z [3], \mult1.mult1.A [6], \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z_A_LUT4_B_Z [0] };
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0_PFUMX_Z_C0 [0] = mem_rdata[23];
  assign \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [0] = \CPU.isALU ;
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D [1:0] = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C [3] };
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_LUT4_D_Z [0] = \CPU.isALU ;
  assign \CPU.rs2_TRELLIS_FF_Q_DI_PFUMX_Z_4_C0 [1:0] = { mem_rdata[22], mem_rdata[24] };
  assign { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_C [3], \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_C [1:0] } = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [4], \CPU.instr [13], mem_rdata[26] };
  assign \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1], \CPU.isALU  };
  assign \CPU.writeBackData_LUT4_Z_20_B [0] = \CPU.isALU ;
  assign \CPU.writeBackData_PFUMX_Z_4_C0 [0] = \CPU.isALU ;
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[15] [2], \CPU.registerFile[14] [2], mem_rdata[15], mem_rdata[16] };
  assign \CPU.writeBackData_PFUMX_Z_3_C0 [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_19_B [0] = \CPU.isALU ;
  assign \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_C_LUT4_B_D_LUT4_D_Z_LUT4_D_Z [0] = \CPU.rs2 [18];
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \CPU.writeBackData_LUT4_Z_18_B [0] = \CPU.isALU ;
  assign \CPU.writeBackData_LUT4_Z_17_C [1:0] = { \CPU.writeBackData_LUT4_Z_17_B [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D [0] = \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0];
  assign \CPU.writeBackData_LUT4_Z_16_C [1:0] = { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_C_LUT4_D_Z_LUT4_B_Z_LUT4_B_Z [0] = \CPU.isALU ;
  assign \CPU.writeBackData_LUT4_Z_14_C [1:0] = { \CPU.writeBackData_LUT4_Z_14_B [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_13_B [2], \CPU.writeBackData_LUT4_Z_13_B [0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_12_C [1:0] = { \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_D_Z [3], \CPU.cycles [5] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.writeBackData_LUT4_Z_11_B [0] = \CPU.isALU ;
  assign \mult1.init_LUT4_D_Z [1] = \mult1.init_LUT4_D_Z_LUT4_A_B [1];
  assign { \CPU.writeBackData_LUT4_Z_4_C [4], \CPU.writeBackData_LUT4_Z_4_C [2], \CPU.writeBackData_LUT4_Z_4_C [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_1_Z_LUT4_C_Z [6], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [4], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.writeBackData_LUT4_Z_16_C_PFUMX_Z_C0 [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_17_B [4:3], \CPU.writeBackData_LUT4_Z_17_B [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.writeBackData_LUT4_Z_17_B_LUT4_C_D [4], \CPU.writeBackData_LUT4_Z_17_C_PFUMX_Z_C0 [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [4], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_PFUMX_C0_Z_LUT4_D_Z [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [4], \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_2_D_LUT4_Z_D_LUT4_D_Z [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [4], \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z_C [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign { \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C [4:2], \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z_C_LUT4_C_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [4:3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_D [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_1_B [0] = mem_rdata[19];
  assign { \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D [4], \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z_D [2:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D [4], \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D [2:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_1_C [4], \CPU.writeBackData_LUT4_Z_1_C [2], \CPU.writeBackData_LUT4_Z_1_C [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_2_C [4], \CPU.writeBackData_LUT4_Z_2_C [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_D [2:0] = { \CPU.rs1 [13], \CPU.rs1 [14], \CPU.rs1 [15] };
  assign \per_uart.uart0.tx_wr_LUT4_C_Z [2:0] = { \per_uart.uart0.txd_reg [3], \per_uart.d_in_uart [3], \per_uart.uart0.txd_reg [4] };
  assign \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI [3:1] = { \per_uart.uart0.tx_wr_LUT4_A_C [4], \per_uart.uart0.tx_wr_LUT4_C_Z [3], \per_uart.uart0.tx_bitcount [1] };
  assign { \per_uart.uart0.tx_wr_LUT4_A_D [3], \per_uart.uart0.tx_wr_LUT4_A_D [1:0] } = { \per_uart.uart0.tx_wr_LUT4_A_C [4], \per_uart.uart0.tx_wr_LUT4_C_Z [3], \per_uart.uart0.tx_bitcount [3] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B_PFUMX_Z_C0 [3:0] = { \CPU.registerFile[2] [2], \CPU.registerFile[3] [2], mem_rdata[15], mem_rdata[16] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_2_B [0] = mem_rdata[17];
  assign \mult1.init_LUT4_D_Z_LUT4_B_A [3:1] = { \mult1.init_LUT4_D_Z [3], \mult1.init_LUT4_D_Z_LUT4_A_B [1], \mult1.init_LUT4_D_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_2_C0 [1:0] = { \CPU.isALU , \CPU.instr [14] };
  assign \CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C [0] = \CPU.state [1];
  assign { \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C [3], \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_C [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_22_DI_LUT4_Z_B [2], \CPU.PC [1] };
  assign { \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [4], \CPU.writeBackData_LUT4_Z_10_A_LUT4_Z_2_D [1] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [4], \CPU.writeBackData_LUT4_Z_9_C_LUT4_Z_A [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1], \CPU.PC [2] };
  assign { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [3:2], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D [0] } = { \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_D_Z [3], \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z_C_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_1_D_LUT4_Z_A_LUT4_Z_D_LUT4_B_Z [0], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_Z [1] };
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z [1] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D [4], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D [2:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_LUT4_D_Z_LUT4_Z_1_D_LUT4_D_Z [0] };
  assign { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [4], \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_Z [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D [2:0] = { \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_C_LUT4_Z_D_LUT4_D_Z [3], \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [1:0] };
  assign { \CPU.writeBackData_LUT4_Z_14_B [4], \CPU.writeBackData_LUT4_Z_14_B [1:0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.writeBackData_LUT4_Z_14_C_PFUMX_Z_C0 [2], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign \CPU.aluWr_TRELLIS_FF_Q_LSR [1] = \CPU.state_TRELLIS_FF_Q_DI_LUT4_Z_C [1];
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [4:3], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_C [0] } = { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_B_LUT4_B_Z [4:3], \CPU.mem_rstrb  };
  assign { \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [4], \CPU.writeBackData_LUT4_Z_17_B_PFUMX_Z_C0_LUT4_D_Z_LUT4_Z_D_LUT4_D_Z [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [4], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [1] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_LUT4_Z_6_D_LUT4_D_Z [5:0] = { \CPU.cycles [26], \CPU.cycles [27], \CPU.cycles [28], \CPU.cycles [29], \CPU.cycles [30], \CPU.cycles [31] };
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_PFUMX_C0_Z [2:0] = { \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [2], \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_1_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.writeBackData_PFUMX_Z_1_C0 [0] = \CPU.isALU ;
  assign \CPU.writeBackData_LUT4_Z_7_B [0] = \CPU.isALU ;
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_D_Z_LUT4_D_Z [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z_2_D_LUT4_D_Z [1:0] = { \CPU.isALU , \CPU.mem_wmask_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_D_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_C0 [0] = \CPU.isALU ;
  assign \CPU.writeBackData_LUT4_Z_6_C [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2], \CPU.instr [25] };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_PFUMX_Z_C0 [3:0] = { \CPU.cycles [21], \CPU.cycles [22], \CPU.cycles [23], \CPU.cycles [24] };
  assign \CPU.writeBackData_LUT4_Z_5_C [1:0] = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_Z [2], \CPU.instr [24] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z_C [1:0] = { mem_rdata[16], mem_rdata[17] };
  assign \CPU.writeBackData_LUT4_Z_4_D [1:0] = { \CPU.writeBackData_LUT4_Z_4_C [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C_LUT4_Z_B [0] = mem_rdata[19];
  assign \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z_A [5:3] = { \mult1.mult1.A [10], \mult1.mult1.A [11], \mult1.mult1.A [12] };
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_5_C [0] = mem_rdata[18];
  assign { \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [4], \CPU.writeBackData_LUT4_Z_17_C_LUT4_Z_B_LUT4_Z_D_LUT4_D_1_Z [1:0] } = { \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_Z_D_PFUMX_C0_Z_LUT4_D_1_C_LUT4_D_C_LUT4_D_Z_LUT4_D_1_Z [1], \CPU.rs1 [9], \CPU.rs1 [11] };
  assign { \CPU.writeBackData_LUT4_Z_3_B [2], \CPU.writeBackData_LUT4_Z_3_B [0] } = { \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z_LUT4_Z_1_D_LUT4_D_1_Z_LUT4_D_Z [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign { \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [5], \CPU.writeBackData_PFUMX_Z_1_C0_LUT4_Z_C_LUT4_D_Z [1:0] } = { \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z_D_LUT4_D_1_Z [4], \CPU.isALU_LUT4_Z_D_LUT4_D_Z_LUT4_D_4_Z [2:1] };
  assign { \CPU.writeBackData_LUT4_Z_2_B [2], \CPU.writeBackData_LUT4_Z_2_B [0] } = { \CPU.writeBackData_LUT4_Z_2_C [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_1_B [2], \CPU.writeBackData_LUT4_Z_1_B [0] } = { \CPU.writeBackData_LUT4_Z_1_C [3], \CPU.isALU_LUT4_Z_C_LUT4_D_Z_LUT4_D_1_Z [1] };
  assign \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z_D_LUT4_D_Z [0] = \CPU.isALU ;
  assign \CPU.rs1_TRELLIS_FF_Q_DI_LUT4_Z_9_B [0] = mem_rdata[19];
  assign \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z_A [3:2] = { \mult1.mult1.A [14], \mult1.mult1.A [15] };
  assign \CPU.writeBackData_LUT4_Z_9_C [0] = \CPU.isALU ;
  assign \mult1.mult1.count_TRELLIS_FF_Q_DI [1] = \mult1.init_LUT4_D_Z_PFUMX_Z_C0 [3];
  assign \CPU.cycles_TRELLIS_FF_Q_31_DI [31:1] = \CPU.cycles [31:1];
  assign \CPU.cycles_TRELLIS_FF_Q_DI [0] = \CPU.cycles_TRELLIS_FF_Q_31_DI [0];
  assign { \per_uart.uart0.rx_avail_LUT4_A_Z [19:18], \per_uart.uart0.rx_avail_LUT4_A_Z [6:0] } = 9'h000;
  assign { \per_uart.d_out_TRELLIS_FF_Q_7_DI [9:8], \per_uart.d_out_TRELLIS_FF_Q_7_DI [6:0] } = { \per_uart.uart0.rx_avail_LUT4_A_Z [9:8], \per_uart.uart0.rx_avail_LUT4_A_Z [16:10] };
  assign \CPU.Bimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [7], \CPU.instr [30:25], \CPU.instr [11:8], 1'h0 };
  assign \CPU.Iimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:20] };
  assign \CPU.Jimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [19:12], \CPU.instr [20], \CPU.instr [30:21], 1'h0 };
  assign \CPU.PC [0] = 1'h0;
  assign \CPU.PCplus4  = { 22'hxxxxxx, \CPU.PC [1], 1'h0 };
  assign \CPU.PCplusImm  = 24'bxxxxxxxxxxxxxxxxxxxxxxx0;
  assign \CPU.Simm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25], \CPU.instr [11:7] };
  assign \CPU.Uimm  = { \CPU.instr [31:12], 12'h000 };
  assign \CPU.aluIn1  = \CPU.rs1 ;
  assign \CPU.clk  = clk;
  assign \CPU.instr [3] = \CPU.isJAL ;
  assign \CPU.mem_addr  = 32'h00xxxxxx;
  assign \CPU.mem_rdata [31:2] = mem_rdata[31:2];
  assign \CPU.mem_wbusy  = 1'h0;
  assign \CPU.mem_wdata  = { 16'hxxxx, \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign \CPU.rdId  = \CPU.instr [11:7];
  assign \CPU.reset  = resetn;
  assign RAM_rdata = { \mapped_spi_flash.rcv_data [15:8], \mapped_spi_flash.rcv_data [23:16], \mapped_spi_flash.rcv_data [31:24] };
  assign TXD = \per_uart.uart0.uart_txd ;
  assign bin2bcd_dout = 32'hxxxxxxxx;
  assign div_dout = 32'hxxxxxxxx;
  assign dpram_dout = 32'hxxxxxxxx;
  assign gpio_dout = 32'hxxxxxxxx;
  assign \mapped_spi_flash.CLK  = spi_clk;
  assign \mapped_spi_flash.MISO  = spi_miso;
  assign \mapped_spi_flash.MOSI  = spi_mosi;
  assign \mapped_spi_flash.clk  = clk;
  assign \mapped_spi_flash.cmd_addr [31] = spi_mosi;
  assign \mapped_spi_flash.rdata  = { \mapped_spi_flash.rcv_data [7:0], \mapped_spi_flash.rcv_data [15:8], \mapped_spi_flash.rcv_data [23:16], \mapped_spi_flash.rcv_data [31:24] };
  assign \mapped_spi_flash.word_address  = 20'hxxxxx;
  assign mem_addr = 32'h00xxxxxx;
  assign mem_rdata[1:0] = \CPU.mem_rdata [1:0];
  assign mem_rstrb = \CPU.mem_rstrb ;
  assign mem_wdata = { 16'hxxxx, \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign mem_wmask = \CPU.mem_wmask ;
  assign \mult1.addr  = 5'hxx;
  assign \mult1.clk  = clk;
  assign \mult1.d_in [7:0] = \CPU.rs2 [7:0];
  assign \mult1.mult1.clk  = clk;
  assign \mult1.mult1.init  = \mult1.init ;
  assign \mult1.mult1.op_A  = \mult1.A ;
  assign \mult1.mult1.op_B  = \mult1.B ;
  assign \mult1.rd  = \CPU.mem_rstrb ;
  assign mult_dout = \mult1.d_out ;
  assign \per_uart.addr  = 5'hxx;
  assign \per_uart.clk  = clk;
  assign \per_uart.d_in  = { 16'hxxxx, \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign \per_uart.d_out [31:10] = 22'h000000;
  assign \per_uart.ledout  = LEDS;
  assign \per_uart.rd  = \CPU.mem_rstrb ;
  assign \per_uart.rx_avail  = \per_uart.uart0.rx_avail ;
  assign \per_uart.rx_data  = \per_uart.uart0.rx_data ;
  assign \per_uart.rx_error  = \per_uart.uart0.rx_error ;
  assign \per_uart.tx_busy  = \per_uart.uart0.tx_busy ;
  assign \per_uart.uart0.clk  = clk;
  assign \per_uart.uart0.tx_data  = \per_uart.d_in_uart ;
  assign \per_uart.uart0.uart_rxd  = RXD;
  assign \per_uart.uart_ctrl  = { 5'hxx, LEDS, \per_uart.uart0.rx_ack , \per_uart.uart0.tx_wr  };
  assign \per_uart.uart_rx  = RXD;
  assign \per_uart.uart_tx  = \per_uart.uart0.uart_txd ;
  assign rd = \CPU.mem_rstrb ;
  assign spi_cs_n = \mapped_spi_flash.CS_N ;
  assign uart_dout = \per_uart.d_out [9:0];
endmodule
