
RF-Module-Firmware-HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008da4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e8  08008f38  08008f38  00009f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009720  08009720  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009720  08009720  0000a720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009728  08009728  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009728  08009728  0000a728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800972c  0800972c  0000a72c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009730  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  200001d4  08009904  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  08009904  0000b4f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147f4  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fe8  00000000  00000000  0001f9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  000229e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb1  00000000  00000000  00023cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000227af  00000000  00000000  00024b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017926  00000000  00000000  00047330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0d9a  00000000  00000000  0005ec56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0012f9f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f54  00000000  00000000  0012fa78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  001359cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f1c 	.word	0x08008f1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008f1c 	.word	0x08008f1c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000e9c:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000e9e:	4a19      	ldr	r2, [pc, #100]	@ (8000f04 <MX_CAN1_Init+0x6c>)
 8000ea0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000ea2:	4b17      	ldr	r3, [pc, #92]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ea4:	2210      	movs	r2, #16
 8000ea6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 8000ea8:	4b15      	ldr	r3, [pc, #84]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eaa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000eae:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000eb0:	4b13      	ldr	r3, [pc, #76]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000eb6:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eb8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000ebc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ec0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000ec4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000eea:	4805      	ldr	r0, [pc, #20]	@ (8000f00 <MX_CAN1_Init+0x68>)
 8000eec:	f001 faf6 	bl	80024dc <HAL_CAN_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000ef6:	f000 f9a5 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200001f0 	.word	0x200001f0
 8000f04:	40006400 	.word	0x40006400

08000f08 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a18      	ldr	r2, [pc, #96]	@ (8000f88 <HAL_CAN_MspInit+0x80>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d129      	bne.n	8000f7e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f2a:	4b18      	ldr	r3, [pc, #96]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f2e:	4a17      	ldr	r2, [pc, #92]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f34:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f36:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f3e:	613b      	str	r3, [r7, #16]
 8000f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f46:	4a11      	ldr	r2, [pc, #68]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <HAL_CAN_MspInit+0x84>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f5a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f6c:	2309      	movs	r3, #9
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7a:	f001 fc91 	bl	80028a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000f7e:	bf00      	nop
 8000f80:	3728      	adds	r7, #40	@ 0x28
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40006400 	.word	0x40006400
 8000f8c:	40021000 	.word	0x40021000

08000f90 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa6:	4b49      	ldr	r3, [pc, #292]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000faa:	4a48      	ldr	r2, [pc, #288]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fac:	f043 0304 	orr.w	r3, r3, #4
 8000fb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb2:	4b46      	ldr	r3, [pc, #280]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	f003 0304 	and.w	r3, r3, #4
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbe:	4b43      	ldr	r3, [pc, #268]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc2:	4a42      	ldr	r2, [pc, #264]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fca:	4b40      	ldr	r3, [pc, #256]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd6:	4b3d      	ldr	r3, [pc, #244]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	4a3c      	ldr	r2, [pc, #240]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fdc:	f043 0302 	orr.w	r3, r3, #2
 8000fe0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fe2:	4b3a      	ldr	r3, [pc, #232]	@ (80010cc <MX_GPIO_Init+0x13c>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STBY_GPIO_Port, CAN_STBY_Pin, GPIO_PIN_RESET);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ff4:	4836      	ldr	r0, [pc, #216]	@ (80010d0 <MX_GPIO_Init+0x140>)
 8000ff6:	f001 fdbd 	bl	8002b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2110      	movs	r1, #16
 8000ffe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001002:	f001 fdb7 	bl	8002b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_NRST_GPIO_Port, RF_NRST_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2120      	movs	r1, #32
 800100a:	4832      	ldr	r0, [pc, #200]	@ (80010d4 <MX_GPIO_Init+0x144>)
 800100c:	f001 fdb2 	bl	8002b74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_STBY_Pin */
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 8001010:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001014:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001016:	2301      	movs	r3, #1
 8001018:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101e:	2300      	movs	r3, #0
 8001020:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	4619      	mov	r1, r3
 8001028:	4829      	ldr	r0, [pc, #164]	@ (80010d0 <MX_GPIO_Init+0x140>)
 800102a:	f001 fc39 	bl	80028a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 800102e:	2310      	movs	r3, #16
 8001030:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001032:	2301      	movs	r3, #1
 8001034:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2300      	movs	r3, #0
 800103c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	4619      	mov	r1, r3
 8001044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001048:	f001 fc2a 	bl	80028a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin DIO1_Pin DIO2_Pin DIO3_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin|DIO2_Pin|DIO3_Pin;
 800104c:	23c3      	movs	r3, #195	@ 0xc3
 800104e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001050:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001054:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	4619      	mov	r1, r3
 8001060:	481c      	ldr	r0, [pc, #112]	@ (80010d4 <MX_GPIO_Init+0x144>)
 8001062:	f001 fc1d 	bl	80028a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001066:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800106a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106c:	2302      	movs	r3, #2
 800106e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001078:	2300      	movs	r3, #0
 800107a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	4619      	mov	r1, r3
 8001082:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001086:	f001 fc0b 	bl	80028a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO4_Pin */
  GPIO_InitStruct.Pin = DIO4_Pin;
 800108a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800108e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001090:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001094:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DIO4_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	4619      	mov	r1, r3
 80010a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a4:	f001 fbfc 	bl	80028a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_NRST_Pin */
  GPIO_InitStruct.Pin = RF_NRST_Pin;
 80010a8:	2320      	movs	r3, #32
 80010aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ac:	2301      	movs	r3, #1
 80010ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_NRST_GPIO_Port, &GPIO_InitStruct);
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	4619      	mov	r1, r3
 80010be:	4805      	ldr	r0, [pc, #20]	@ (80010d4 <MX_GPIO_Init+0x144>)
 80010c0:	f001 fbee 	bl	80028a0 <HAL_GPIO_Init>

}
 80010c4:	bf00      	nop
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	48000800 	.word	0x48000800
 80010d4:	48000400 	.word	0x48000400

080010d8 <_write>:
int _write(int file, char *ptr, int len);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	68b9      	ldr	r1, [r7, #8]
 80010ee:	4804      	ldr	r0, [pc, #16]	@ (8001100 <_write+0x28>)
 80010f0:	f004 fdb2 	bl	8005c58 <HAL_UART_Transmit>
	return len;
 80010f4:	687b      	ldr	r3, [r7, #4]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000318 	.word	0x20000318

08001104 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b08c      	sub	sp, #48	@ 0x30
 8001108:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800110a:	f001 f94e 	bl	80023aa <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800110e:	f000 f841 	bl	8001194 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001112:	f7ff ff3d 	bl	8000f90 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001116:	f001 f897 	bl	8002248 <MX_USART2_UART_Init>
	MX_CAN1_Init();
 800111a:	f7ff febd 	bl	8000e98 <MX_CAN1_Init>
	MX_TIM1_Init();
 800111e:	f000 fed9 	bl	8001ed4 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001122:	f000 ff8f 	bl	8002044 <MX_TIM2_Init>
	MX_SPI1_Init();
 8001126:	f000 fcaf 	bl	8001a88 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
//	rfm95_init();
//	uint8_t version = 0, temp = 0;
	rf_handle_t rfm95 = { .rf_nreset_port = RF_NRST_GPIO_Port, .rf_nreset_pin =
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	2228      	movs	r2, #40	@ 0x28
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f005 ffcf 	bl	80070d6 <memset>
 8001138:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <main+0x84>)
 800113a:	60bb      	str	r3, [r7, #8]
 800113c:	f04f 33ff 	mov.w	r3, #4294967295
 8001140:	60fb      	str	r3, [r7, #12]
 8001142:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001146:	613b      	str	r3, [r7, #16]
 8001148:	2310      	movs	r3, #16
 800114a:	82bb      	strh	r3, [r7, #20]
 800114c:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <main+0x88>)
 800114e:	61bb      	str	r3, [r7, #24]
 8001150:	2320      	movs	r3, #32
 8001152:	83bb      	strh	r3, [r7, #28]
 8001154:	4b0e      	ldr	r3, [pc, #56]	@ (8001190 <main+0x8c>)
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
	RF_NRST_Pin, .rf_nss_port = SPI1_NSS_GPIO_Port, .rf_nss_pin =
	SPI1_NSS_Pin, .rf_spi_handle = &hspi1, .rf_delay_func = HAL_Delay,
			.rf_spi_timeout = HAL_MAX_DELAY };

	rf_initialize_radio(&rfm95);
 8001158:	f107 0308 	add.w	r3, r7, #8
 800115c:	4618      	mov	r0, r3
 800115e:	f000 f8b5 	bl	80012cc <rf_initialize_radio>
	uint8_t testdata = 347;
 8001162:	235b      	movs	r3, #91	@ 0x5b
 8001164:	71fb      	strb	r3, [r7, #7]
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		HAL_Delay(500);
 8001166:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800116a:	f001 f993 	bl	8002494 <HAL_Delay>

		//rf_initialize_radio(&rfm95);
		rf_send(&rfm95, &testdata, 1);
 800116e:	1df9      	adds	r1, r7, #7
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	2201      	movs	r2, #1
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f9a8 	bl	80014cc <rf_send>
//		}

//		if (version != RFM9x_VER)
//			return 1;
		//CAN_Write_Hello();
		HAL_Delay(500);
 800117c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001180:	f001 f988 	bl	8002494 <HAL_Delay>
		HAL_Delay(500);
 8001184:	bf00      	nop
 8001186:	e7ee      	b.n	8001166 <main+0x62>
 8001188:	20000218 	.word	0x20000218
 800118c:	48000400 	.word	0x48000400
 8001190:	08002495 	.word	0x08002495

08001194 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b096      	sub	sp, #88	@ 0x58
 8001198:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	2244      	movs	r2, #68	@ 0x44
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f005 ff97 	bl	80070d6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80011a8:	463b      	mov	r3, r7
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
 80011b4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80011b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011ba:	f001 fd01 	bl	8002bc0 <HAL_PWREx_ControlVoltageScaling>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80011c4:	f000 f83e 	bl	8001244 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011c8:	2301      	movs	r3, #1
 80011ca:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80011cc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80011d0:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d2:	2302      	movs	r3, #2
 80011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011d6:	2303      	movs	r3, #3
 80011d8:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80011da:	2301      	movs	r3, #1
 80011dc:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 20;
 80011de:	2314      	movs	r3, #20
 80011e0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011e2:	2307      	movs	r3, #7
 80011e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011e6:	2302      	movs	r3, #2
 80011e8:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011ea:	2302      	movs	r3, #2
 80011ec:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	4618      	mov	r0, r3
 80011f4:	f001 fd3a 	bl	8002c6c <HAL_RCC_OscConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0x6e>
		Error_Handler();
 80011fe:	f000 f821 	bl	8001244 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001202:	230f      	movs	r3, #15
 8001204:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001206:	2303      	movs	r3, #3
 8001208:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800120a:	2300      	movs	r3, #0
 800120c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001216:	463b      	mov	r3, r7
 8001218:	2104      	movs	r1, #4
 800121a:	4618      	mov	r0, r3
 800121c:	f002 f93a 	bl	8003494 <HAL_RCC_ClockConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x96>
		Error_Handler();
 8001226:	f000 f80d 	bl	8001244 <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_16);
 800122a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800122e:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8001232:	2000      	movs	r0, #0
 8001234:	f002 fa2e 	bl	8003694 <HAL_RCC_MCOConfig>

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 8001238:	f002 fb24 	bl	8003884 <HAL_RCC_EnableCSS>
}
 800123c:	bf00      	nop
 800123e:	3758      	adds	r7, #88	@ 0x58
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001244:	b480      	push	{r7}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124a:	b672      	cpsid	i
}
 800124c:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
 8001252:	e002      	b.n	800125a <Error_Handler+0x16>
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	3301      	adds	r3, #1
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	4a1a      	ldr	r2, [pc, #104]	@ (80012c8 <Error_Handler+0x84>)
 800125e:	4293      	cmp	r3, r2
 8001260:	ddf8      	ble.n	8001254 <Error_Handler+0x10>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D1_PWM_Pin, GPIO_PIN_SET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	e002      	b.n	800126e <Error_Handler+0x2a>
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	3301      	adds	r3, #1
 800126c:	613b      	str	r3, [r7, #16]
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	4a15      	ldr	r2, [pc, #84]	@ (80012c8 <Error_Handler+0x84>)
 8001272:	4293      	cmp	r3, r2
 8001274:	ddf8      	ble.n	8001268 <Error_Handler+0x24>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D2_Pin, GPIO_PIN_SET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	e002      	b.n	8001282 <Error_Handler+0x3e>
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	3301      	adds	r3, #1
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	4a10      	ldr	r2, [pc, #64]	@ (80012c8 <Error_Handler+0x84>)
 8001286:	4293      	cmp	r3, r2
 8001288:	ddf8      	ble.n	800127c <Error_Handler+0x38>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D3_Pin, GPIO_PIN_SET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 800128a:	2300      	movs	r3, #0
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	e002      	b.n	8001296 <Error_Handler+0x52>
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	3301      	adds	r3, #1
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	4a0b      	ldr	r2, [pc, #44]	@ (80012c8 <Error_Handler+0x84>)
 800129a:	4293      	cmp	r3, r2
 800129c:	ddf8      	ble.n	8001290 <Error_Handler+0x4c>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D1_Pin, GPIO_PIN_RESET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	e002      	b.n	80012aa <Error_Handler+0x66>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	3301      	adds	r3, #1
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <Error_Handler+0x84>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	ddf8      	ble.n	80012a4 <Error_Handler+0x60>
			;
		//HAL_GPIO_WritePin(GPIOA, LED_D2_Pin, GPIO_PIN_RESET);
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 80012b2:	2300      	movs	r3, #0
 80012b4:	603b      	str	r3, [r7, #0]
 80012b6:	e002      	b.n	80012be <Error_Handler+0x7a>
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	3301      	adds	r3, #1
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	4a01      	ldr	r2, [pc, #4]	@ (80012c8 <Error_Handler+0x84>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	ddf8      	ble.n	80012b8 <Error_Handler+0x74>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 80012c6:	e7c2      	b.n	800124e <Error_Handler+0xa>
 80012c8:	000c34ff 	.word	0x000c34ff

080012cc <rf_initialize_radio>:
		};
		uint8_t dio_mapping_2;
	};
} rf_register_dio_mapping_2_config_t;

int rf_initialize_radio(rf_handle_t *rf_handle) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	if (rf_handle == NULL)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d101      	bne.n	80012de <rf_initialize_radio+0x12>
		return 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	e0ea      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	if (rf_handle->rf_spi_timeout == NULL)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d102      	bne.n	80012ec <rf_initialize_radio+0x20>
		rf_handle->rf_spi_timeout = 100;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2264      	movs	r2, #100	@ 0x64
 80012ea:	605a      	str	r2, [r3, #4]

	if (rf_handle->rf_module_identifier == NULL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d103      	bne.n	80012fe <rf_initialize_radio+0x32>
		rf_handle->rf_module_identifier = -1;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	22ff      	movs	r2, #255	@ 0xff
 80012fa:	f883 2020 	strb.w	r2, [r3, #32]

	rf_reset(rf_handle);
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f000 fb98 	bl	8001a34 <rf_reset>

	// check version
	uint8_t version;
	if (!rf_spi_read_register(rf_handle, RegVersion, &version)) {
 8001304:	f107 0317 	add.w	r3, r7, #23
 8001308:	461a      	mov	r2, r3
 800130a:	2142      	movs	r1, #66	@ 0x42
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 fb03 	bl	8001918 <rf_spi_read_register>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d108      	bne.n	800132a <rf_initialize_radio+0x5e>
		printf(
				"\x1b[31;1;9m[RFlib] [%d] [ERROR] \x1b[0m\x1b[31m Module did not return a version; SPI Error\x1b[0m\n\r",
				rf_handle->rf_module_identifier);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 800131e:	4619      	mov	r1, r3
 8001320:	4866      	ldr	r0, [pc, #408]	@ (80014bc <rf_initialize_radio+0x1f0>)
 8001322:	f005 fe83 	bl	800702c <iprintf>
		return 0;
 8001326:	2300      	movs	r3, #0
 8001328:	e0c4      	b.n	80014b4 <rf_initialize_radio+0x1e8>
	}

	if (RFM9x_VER != version) {
 800132a:	7dfb      	ldrb	r3, [r7, #23]
 800132c:	2b12      	cmp	r3, #18
 800132e:	d008      	beq.n	8001342 <rf_initialize_radio+0x76>

		printf(
				"\x1b[31;1;9m[RFlib] [%d] [ERROR] \x1b[0m\x1b[31m Module did not return the correct version\x1b[0m\n\r",
				rf_handle->rf_module_identifier);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 8001336:	4619      	mov	r1, r3
 8001338:	4861      	ldr	r0, [pc, #388]	@ (80014c0 <rf_initialize_radio+0x1f4>)
 800133a:	f005 fe77 	bl	800702c <iprintf>

		return 0;
 800133e:	2300      	movs	r3, #0
 8001340:	e0b8      	b.n	80014b4 <rf_initialize_radio+0x1e8>
	}

	printf(
			"\x1b[32;1;4m[RFlib] [%d] \x1b[0m Module Available; \x1b[34;1;4mVersion: 0x%x\x1b[0m\n\r",
			rf_handle->rf_module_identifier, version);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 3020 	ldrb.w	r3, [r3, #32]
	printf(
 8001348:	4619      	mov	r1, r3
 800134a:	7dfb      	ldrb	r3, [r7, #23]
 800134c:	461a      	mov	r2, r3
 800134e:	485d      	ldr	r0, [pc, #372]	@ (80014c4 <rf_initialize_radio+0x1f8>)
 8001350:	f005 fe6c 	bl	800702c <iprintf>

	// Module must be placed in sleep mode before switching to lora.
	if (!rf_spi_write_register(rf_handle, RegOpMode,
 8001354:	2200      	movs	r2, #0
 8001356:	2101      	movs	r1, #1
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 fb2d 	bl	80019b8 <rf_spi_write_register>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d101      	bne.n	8001368 <rf_initialize_radio+0x9c>
	RFM95_REGISTER_OP_MODE_SLEEP))
		return 0;
 8001364:	2300      	movs	r3, #0
 8001366:	e0a5      	b.n	80014b4 <rf_initialize_radio+0x1e8>
	if (!rf_spi_write_register(rf_handle, RegOpMode,
 8001368:	2280      	movs	r2, #128	@ 0x80
 800136a:	2101      	movs	r1, #1
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f000 fb23 	bl	80019b8 <rf_spi_write_register>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <rf_initialize_radio+0xb0>
	RFM95_REGISTER_OP_MODE_LORA_SLEEP))
		return 0;
 8001378:	2300      	movs	r3, #0
 800137a:	e09b      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz
	if (!rf_spi_write_register(rf_handle, RegDioMapping1,
 800137c:	2200      	movs	r2, #0
 800137e:	2140      	movs	r1, #64	@ 0x40
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 fb19 	bl	80019b8 <rf_spi_write_register>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <rf_initialize_radio+0xc4>
	RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE))
		return 0;
 800138c:	2300      	movs	r3, #0
 800138e:	e091      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	if (rf_handle->rf_post_init_clbk != NULL) {
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d002      	beq.n	800139e <rf_initialize_radio+0xd2>
		rf_handle->rf_post_init_clbk();
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	4798      	blx	r3
	}

	// Set module power to 17dbm.
	if (!rf_set_tx_power(rf_handle, 15))
 800139e:	210f      	movs	r1, #15
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f000 fa35 	bl	8001810 <rf_set_tx_power>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d101      	bne.n	80013b0 <rf_initialize_radio+0xe4>
		return 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	e081      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// Set LNA to the highest gain with 150% boost.

	rf_register_lna_config_t reglna = { .LnaGain = 0b001, .LnaBoostLf = 0b00,
 80013b0:	4b45      	ldr	r3, [pc, #276]	@ (80014c8 <rf_initialize_radio+0x1fc>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	753b      	strb	r3, [r7, #20]
			.reserved = 0, .LnaBoostHf = 0b11 };
	if (!rf_spi_write_register(rf_handle, RegLna, reglna.lna_config))
 80013b6:	7d3b      	ldrb	r3, [r7, #20]
 80013b8:	461a      	mov	r2, r3
 80013ba:	210c      	movs	r1, #12
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f000 fafb 	bl	80019b8 <rf_spi_write_register>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <rf_initialize_radio+0x100>
		return 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	e073      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// Preamble set to 8 + 4.25 = 12.25 symbols.
	if (!rf_spi_write_register(rf_handle, RegPreambleMsb, 0x00))
 80013cc:	2200      	movs	r2, #0
 80013ce:	2120      	movs	r1, #32
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 faf1 	bl	80019b8 <rf_spi_write_register>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <rf_initialize_radio+0x114>
		return 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	e069      	b.n	80014b4 <rf_initialize_radio+0x1e8>
	if (!rf_spi_write_register(rf_handle, RegPreambleLsb, 0x08))
 80013e0:	2208      	movs	r2, #8
 80013e2:	2121      	movs	r1, #33	@ 0x21
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f000 fae7 	bl	80019b8 <rf_spi_write_register>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d101      	bne.n	80013f4 <rf_initialize_radio+0x128>
		return 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	e05f      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// Set TTN sync word 0x34.
	if (!rf_spi_write_register(rf_handle, RegSyncWord, 0x34))
 80013f4:	2234      	movs	r2, #52	@ 0x34
 80013f6:	2139      	movs	r1, #57	@ 0x39
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f000 fadd 	bl	80019b8 <rf_spi_write_register>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <rf_initialize_radio+0x13c>
		return 0;
 8001404:	2300      	movs	r3, #0
 8001406:	e055      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// Set up TX and RX FIFO base addresses.
	if (!rf_spi_write_register(rf_handle, RegFifoTxBaseAddr, 0x80))
 8001408:	2280      	movs	r2, #128	@ 0x80
 800140a:	210e      	movs	r1, #14
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f000 fad3 	bl	80019b8 <rf_spi_write_register>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <rf_initialize_radio+0x150>
		return 0;
 8001418:	2300      	movs	r3, #0
 800141a:	e04b      	b.n	80014b4 <rf_initialize_radio+0x1e8>
	if (!rf_spi_write_register(rf_handle, RegFifoRxBaseAddr, 0x00))
 800141c:	2200      	movs	r2, #0
 800141e:	210f      	movs	r1, #15
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 fac9 	bl	80019b8 <rf_spi_write_register>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <rf_initialize_radio+0x164>
		return 0;
 800142c:	2300      	movs	r3, #0
 800142e:	e041      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// Maximum payload length of the RFM95 is 64.
	if (!rf_spi_write_register(rf_handle, RegMaxPayloadLength, 64))
 8001430:	2240      	movs	r2, #64	@ 0x40
 8001432:	2123      	movs	r1, #35	@ 0x23
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f000 fabf 	bl	80019b8 <rf_spi_write_register>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d101      	bne.n	8001444 <rf_initialize_radio+0x178>
		return 0;
 8001440:	2300      	movs	r3, #0
 8001442:	e037      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// Let module sleep after initialization.
	if (!rf_spi_write_register(rf_handle, RegOpMode,
 8001444:	2280      	movs	r2, #128	@ 0x80
 8001446:	2101      	movs	r1, #1
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 fab5 	bl	80019b8 <rf_spi_write_register>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d101      	bne.n	8001458 <rf_initialize_radio+0x18c>
	RFM95_REGISTER_OP_MODE_LORA_SLEEP))
		return 0;
 8001454:	2300      	movs	r3, #0
 8001456:	e02d      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	// make sure this is defined
	rf_set_frequency(rf_handle, rf_handle->rf_carrier_frequency);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145c:	4619      	mov	r1, r3
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f000 f984 	bl	800176c <rf_set_frequency>

	rf_register_modem_config_3_t rf_modem_config_3 = { .agc_auto_on = 0b1,
 8001464:	2300      	movs	r3, #0
 8001466:	743b      	strb	r3, [r7, #16]
 8001468:	7c3b      	ldrb	r3, [r7, #16]
 800146a:	f043 0304 	orr.w	r3, r3, #4
 800146e:	743b      	strb	r3, [r7, #16]
			.low_data_rate_optimize = 0b0 };

	if (!rf_spi_write_register(rf_handle, RegModemConfig3,
 8001470:	7c3b      	ldrb	r3, [r7, #16]
 8001472:	461a      	mov	r2, r3
 8001474:	2126      	movs	r1, #38	@ 0x26
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f000 fa9e 	bl	80019b8 <rf_spi_write_register>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d101      	bne.n	8001486 <rf_initialize_radio+0x1ba>
			rf_modem_config_3.modem_config_3))
		return 0;
 8001482:	2300      	movs	r3, #0
 8001484:	e016      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	rf_register_op_mode_config_t rf_op_mode_config = { .access_shared_reg = 0,
 8001486:	2300      	movs	r3, #0
 8001488:	733b      	strb	r3, [r7, #12]
 800148a:	7b3b      	ldrb	r3, [r7, #12]
 800148c:	2201      	movs	r2, #1
 800148e:	f362 0302 	bfi	r3, r2, #0, #3
 8001492:	733b      	strb	r3, [r7, #12]
 8001494:	7b3b      	ldrb	r3, [r7, #12]
 8001496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800149a:	733b      	strb	r3, [r7, #12]
			.long_range_mode = 1, .low_frequency_mode_on = 0, .mode = 0b001 };

	// idle in lora mode
	if (!rf_spi_write_register(rf_handle, RegOpMode, rf_op_mode_config.op_mode))
 800149c:	7b3b      	ldrb	r3, [r7, #12]
 800149e:	461a      	mov	r2, r3
 80014a0:	2101      	movs	r1, #1
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f000 fa88 	bl	80019b8 <rf_spi_write_register>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <rf_initialize_radio+0x1e6>
		return 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e000      	b.n	80014b4 <rf_initialize_radio+0x1e8>

	return 1;
 80014b2:	2301      	movs	r3, #1

}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	08008f38 	.word	0x08008f38
 80014c0:	08008f94 	.word	0x08008f94
 80014c4:	08008fec 	.word	0x08008fec
 80014c8:	08009038 	.word	0x08009038

080014cc <rf_send>:

int rf_send(rf_handle_t *rf_handle, uint8_t *buffer, uint8_t length_bytes) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08e      	sub	sp, #56	@ 0x38
 80014d0:	af02      	add	r7, sp, #8
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	4613      	mov	r3, r2
 80014d8:	71fb      	strb	r3, [r7, #7]

	rf_register_op_mode_config_t current_op_mode;
	if (!rf_spi_read_register(rf_handle, RegOpMode, &current_op_mode.op_mode))
 80014da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014de:	461a      	mov	r2, r3
 80014e0:	2101      	movs	r1, #1
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	f000 fa18 	bl	8001918 <rf_spi_read_register>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <rf_send+0x26>
		return 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e12f      	b.n	8001752 <rf_send+0x286>

	// check if in transmit mode.
	if (RF_OP_MODE_TX == current_op_mode.mode) {
 80014f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	2b03      	cmp	r3, #3
 80014fe:	d108      	bne.n	8001512 <rf_send+0x46>
		printf(
				"\x1b[33;3m[RFlib] [%d] [WARN] Module in TX unable to send.\x1b[0m\n\r",
				rf_handle->rf_module_identifier);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 8001506:	4619      	mov	r1, r3
 8001508:	4894      	ldr	r0, [pc, #592]	@ (800175c <rf_send+0x290>)
 800150a:	f005 fd8f 	bl	800702c <iprintf>
		return 0;
 800150e:	2300      	movs	r3, #0
 8001510:	e11f      	b.n	8001752 <rf_send+0x286>
	}
	// here, since the module is not transmitting lets clear the inturrpt flags for tx done.
	rf_register_irq_flags_t irq_flags;
	if (!rf_spi_read_register(rf_handle, RegIrqFlags, &irq_flags.irq_flags))
 8001512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001516:	461a      	mov	r2, r3
 8001518:	2112      	movs	r1, #18
 800151a:	68f8      	ldr	r0, [r7, #12]
 800151c:	f000 f9fc 	bl	8001918 <rf_spi_read_register>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d101      	bne.n	800152a <rf_send+0x5e>
		return 0;
 8001526:	2300      	movs	r3, #0
 8001528:	e113      	b.n	8001752 <rf_send+0x286>
	// if the flag is still set
	if (irq_flags.tx_done) {
 800152a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800152e:	f003 0308 	and.w	r3, r3, #8
 8001532:	b2db      	uxtb	r3, r3
 8001534:	2b00      	cmp	r3, #0
 8001536:	d014      	beq.n	8001562 <rf_send+0x96>
		// then clear it.
		irq_flags.irq_flags = 0b0; // first set all else to 0
 8001538:	2300      	movs	r3, #0
 800153a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		irq_flags.tx_done = 1;
 800153e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001542:	f043 0308 	orr.w	r3, r3, #8
 8001546:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		if (!rf_spi_write_register(rf_handle, RegIrqFlags, irq_flags.irq_flags))
 800154a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800154e:	461a      	mov	r2, r3
 8001550:	2112      	movs	r1, #18
 8001552:	68f8      	ldr	r0, [r7, #12]
 8001554:	f000 fa30 	bl	80019b8 <rf_spi_write_register>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <rf_send+0x96>
			return 0;
 800155e:	2300      	movs	r3, #0
 8001560:	e0f7      	b.n	8001752 <rf_send+0x286>
	}

	// put in idle lora
	rf_register_op_mode_config_t idle_op_mode;
	idle_op_mode.long_range_mode = 1;
 8001562:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800156a:	f887 3020 	strb.w	r3, [r7, #32]
	idle_op_mode.mode = RF_OP_MODE_STDBY;
 800156e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001572:	2201      	movs	r2, #1
 8001574:	f362 0302 	bfi	r3, r2, #0, #3
 8001578:	f887 3020 	strb.w	r3, [r7, #32]
	if (!rf_spi_write_register(rf_handle, RegOpMode, idle_op_mode.op_mode))
 800157c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001580:	461a      	mov	r2, r3
 8001582:	2101      	movs	r1, #1
 8001584:	68f8      	ldr	r0, [r7, #12]
 8001586:	f000 fa17 	bl	80019b8 <rf_spi_write_register>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <rf_send+0xc8>
		return 0;
 8001590:	2300      	movs	r3, #0
 8001592:	e0de      	b.n	8001752 <rf_send+0x286>

	// TODO: add a global that configures the implicit or explicit header mode.

	rf_register_modem_config_1_t modem_config_1;
	if (!rf_spi_read_register(rf_handle, RegModemConfig1,
 8001594:	f107 031c 	add.w	r3, r7, #28
 8001598:	461a      	mov	r2, r3
 800159a:	211d      	movs	r1, #29
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f000 f9bb 	bl	8001918 <rf_spi_read_register>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <rf_send+0xe0>
			&modem_config_1.modem_config_1))
		return 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	e0d2      	b.n	8001752 <rf_send+0x286>

	// Default to implicit header.
	modem_config_1.implicit_header_mode_on = 1;
 80015ac:	7f3b      	ldrb	r3, [r7, #28]
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	773b      	strb	r3, [r7, #28]
	if (!rf_spi_write_register(rf_handle, RegModemConfig1,
 80015b4:	7f3b      	ldrb	r3, [r7, #28]
 80015b6:	461a      	mov	r2, r3
 80015b8:	211d      	movs	r1, #29
 80015ba:	68f8      	ldr	r0, [r7, #12]
 80015bc:	f000 f9fc 	bl	80019b8 <rf_spi_write_register>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <rf_send+0xfe>
			modem_config_1.modem_config_1))
		return 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e0c3      	b.n	8001752 <rf_send+0x286>

	// Reset fifo address and payload length

	if (!rf_spi_write_register(rf_handle, RegFifoAddrPtr, 0))
 80015ca:	2200      	movs	r2, #0
 80015cc:	210d      	movs	r1, #13
 80015ce:	68f8      	ldr	r0, [r7, #12]
 80015d0:	f000 f9f2 	bl	80019b8 <rf_spi_write_register>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <rf_send+0x112>
		return 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	e0b9      	b.n	8001752 <rf_send+0x286>

	if (!rf_spi_write_register(rf_handle, RegPayloadLength, 0)) // set to 0 for now.
 80015de:	2200      	movs	r2, #0
 80015e0:	2122      	movs	r1, #34	@ 0x22
 80015e2:	68f8      	ldr	r0, [r7, #12]
 80015e4:	f000 f9e8 	bl	80019b8 <rf_spi_write_register>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <rf_send+0x126>
		return 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	e0af      	b.n	8001752 <rf_send+0x286>

	// add data

	// check size TODO: optimize this since it is constant.
	uint8_t max_payload_length = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	76fb      	strb	r3, [r7, #27]
	if (!rf_spi_read_register(rf_handle, RegMaxPayloadLength,
 80015f6:	f107 031b 	add.w	r3, r7, #27
 80015fa:	461a      	mov	r2, r3
 80015fc:	2123      	movs	r1, #35	@ 0x23
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f000 f98a 	bl	8001918 <rf_spi_read_register>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d101      	bne.n	800160e <rf_send+0x142>
			&max_payload_length))
		return 0;
 800160a:	2300      	movs	r3, #0
 800160c:	e0a1      	b.n	8001752 <rf_send+0x286>

	if (max_payload_length < length_bytes) {
 800160e:	7efb      	ldrb	r3, [r7, #27]
 8001610:	79fa      	ldrb	r2, [r7, #7]
 8001612:	429a      	cmp	r2, r3
 8001614:	d909      	bls.n	800162a <rf_send+0x15e>
		printf(
				"\x1b[31;4;3;1m[RFlib] [%d] [ERROR] Max payload length exceeded with %d; max is %d.\x1b[0m\n\r",
				rf_handle->rf_module_identifier, max_payload_length,
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 800161c:	4619      	mov	r1, r3
 800161e:	7efb      	ldrb	r3, [r7, #27]
 8001620:	461a      	mov	r2, r3
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	484e      	ldr	r0, [pc, #312]	@ (8001760 <rf_send+0x294>)
 8001626:	f005 fd01 	bl	800702c <iprintf>
				length_bytes);
	}

	uint8_t current_payload_length = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	76bb      	strb	r3, [r7, #26]
	if (!rf_spi_read_register(rf_handle, RegPayloadLength,
 800162e:	f107 031a 	add.w	r3, r7, #26
 8001632:	461a      	mov	r2, r3
 8001634:	2122      	movs	r1, #34	@ 0x22
 8001636:	68f8      	ldr	r0, [r7, #12]
 8001638:	f000 f96e 	bl	8001918 <rf_spi_read_register>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <rf_send+0x17a>
			&current_payload_length))
		return 0;
 8001642:	2300      	movs	r3, #0
 8001644:	e085      	b.n	8001752 <rf_send+0x286>

	// never should happen cuz we reset the payload length above
	if (current_payload_length + length_bytes > max_payload_length) {
 8001646:	7ebb      	ldrb	r3, [r7, #26]
 8001648:	461a      	mov	r2, r3
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	4413      	add	r3, r2
 800164e:	7efa      	ldrb	r2, [r7, #27]
 8001650:	4293      	cmp	r3, r2
 8001652:	dd0d      	ble.n	8001670 <rf_send+0x1a4>
		printf(
				"\x1b[31;4;3;1m[RFlib] [%d] [ERROR] Old buffer not clear and adding current bytes exceeds max payload %d, prev %d, new %d.\x1b[0m\n\r",
				rf_handle->rf_module_identifier, max_payload_length,
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 800165a:	4619      	mov	r1, r3
 800165c:	7efb      	ldrb	r3, [r7, #27]
 800165e:	461a      	mov	r2, r3
 8001660:	7ebb      	ldrb	r3, [r7, #26]
 8001662:	4618      	mov	r0, r3
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	4603      	mov	r3, r0
 800166a:	483e      	ldr	r0, [pc, #248]	@ (8001764 <rf_send+0x298>)
 800166c:	f005 fcde 	bl	800702c <iprintf>
				current_payload_length, length_bytes);
	}

	// fill fifo
	// write data to module
	for (int i = 0; i < length_bytes; i++) {
 8001670:	2300      	movs	r3, #0
 8001672:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001674:	e017      	b.n	80016a6 <rf_send+0x1da>
		if (!rf_spi_write_register(rf_handle, RegFifo, buffer[i])) {
 8001676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001678:	68ba      	ldr	r2, [r7, #8]
 800167a:	4413      	add	r3, r2
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	2100      	movs	r1, #0
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f000 f998 	bl	80019b8 <rf_spi_write_register>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d108      	bne.n	80016a0 <rf_send+0x1d4>
			printf(
					"\x1b[31;4;3;1m[RFlib] [%d] [ERROR] Buffer fifo write error\x1b[0m\n\r",
					rf_handle->rf_module_identifier);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f893 3020 	ldrb.w	r3, [r3, #32]
			printf(
 8001694:	4619      	mov	r1, r3
 8001696:	4834      	ldr	r0, [pc, #208]	@ (8001768 <rf_send+0x29c>)
 8001698:	f005 fcc8 	bl	800702c <iprintf>
			return 0;
 800169c:	2300      	movs	r3, #0
 800169e:	e058      	b.n	8001752 <rf_send+0x286>
	for (int i = 0; i < length_bytes; i++) {
 80016a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016a2:	3301      	adds	r3, #1
 80016a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016aa:	429a      	cmp	r2, r3
 80016ac:	dbe3      	blt.n	8001676 <rf_send+0x1aa>
		}
	}

	// update the payload length
	if (!rf_spi_write_register(rf_handle, RegPayloadLength, length_bytes))
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	461a      	mov	r2, r3
 80016b2:	2122      	movs	r1, #34	@ 0x22
 80016b4:	68f8      	ldr	r0, [r7, #12]
 80016b6:	f000 f97f 	bl	80019b8 <rf_spi_write_register>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d101      	bne.n	80016c4 <rf_send+0x1f8>
		return 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e046      	b.n	8001752 <rf_send+0x286>

	//TODO: use dio0 inturrupt

	// put in tx mode
	rf_register_op_mode_config_t tx_mode_config;
	tx_mode_config.long_range_mode = 1;
 80016c4:	7d3b      	ldrb	r3, [r7, #20]
 80016c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016ca:	753b      	strb	r3, [r7, #20]
	tx_mode_config.mode = RF_OP_MODE_TX;
 80016cc:	7d3b      	ldrb	r3, [r7, #20]
 80016ce:	2203      	movs	r2, #3
 80016d0:	f362 0302 	bfi	r3, r2, #0, #3
 80016d4:	753b      	strb	r3, [r7, #20]

	if (!rf_spi_write_register(rf_handle, RegOpMode, tx_mode_config.op_mode))
 80016d6:	7d3b      	ldrb	r3, [r7, #20]
 80016d8:	461a      	mov	r2, r3
 80016da:	2101      	movs	r1, #1
 80016dc:	68f8      	ldr	r0, [r7, #12]
 80016de:	f000 f96b 	bl	80019b8 <rf_spi_write_register>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d101      	bne.n	80016ec <rf_send+0x220>
		return 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	e032      	b.n	8001752 <rf_send+0x286>

	// Blocking

	rf_register_irq_flags_t tx_done_flags;
	if (!rf_spi_read_register(rf_handle, RegIrqFlags, &tx_done_flags.irq_flags))
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	461a      	mov	r2, r3
 80016f2:	2112      	movs	r1, #18
 80016f4:	68f8      	ldr	r0, [r7, #12]
 80016f6:	f000 f90f 	bl	8001918 <rf_spi_read_register>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d110      	bne.n	8001722 <rf_send+0x256>
		return 0;
 8001700:	2300      	movs	r3, #0
 8001702:	e026      	b.n	8001752 <rf_send+0x286>
	while (!tx_done_flags.tx_done) {
		HAL_Delay(1);
 8001704:	2001      	movs	r0, #1
 8001706:	f000 fec5 	bl	8002494 <HAL_Delay>
		if (!rf_spi_read_register(rf_handle, RegIrqFlags,
 800170a:	f107 0310 	add.w	r3, r7, #16
 800170e:	461a      	mov	r2, r3
 8001710:	2112      	movs	r1, #18
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f000 f900 	bl	8001918 <rf_spi_read_register>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <rf_send+0x256>
				&tx_done_flags.irq_flags))
			return 0;
 800171e:	2300      	movs	r3, #0
 8001720:	e017      	b.n	8001752 <rf_send+0x286>
	while (!tx_done_flags.tx_done) {
 8001722:	7c3b      	ldrb	r3, [r7, #16]
 8001724:	f003 0308 	and.w	r3, r3, #8
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0ea      	beq.n	8001704 <rf_send+0x238>
	}

	// done sending
	// clear flags
	tx_done_flags.irq_flags = 0; // 0 out the rest
 800172e:	2300      	movs	r3, #0
 8001730:	743b      	strb	r3, [r7, #16]
	tx_done_flags.tx_done = 1; // set the tx done bit to clear.
 8001732:	7c3b      	ldrb	r3, [r7, #16]
 8001734:	f043 0308 	orr.w	r3, r3, #8
 8001738:	743b      	strb	r3, [r7, #16]

	// clear the tx done flag for next packet.
	if (!rf_spi_write_register(rf_handle, RegIrqFlags, tx_done_flags.irq_flags))
 800173a:	7c3b      	ldrb	r3, [r7, #16]
 800173c:	461a      	mov	r2, r3
 800173e:	2112      	movs	r1, #18
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f000 f939 	bl	80019b8 <rf_spi_write_register>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d101      	bne.n	8001750 <rf_send+0x284>
		return 0;
 800174c:	2300      	movs	r3, #0
 800174e:	e000      	b.n	8001752 <rf_send+0x286>

	return 1;
 8001750:	2301      	movs	r3, #1
}
 8001752:	4618      	mov	r0, r3
 8001754:	3730      	adds	r7, #48	@ 0x30
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	0800903c 	.word	0x0800903c
 8001760:	0800907c 	.word	0x0800907c
 8001764:	080090d4 	.word	0x080090d4
 8001768:	08009154 	.word	0x08009154

0800176c <rf_set_frequency>:

int rf_set_frequency(rf_handle_t *rf_handle, uint32_t rf_carrier_frequency) {
 800176c:	b5b0      	push	{r4, r5, r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]

// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t) rf_carrier_frequency << 19) / 32000000;
 8001776:	6839      	ldr	r1, [r7, #0]
 8001778:	2000      	movs	r0, #0
 800177a:	460a      	mov	r2, r1
 800177c:	4603      	mov	r3, r0
 800177e:	0b55      	lsrs	r5, r2, #13
 8001780:	04d4      	lsls	r4, r2, #19
 8001782:	4a22      	ldr	r2, [pc, #136]	@ (800180c <rf_set_frequency+0xa0>)
 8001784:	f04f 0300 	mov.w	r3, #0
 8001788:	4620      	mov	r0, r4
 800178a:	4629      	mov	r1, r5
 800178c:	f7ff fa0c 	bl	8000ba8 <__aeabi_uldivmod>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!rf_spi_write_register(rf_handle, RegFrfMsb, (uint8_t) (frf >> 16)))
 8001798:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	0c02      	lsrs	r2, r0, #16
 80017a6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80017aa:	0c0b      	lsrs	r3, r1, #16
 80017ac:	b2d3      	uxtb	r3, r2
 80017ae:	461a      	mov	r2, r3
 80017b0:	2106      	movs	r1, #6
 80017b2:	6878      	ldr	r0, [r7, #4]
 80017b4:	f000 f900 	bl	80019b8 <rf_spi_write_register>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <rf_set_frequency+0x56>
		return 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	e020      	b.n	8001804 <rf_set_frequency+0x98>
	if (!rf_spi_write_register(rf_handle, RegFrfMid, (uint8_t) (frf >> 8)))
 80017c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	f04f 0300 	mov.w	r3, #0
 80017ce:	0a02      	lsrs	r2, r0, #8
 80017d0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80017d4:	0a0b      	lsrs	r3, r1, #8
 80017d6:	b2d3      	uxtb	r3, r2
 80017d8:	461a      	mov	r2, r3
 80017da:	2107      	movs	r1, #7
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f000 f8eb 	bl	80019b8 <rf_spi_write_register>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <rf_set_frequency+0x80>
		return 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	e00b      	b.n	8001804 <rf_set_frequency+0x98>
	if (!rf_spi_write_register(rf_handle, RegFrfLsb, (uint8_t) (frf >> 0)))
 80017ec:	7a3b      	ldrb	r3, [r7, #8]
 80017ee:	461a      	mov	r2, r3
 80017f0:	2108      	movs	r1, #8
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f8e0 	bl	80019b8 <rf_spi_write_register>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <rf_set_frequency+0x96>
		return 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	e000      	b.n	8001804 <rf_set_frequency+0x98>

	return 1;
 8001802:	2301      	movs	r3, #1

}
 8001804:	4618      	mov	r0, r3
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bdb0      	pop	{r4, r5, r7, pc}
 800180c:	01e84800 	.word	0x01e84800

08001810 <rf_set_tx_power>:

int rf_set_tx_power(rf_handle_t *rf_handle, uint8_t rf_power_dbm) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	460b      	mov	r3, r1
 800181a:	70fb      	strb	r3, [r7, #3]

	if (!((rf_power_dbm >= 2 && rf_power_dbm <= 17) || (rf_power_dbm == 20))) {
 800181c:	78fb      	ldrb	r3, [r7, #3]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d902      	bls.n	8001828 <rf_set_tx_power+0x18>
 8001822:	78fb      	ldrb	r3, [r7, #3]
 8001824:	2b11      	cmp	r3, #17
 8001826:	d90d      	bls.n	8001844 <rf_set_tx_power+0x34>
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	2b14      	cmp	r3, #20
 800182c:	d00a      	beq.n	8001844 <rf_set_tx_power+0x34>
		printf(
				"\x1b[31;1;9m[RFlib] [%d] [ERROR] \x1b[0m\x1b[31m Unable to set power to %d out of range.\x1b[0m\n\r",
				rf_handle->rf_module_identifier, rf_power_dbm);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 8001834:	4619      	mov	r1, r3
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	461a      	mov	r2, r3
 800183a:	4834      	ldr	r0, [pc, #208]	@ (800190c <rf_set_tx_power+0xfc>)
 800183c:	f005 fbf6 	bl	800702c <iprintf>
		return 0;
 8001840:	2300      	movs	r3, #0
 8001842:	e05f      	b.n	8001904 <rf_set_tx_power+0xf4>
	}

	rf_register_pa_config_t reg_pa_config;
	uint8_t reg_pa_dac_config = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	73fb      	strb	r3, [r7, #15]

	if (rf_power_dbm >= 2 || rf_power_dbm <= 17) {
 8001848:	78fb      	ldrb	r3, [r7, #3]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d802      	bhi.n	8001854 <rf_set_tx_power+0x44>
 800184e:	78fb      	ldrb	r3, [r7, #3]
 8001850:	2b11      	cmp	r3, #17
 8001852:	d814      	bhi.n	800187e <rf_set_tx_power+0x6e>
		reg_pa_config.max_power = 7;
 8001854:	7b3b      	ldrb	r3, [r7, #12]
 8001856:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800185a:	733b      	strb	r3, [r7, #12]
		reg_pa_config.pa_select = 1;
 800185c:	7b3b      	ldrb	r3, [r7, #12]
 800185e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001862:	733b      	strb	r3, [r7, #12]
		reg_pa_config.output_power = (rf_power_dbm - 2);
 8001864:	78fb      	ldrb	r3, [r7, #3]
 8001866:	3b02      	subs	r3, #2
 8001868:	b2db      	uxtb	r3, r3
 800186a:	f003 030f 	and.w	r3, r3, #15
 800186e:	b2da      	uxtb	r2, r3
 8001870:	7b3b      	ldrb	r3, [r7, #12]
 8001872:	f362 0303 	bfi	r3, r2, #0, #4
 8001876:	733b      	strb	r3, [r7, #12]
		reg_pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER;
 8001878:	2384      	movs	r3, #132	@ 0x84
 800187a:	73fb      	strb	r3, [r7, #15]
 800187c:	e010      	b.n	80018a0 <rf_set_tx_power+0x90>
	} else if (rf_power_dbm == 20) {
 800187e:	78fb      	ldrb	r3, [r7, #3]
 8001880:	2b14      	cmp	r3, #20
 8001882:	d10d      	bne.n	80018a0 <rf_set_tx_power+0x90>
		reg_pa_config.max_power = 7;
 8001884:	7b3b      	ldrb	r3, [r7, #12]
 8001886:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800188a:	733b      	strb	r3, [r7, #12]
		reg_pa_config.pa_select = 1;
 800188c:	7b3b      	ldrb	r3, [r7, #12]
 800188e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001892:	733b      	strb	r3, [r7, #12]
		reg_pa_config.output_power = 15;
 8001894:	7b3b      	ldrb	r3, [r7, #12]
 8001896:	f043 030f 	orr.w	r3, r3, #15
 800189a:	733b      	strb	r3, [r7, #12]
		reg_pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 800189c:	2387      	movs	r3, #135	@ 0x87
 800189e:	73fb      	strb	r3, [r7, #15]
	}

	if (!rf_spi_write_register(rf_handle, RegPaConfig,
 80018a0:	7b3b      	ldrb	r3, [r7, #12]
 80018a2:	461a      	mov	r2, r3
 80018a4:	2109      	movs	r1, #9
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f000 f886 	bl	80019b8 <rf_spi_write_register>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d10a      	bne.n	80018c8 <rf_set_tx_power+0xb8>
			reg_pa_config.pa_config)) {
		printf(
				"\x1b[31;1;9m[RFlib] [%d] [ERROR] \x1b[0m\x1b[31m Unable to set power to %d SPI write error.\x1b[0m\n\r",
				rf_handle->rf_module_identifier, rf_power_dbm);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 80018b8:	4619      	mov	r1, r3
 80018ba:	78fb      	ldrb	r3, [r7, #3]
 80018bc:	461a      	mov	r2, r3
 80018be:	4814      	ldr	r0, [pc, #80]	@ (8001910 <rf_set_tx_power+0x100>)
 80018c0:	f005 fbb4 	bl	800702c <iprintf>
		return 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	e01d      	b.n	8001904 <rf_set_tx_power+0xf4>
	}
	if (!rf_spi_write_register(rf_handle, RegPaDac, reg_pa_dac_config)) {
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	461a      	mov	r2, r3
 80018cc:	214d      	movs	r1, #77	@ 0x4d
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f000 f872 	bl	80019b8 <rf_spi_write_register>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d10a      	bne.n	80018f0 <rf_set_tx_power+0xe0>
		printf(
				"\x1b[31;1;9m[RFlib] [%d] [ERROR] \x1b[0m\x1b[31m Unable to set power to %d SPI write error.\x1b[0m\n\r",
				rf_handle->rf_module_identifier, rf_power_dbm);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 80018e0:	4619      	mov	r1, r3
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	461a      	mov	r2, r3
 80018e6:	480a      	ldr	r0, [pc, #40]	@ (8001910 <rf_set_tx_power+0x100>)
 80018e8:	f005 fba0 	bl	800702c <iprintf>
		return 0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	e009      	b.n	8001904 <rf_set_tx_power+0xf4>
	}
	printf("\x1b[32;4;1;3m[RFlib] [%d] [ERROR] Set power to %d.\x1b[0m\n\r",
			rf_handle->rf_module_identifier, rf_power_dbm);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f893 3020 	ldrb.w	r3, [r3, #32]
	printf("\x1b[32;4;1;3m[RFlib] [%d] [ERROR] Set power to %d.\x1b[0m\n\r",
 80018f6:	4619      	mov	r1, r3
 80018f8:	78fb      	ldrb	r3, [r7, #3]
 80018fa:	461a      	mov	r2, r3
 80018fc:	4805      	ldr	r0, [pc, #20]	@ (8001914 <rf_set_tx_power+0x104>)
 80018fe:	f005 fb95 	bl	800702c <iprintf>
	return 1;
 8001902:	2301      	movs	r3, #1

}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	08009194 	.word	0x08009194
 8001910:	080091ec 	.word	0x080091ec
 8001914:	08009248 	.word	0x08009248

08001918 <rf_spi_read_register>:
	return 1;

}

int rf_spi_read_register(rf_handle_t *rf_handle, uint8_t rf_register_address,
		uint8_t *rf_register_result) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	460b      	mov	r3, r1
 8001922:	607a      	str	r2, [r7, #4]
 8001924:	72fb      	strb	r3, [r7, #11]

// 0 the MSB since that is the wnr bit. we are reading so it must be 0.
	uint8_t prep_register = rf_register_address & 0x7f;
 8001926:	7afb      	ldrb	r3, [r7, #11]
 8001928:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800192c:	b2db      	uxtb	r3, r3
 800192e:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6898      	ldr	r0, [r3, #8]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	899b      	ldrh	r3, [r3, #12]
 8001938:	2200      	movs	r2, #0
 800193a:	4619      	mov	r1, r3
 800193c:	f001 f91a 	bl	8002b74 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	if (HAL_SPI_Transmit(rf_handle->rf_spi_handle, &prep_register, 1,
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6818      	ldr	r0, [r3, #0]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f107 0117 	add.w	r1, r7, #23
 800194c:	2201      	movs	r2, #1
 800194e:	f002 fbb0 	bl	80040b2 <HAL_SPI_Transmit>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d00a      	beq.n	800196e <rf_spi_read_register+0x56>
			rf_handle->rf_spi_timeout) != HAL_OK) {
		printf(
				"\x1b[31;1;4m[RFlib] [%d] [ERROR]\x1b[0m : Failed to read register \x1b[33;4;1;3m0x%x\x1b[0m\n\r",
				rf_handle->rf_module_identifier, rf_register_address);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 800195e:	4619      	mov	r1, r3
 8001960:	7afb      	ldrb	r3, [r7, #11]
 8001962:	461a      	mov	r2, r3
 8001964:	4813      	ldr	r0, [pc, #76]	@ (80019b4 <rf_spi_read_register+0x9c>)
 8001966:	f005 fb61 	bl	800702c <iprintf>
		return 0;
 800196a:	2300      	movs	r3, #0
 800196c:	e01e      	b.n	80019ac <rf_spi_read_register+0x94>
	}

	if (HAL_SPI_Receive(rf_handle->rf_spi_handle, rf_register_result, 1,
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6818      	ldr	r0, [r3, #0]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	6879      	ldr	r1, [r7, #4]
 800197a:	f002 fd10 	bl	800439e <HAL_SPI_Receive>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d00a      	beq.n	800199a <rf_spi_read_register+0x82>
			rf_handle->rf_spi_timeout) != HAL_OK) {
		printf(
				"\x1b[31;1;4m[RFlib] [%d] [ERROR]\x1b[0m : Failed to read register \x1b[33;4;1;3m0x%x\x1b[0m\n\r",
				rf_handle->rf_module_identifier, rf_register_address);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 800198a:	4619      	mov	r1, r3
 800198c:	7afb      	ldrb	r3, [r7, #11]
 800198e:	461a      	mov	r2, r3
 8001990:	4808      	ldr	r0, [pc, #32]	@ (80019b4 <rf_spi_read_register+0x9c>)
 8001992:	f005 fb4b 	bl	800702c <iprintf>
		return 0;
 8001996:	2300      	movs	r3, #0
 8001998:	e008      	b.n	80019ac <rf_spi_read_register+0x94>
	}

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	6898      	ldr	r0, [r3, #8]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	899b      	ldrh	r3, [r3, #12]
 80019a2:	2201      	movs	r2, #1
 80019a4:	4619      	mov	r1, r3
 80019a6:	f001 f8e5 	bl	8002b74 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	return 1;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	08009280 	.word	0x08009280

080019b8 <rf_spi_write_register>:

int rf_spi_write_register(rf_handle_t *rf_handle, uint8_t rf_register_address,
		uint8_t rf_register_value) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	460b      	mov	r3, r1
 80019c2:	70fb      	strb	r3, [r7, #3]
 80019c4:	4613      	mov	r3, r2
 80019c6:	70bb      	strb	r3, [r7, #2]
// 1 the MSB since that is the wnr bit. we are writing so it must be 1.
	uint8_t prep_register_buffer[2] = { ((uint8_t) rf_register_address | 0x80u),
 80019c8:	78fb      	ldrb	r3, [r7, #3]
 80019ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	733b      	strb	r3, [r7, #12]
 80019d2:	78bb      	ldrb	r3, [r7, #2]
 80019d4:	737b      	strb	r3, [r7, #13]
			rf_register_value };

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6898      	ldr	r0, [r3, #8]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	899b      	ldrh	r3, [r3, #12]
 80019de:	2200      	movs	r2, #0
 80019e0:	4619      	mov	r1, r3
 80019e2:	f001 f8c7 	bl	8002b74 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	if (HAL_SPI_Transmit(rf_handle->rf_spi_handle, &prep_register_buffer, 1,
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f107 010c 	add.w	r1, r7, #12
 80019f2:	2201      	movs	r2, #1
 80019f4:	f002 fb5d 	bl	80040b2 <HAL_SPI_Transmit>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d00a      	beq.n	8001a14 <rf_spi_write_register+0x5c>
			rf_handle->rf_spi_timeout) != HAL_OK) {
		printf(
				"\x1b[31;1;4m[RFlib] [%d] [ERROR]\x1b[0m : Failed to set register \x1b[33;4;1;3m0x%x : 0x%x\x1b[0m\n\r",
				rf_handle->rf_module_identifier, rf_register_address,
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f893 3020 	ldrb.w	r3, [r3, #32]
		printf(
 8001a04:	4619      	mov	r1, r3
 8001a06:	78fa      	ldrb	r2, [r7, #3]
 8001a08:	78bb      	ldrb	r3, [r7, #2]
 8001a0a:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <rf_spi_write_register+0x78>)
 8001a0c:	f005 fb0e 	bl	800702c <iprintf>
				rf_register_value);
		return 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	e008      	b.n	8001a26 <rf_spi_write_register+0x6e>
	}

	HAL_GPIO_WritePin(rf_handle->rf_nss_port, rf_handle->rf_nss_pin,
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6898      	ldr	r0, [r3, #8]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	899b      	ldrh	r3, [r3, #12]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f001 f8a8 	bl	8002b74 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	return 1;
 8001a24:	2301      	movs	r3, #1

}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	080092d4 	.word	0x080092d4

08001a34 <rf_reset>:

int rf_reset(rf_handle_t *rf_handle) {
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]

	printf("\x1b[33;1;3;4m[RFlib] [%d] [INFO] : Reseting module\x1b[0m\n\r",
			rf_handle->rf_module_identifier);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 3020 	ldrb.w	r3, [r3, #32]
	printf("\x1b[33;1;3;4m[RFlib] [%d] [INFO] : Reseting module\x1b[0m\n\r",
 8001a42:	4619      	mov	r1, r3
 8001a44:	480f      	ldr	r0, [pc, #60]	@ (8001a84 <rf_reset+0x50>)
 8001a46:	f005 faf1 	bl	800702c <iprintf>

	HAL_GPIO_WritePin(rf_handle->rf_nreset_port, rf_handle->rf_nreset_pin,
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6918      	ldr	r0, [r3, #16]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	8a9b      	ldrh	r3, [r3, #20]
 8001a52:	2200      	movs	r2, #0
 8001a54:	4619      	mov	r1, r3
 8001a56:	f001 f88d 	bl	8002b74 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	rf_handle->rf_delay_func(100);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	2064      	movs	r0, #100	@ 0x64
 8001a60:	4798      	blx	r3
	HAL_GPIO_WritePin(rf_handle->rf_nreset_port, rf_handle->rf_nreset_pin,
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6918      	ldr	r0, [r3, #16]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	8a9b      	ldrh	r3, [r3, #20]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f001 f881 	bl	8002b74 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	rf_handle->rf_delay_func(100);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	2064      	movs	r0, #100	@ 0x64
 8001a78:	4798      	blx	r3

	return 1;
 8001a7a:	2301      	movs	r3, #1

}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	0800932c 	.word	0x0800932c

08001a88 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b00 <MX_SPI1_Init+0x78>)
 8001a90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a92:	4b1a      	ldr	r3, [pc, #104]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001a94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a9a:	4b18      	ldr	r3, [pc, #96]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aa0:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001aa2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001aa6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aa8:	4b14      	ldr	r3, [pc, #80]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aae:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001ab6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001abc:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001abe:	2228      	movs	r2, #40	@ 0x28
 8001ac0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ace:	4b0b      	ldr	r3, [pc, #44]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ad4:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001ad6:	2207      	movs	r2, #7
 8001ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ada:	4b08      	ldr	r3, [pc, #32]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001ae2:	2208      	movs	r2, #8
 8001ae4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ae6:	4805      	ldr	r0, [pc, #20]	@ (8001afc <MX_SPI1_Init+0x74>)
 8001ae8:	f002 fa40 	bl	8003f6c <HAL_SPI_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001af2:	f7ff fba7 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000218 	.word	0x20000218
 8001b00:	40013000 	.word	0x40013000

08001b04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	@ 0x28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a17      	ldr	r2, [pc, #92]	@ (8001b80 <HAL_SPI_MspInit+0x7c>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d128      	bne.n	8001b78 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b26:	4b17      	ldr	r3, [pc, #92]	@ (8001b84 <HAL_SPI_MspInit+0x80>)
 8001b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b2a:	4a16      	ldr	r2, [pc, #88]	@ (8001b84 <HAL_SPI_MspInit+0x80>)
 8001b2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b30:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b32:	4b14      	ldr	r3, [pc, #80]	@ (8001b84 <HAL_SPI_MspInit+0x80>)
 8001b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <HAL_SPI_MspInit+0x80>)
 8001b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b42:	4a10      	ldr	r2, [pc, #64]	@ (8001b84 <HAL_SPI_MspInit+0x80>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b84 <HAL_SPI_MspInit+0x80>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b56:	23e0      	movs	r3, #224	@ 0xe0
 8001b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b66:	2305      	movs	r3, #5
 8001b68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6a:	f107 0314 	add.w	r3, r7, #20
 8001b6e:	4619      	mov	r1, r3
 8001b70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b74:	f000 fe94 	bl	80028a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001b78:	bf00      	nop
 8001b7a:	3728      	adds	r7, #40	@ 0x28
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40013000 	.word	0x40013000
 8001b84:	40021000 	.word	0x40021000

08001b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bcc <HAL_MspInit+0x44>)
 8001b90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b92:	4a0e      	ldr	r2, [pc, #56]	@ (8001bcc <HAL_MspInit+0x44>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bcc <HAL_MspInit+0x44>)
 8001b9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	4b09      	ldr	r3, [pc, #36]	@ (8001bcc <HAL_MspInit+0x44>)
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001baa:	4a08      	ldr	r2, [pc, #32]	@ (8001bcc <HAL_MspInit+0x44>)
 8001bac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bb2:	4b06      	ldr	r3, [pc, #24]	@ (8001bcc <HAL_MspInit+0x44>)
 8001bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	40021000 	.word	0x40021000

08001bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001bd4:	f001 fe66 	bl	80038a4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <NMI_Handler+0x8>

08001bdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08c      	sub	sp, #48	@ 0x30
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]
	/*Configure GPIO pins : PBPin PBPin PBPin PBPin */
	GPIO_InitStruct.Pin = LED_D1_PWM_Pin;
 8001bf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bf4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LED_D1_PWM_GPIO_Port, &GPIO_InitStruct);
 8001bfe:	1d3b      	adds	r3, r7, #4
 8001c00:	4619      	mov	r1, r3
 8001c02:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c06:	f000 fe4b 	bl	80028a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_D2_PWM_Pin;
 8001c0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c0e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c10:	2301      	movs	r3, #1
 8001c12:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LED_D2_PWM_GPIO_Port, &GPIO_InitStruct);
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c20:	f000 fe3e 	bl	80028a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_D3_PWM_Pin;
 8001c24:	2302      	movs	r3, #2
 8001c26:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LED_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	4619      	mov	r1, r3
 8001c34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c38:	f000 fe32 	bl	80028a0 <HAL_GPIO_Init>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c40:	e002      	b.n	8001c48 <HardFault_Handler+0x6c>
 8001c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c44:	3301      	adds	r3, #1
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001d08 <HardFault_Handler+0x12c>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	ddf8      	ble.n	8001c42 <HardFault_Handler+0x66>
			;
		HAL_GPIO_WritePin(LED_D1_PWM_GPIO_Port, LED_D1_PWM_Pin, GPIO_PIN_SET);
 8001c50:	2201      	movs	r2, #1
 8001c52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c5a:	f000 ff8b 	bl	8002b74 <HAL_GPIO_WritePin>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c62:	e002      	b.n	8001c6a <HardFault_Handler+0x8e>
 8001c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c66:	3301      	adds	r3, #1
 8001c68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c6c:	4a26      	ldr	r2, [pc, #152]	@ (8001d08 <HardFault_Handler+0x12c>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	ddf8      	ble.n	8001c64 <HardFault_Handler+0x88>
					;
		HAL_GPIO_WritePin(LED_D2_PWM_GPIO_Port, LED_D2_PWM_Pin, GPIO_PIN_SET);
 8001c72:	2201      	movs	r2, #1
 8001c74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c7c:	f000 ff7a 	bl	8002b74 <HAL_GPIO_WritePin>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001c80:	2300      	movs	r3, #0
 8001c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c84:	e002      	b.n	8001c8c <HardFault_Handler+0xb0>
 8001c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c88:	3301      	adds	r3, #1
 8001c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8e:	4a1e      	ldr	r2, [pc, #120]	@ (8001d08 <HardFault_Handler+0x12c>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	ddf8      	ble.n	8001c86 <HardFault_Handler+0xaa>
					;
		HAL_GPIO_WritePin(LED_D3_PWM_GPIO_Port, LED_D3_PWM_Pin, GPIO_PIN_SET);
 8001c94:	2201      	movs	r2, #1
 8001c96:	2102      	movs	r1, #2
 8001c98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c9c:	f000 ff6a 	bl	8002b74 <HAL_GPIO_WritePin>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
 8001ca4:	e002      	b.n	8001cac <HardFault_Handler+0xd0>
 8001ca6:	6a3b      	ldr	r3, [r7, #32]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	623b      	str	r3, [r7, #32]
 8001cac:	6a3b      	ldr	r3, [r7, #32]
 8001cae:	4a16      	ldr	r2, [pc, #88]	@ (8001d08 <HardFault_Handler+0x12c>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	ddf8      	ble.n	8001ca6 <HardFault_Handler+0xca>
			;
		HAL_GPIO_WritePin(LED_D1_PWM_GPIO_Port, LED_D1_PWM_Pin, GPIO_PIN_RESET);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cbe:	f000 ff59 	bl	8002b74 <HAL_GPIO_WritePin>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61fb      	str	r3, [r7, #28]
 8001cc6:	e002      	b.n	8001cce <HardFault_Handler+0xf2>
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	3301      	adds	r3, #1
 8001ccc:	61fb      	str	r3, [r7, #28]
 8001cce:	69fb      	ldr	r3, [r7, #28]
 8001cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d08 <HardFault_Handler+0x12c>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	ddf8      	ble.n	8001cc8 <HardFault_Handler+0xec>
					;
		HAL_GPIO_WritePin(LED_D2_PWM_GPIO_Port, LED_D2_PWM_Pin, GPIO_PIN_RESET);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ce0:	f000 ff48 	bl	8002b74 <HAL_GPIO_WritePin>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61bb      	str	r3, [r7, #24]
 8001ce8:	e002      	b.n	8001cf0 <HardFault_Handler+0x114>
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	3301      	adds	r3, #1
 8001cee:	61bb      	str	r3, [r7, #24]
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	4a05      	ldr	r2, [pc, #20]	@ (8001d08 <HardFault_Handler+0x12c>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	ddf8      	ble.n	8001cea <HardFault_Handler+0x10e>
					;
		HAL_GPIO_WritePin(LED_D3_PWM_GPIO_Port, LED_D3_PWM_Pin, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2102      	movs	r1, #2
 8001cfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d00:	f000 ff38 	bl	8002b74 <HAL_GPIO_WritePin>
		for (int i = 0; i < HARD_FAULT_LED_DELAY; i++)
 8001d04:	e79a      	b.n	8001c3c <HardFault_Handler+0x60>
 8001d06:	bf00      	nop
 8001d08:	000c34ff 	.word	0x000c34ff

08001d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <MemManage_Handler+0x4>

08001d14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <BusFault_Handler+0x4>

08001d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <UsageFault_Handler+0x4>

08001d24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d32:	b480      	push	{r7}
 8001d34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d52:	f000 fb7f 	bl	8002454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	af00      	add	r7, sp, #0
  return 1;
 8001d5e:	2301      	movs	r3, #1
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <_kill>:

int _kill(int pid, int sig)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d74:	f005 fa02 	bl	800717c <__errno>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2216      	movs	r2, #22
 8001d7c:	601a      	str	r2, [r3, #0]
  return -1;
 8001d7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <_exit>:

void _exit (int status)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d92:	f04f 31ff 	mov.w	r1, #4294967295
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff ffe7 	bl	8001d6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <_exit+0x12>

08001da0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	e00a      	b.n	8001dc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001db2:	f3af 8000 	nop.w
 8001db6:	4601      	mov	r1, r0
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	1c5a      	adds	r2, r3, #1
 8001dbc:	60ba      	str	r2, [r7, #8]
 8001dbe:	b2ca      	uxtb	r2, r1
 8001dc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	dbf0      	blt.n	8001db2 <_read+0x12>
  }

  return len;
 8001dd0:	687b      	ldr	r3, [r7, #4]
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3718      	adds	r7, #24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <_close>:
  }
  return len;
}

int _close(int file)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001de2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr

08001df2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
 8001dfa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e02:	605a      	str	r2, [r3, #4]
  return 0;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <_isatty>:

int _isatty(int file)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b083      	sub	sp, #12
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e1a:	2301      	movs	r3, #1
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e4c:	4a14      	ldr	r2, [pc, #80]	@ (8001ea0 <_sbrk+0x5c>)
 8001e4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <_sbrk+0x60>)
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e58:	4b13      	ldr	r3, [pc, #76]	@ (8001ea8 <_sbrk+0x64>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d102      	bne.n	8001e66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e60:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <_sbrk+0x64>)
 8001e62:	4a12      	ldr	r2, [pc, #72]	@ (8001eac <_sbrk+0x68>)
 8001e64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e66:	4b10      	ldr	r3, [pc, #64]	@ (8001ea8 <_sbrk+0x64>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d207      	bcs.n	8001e84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e74:	f005 f982 	bl	800717c <__errno>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e82:	e009      	b.n	8001e98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e84:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <_sbrk+0x64>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ea8 <_sbrk+0x64>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	4a05      	ldr	r2, [pc, #20]	@ (8001ea8 <_sbrk+0x64>)
 8001e94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e96:	68fb      	ldr	r3, [r7, #12]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20010000 	.word	0x20010000
 8001ea4:	00000400 	.word	0x00000400
 8001ea8:	2000027c 	.word	0x2000027c
 8001eac:	200004f0 	.word	0x200004f0

08001eb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001eb4:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <SystemInit+0x20>)
 8001eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eba:	4a05      	ldr	r2, [pc, #20]	@ (8001ed0 <SystemInit+0x20>)
 8001ebc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ec0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b09a      	sub	sp, #104	@ 0x68
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eda:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
 8001f04:	615a      	str	r2, [r3, #20]
 8001f06:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	222c      	movs	r2, #44	@ 0x2c
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f005 f8e1 	bl	80070d6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f14:	4b49      	ldr	r3, [pc, #292]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f16:	4a4a      	ldr	r2, [pc, #296]	@ (8002040 <MX_TIM1_Init+0x16c>)
 8001f18:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8000-1;
 8001f1a:	4b48      	ldr	r3, [pc, #288]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f1c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001f20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f22:	4b46      	ldr	r3, [pc, #280]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001f28:	4b44      	ldr	r3, [pc, #272]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f2a:	2263      	movs	r2, #99	@ 0x63
 8001f2c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f2e:	4b43      	ldr	r3, [pc, #268]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f34:	4b41      	ldr	r3, [pc, #260]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f3a:	4b40      	ldr	r3, [pc, #256]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f3c:	2280      	movs	r2, #128	@ 0x80
 8001f3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f40:	483e      	ldr	r0, [pc, #248]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f42:	f002 ff3f 	bl	8004dc4 <HAL_TIM_Base_Init>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001f4c:	f7ff f97a 	bl	8001244 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f54:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f56:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4837      	ldr	r0, [pc, #220]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f5e:	f003 f8fd 	bl	800515c <HAL_TIM_ConfigClockSource>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001f68:	f7ff f96c 	bl	8001244 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f6c:	4833      	ldr	r0, [pc, #204]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f6e:	f002 ff80 	bl	8004e72 <HAL_TIM_PWM_Init>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001f78:	f7ff f964 	bl	8001244 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f80:	2300      	movs	r3, #0
 8001f82:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f88:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	482b      	ldr	r0, [pc, #172]	@ (800203c <MX_TIM1_Init+0x168>)
 8001f90:	f003 fd36 	bl	8005a00 <HAL_TIMEx_MasterConfigSynchronization>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001f9a:	f7ff f953 	bl	8001244 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f9e:	2360      	movs	r3, #96	@ 0x60
 8001fa0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001faa:	2300      	movs	r3, #0
 8001fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001fba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001fbe:	2204      	movs	r2, #4
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	481e      	ldr	r0, [pc, #120]	@ (800203c <MX_TIM1_Init+0x168>)
 8001fc4:	f002 ffb6 	bl	8004f34 <HAL_TIM_PWM_ConfigChannel>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001fce:	f7ff f939 	bl	8001244 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fd2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001fd6:	2208      	movs	r2, #8
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4818      	ldr	r0, [pc, #96]	@ (800203c <MX_TIM1_Init+0x168>)
 8001fdc:	f002 ffaa 	bl	8004f34 <HAL_TIM_PWM_ConfigChannel>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001fe6:	f7ff f92d 	bl	8001244 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fea:	2300      	movs	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ffe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002002:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002008:	2300      	movs	r3, #0
 800200a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800200c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002012:	2300      	movs	r3, #0
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002016:	2300      	movs	r3, #0
 8002018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800201a:	1d3b      	adds	r3, r7, #4
 800201c:	4619      	mov	r1, r3
 800201e:	4807      	ldr	r0, [pc, #28]	@ (800203c <MX_TIM1_Init+0x168>)
 8002020:	f003 fd54 	bl	8005acc <HAL_TIMEx_ConfigBreakDeadTime>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 800202a:	f7ff f90b 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800202e:	4803      	ldr	r0, [pc, #12]	@ (800203c <MX_TIM1_Init+0x168>)
 8002030:	f000 f8b0 	bl	8002194 <HAL_TIM_MspPostInit>

}
 8002034:	bf00      	nop
 8002036:	3768      	adds	r7, #104	@ 0x68
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	20000280 	.word	0x20000280
 8002040:	40012c00 	.word	0x40012c00

08002044 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08e      	sub	sp, #56	@ 0x38
 8002048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800204a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]
 8002054:	609a      	str	r2, [r3, #8]
 8002056:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002064:	463b      	mov	r3, r7
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
 8002070:	611a      	str	r2, [r3, #16]
 8002072:	615a      	str	r2, [r3, #20]
 8002074:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002076:	4b2d      	ldr	r3, [pc, #180]	@ (800212c <MX_TIM2_Init+0xe8>)
 8002078:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800207c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 800207e:	4b2b      	ldr	r3, [pc, #172]	@ (800212c <MX_TIM2_Init+0xe8>)
 8002080:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002084:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002086:	4b29      	ldr	r3, [pc, #164]	@ (800212c <MX_TIM2_Init+0xe8>)
 8002088:	2200      	movs	r2, #0
 800208a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800208c:	4b27      	ldr	r3, [pc, #156]	@ (800212c <MX_TIM2_Init+0xe8>)
 800208e:	2263      	movs	r2, #99	@ 0x63
 8002090:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002092:	4b26      	ldr	r3, [pc, #152]	@ (800212c <MX_TIM2_Init+0xe8>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002098:	4b24      	ldr	r3, [pc, #144]	@ (800212c <MX_TIM2_Init+0xe8>)
 800209a:	2280      	movs	r2, #128	@ 0x80
 800209c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800209e:	4823      	ldr	r0, [pc, #140]	@ (800212c <MX_TIM2_Init+0xe8>)
 80020a0:	f002 fe90 	bl	8004dc4 <HAL_TIM_Base_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80020aa:	f7ff f8cb 	bl	8001244 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020b8:	4619      	mov	r1, r3
 80020ba:	481c      	ldr	r0, [pc, #112]	@ (800212c <MX_TIM2_Init+0xe8>)
 80020bc:	f003 f84e 	bl	800515c <HAL_TIM_ConfigClockSource>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80020c6:	f7ff f8bd 	bl	8001244 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020ca:	4818      	ldr	r0, [pc, #96]	@ (800212c <MX_TIM2_Init+0xe8>)
 80020cc:	f002 fed1 	bl	8004e72 <HAL_TIM_PWM_Init>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80020d6:	f7ff f8b5 	bl	8001244 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020da:	2300      	movs	r3, #0
 80020dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020de:	2300      	movs	r3, #0
 80020e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020e2:	f107 031c 	add.w	r3, r7, #28
 80020e6:	4619      	mov	r1, r3
 80020e8:	4810      	ldr	r0, [pc, #64]	@ (800212c <MX_TIM2_Init+0xe8>)
 80020ea:	f003 fc89 	bl	8005a00 <HAL_TIMEx_MasterConfigSynchronization>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80020f4:	f7ff f8a6 	bl	8001244 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020f8:	2360      	movs	r3, #96	@ 0x60
 80020fa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002100:	2300      	movs	r3, #0
 8002102:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002104:	2300      	movs	r3, #0
 8002106:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002108:	463b      	mov	r3, r7
 800210a:	2204      	movs	r2, #4
 800210c:	4619      	mov	r1, r3
 800210e:	4807      	ldr	r0, [pc, #28]	@ (800212c <MX_TIM2_Init+0xe8>)
 8002110:	f002 ff10 	bl	8004f34 <HAL_TIM_PWM_ConfigChannel>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800211a:	f7ff f893 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800211e:	4803      	ldr	r0, [pc, #12]	@ (800212c <MX_TIM2_Init+0xe8>)
 8002120:	f000 f838 	bl	8002194 <HAL_TIM_MspPostInit>

}
 8002124:	bf00      	nop
 8002126:	3738      	adds	r7, #56	@ 0x38
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	200002cc 	.word	0x200002cc

08002130 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a13      	ldr	r2, [pc, #76]	@ (800218c <HAL_TIM_Base_MspInit+0x5c>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d10c      	bne.n	800215c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002142:	4b13      	ldr	r3, [pc, #76]	@ (8002190 <HAL_TIM_Base_MspInit+0x60>)
 8002144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002146:	4a12      	ldr	r2, [pc, #72]	@ (8002190 <HAL_TIM_Base_MspInit+0x60>)
 8002148:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800214c:	6613      	str	r3, [r2, #96]	@ 0x60
 800214e:	4b10      	ldr	r3, [pc, #64]	@ (8002190 <HAL_TIM_Base_MspInit+0x60>)
 8002150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800215a:	e010      	b.n	800217e <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002164:	d10b      	bne.n	800217e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002166:	4b0a      	ldr	r3, [pc, #40]	@ (8002190 <HAL_TIM_Base_MspInit+0x60>)
 8002168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800216a:	4a09      	ldr	r2, [pc, #36]	@ (8002190 <HAL_TIM_Base_MspInit+0x60>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6593      	str	r3, [r2, #88]	@ 0x58
 8002172:	4b07      	ldr	r3, [pc, #28]	@ (8002190 <HAL_TIM_Base_MspInit+0x60>)
 8002174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60bb      	str	r3, [r7, #8]
 800217c:	68bb      	ldr	r3, [r7, #8]
}
 800217e:	bf00      	nop
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40012c00 	.word	0x40012c00
 8002190:	40021000 	.word	0x40021000

08002194 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08a      	sub	sp, #40	@ 0x28
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a23      	ldr	r2, [pc, #140]	@ (8002240 <HAL_TIM_MspPostInit+0xac>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d11e      	bne.n	80021f4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	4b23      	ldr	r3, [pc, #140]	@ (8002244 <HAL_TIM_MspPostInit+0xb0>)
 80021b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ba:	4a22      	ldr	r2, [pc, #136]	@ (8002244 <HAL_TIM_MspPostInit+0xb0>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c2:	4b20      	ldr	r3, [pc, #128]	@ (8002244 <HAL_TIM_MspPostInit+0xb0>)
 80021c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	613b      	str	r3, [r7, #16]
 80021cc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = LED_D2_PWM_Pin|LED_D1_PWM_Pin;
 80021ce:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80021d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d4:	2302      	movs	r3, #2
 80021d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d8:	2300      	movs	r3, #0
 80021da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021dc:	2300      	movs	r3, #0
 80021de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	4619      	mov	r1, r3
 80021ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021ee:	f000 fb57 	bl	80028a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021f2:	e021      	b.n	8002238 <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fc:	d11c      	bne.n	8002238 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fe:	4b11      	ldr	r3, [pc, #68]	@ (8002244 <HAL_TIM_MspPostInit+0xb0>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	4a10      	ldr	r2, [pc, #64]	@ (8002244 <HAL_TIM_MspPostInit+0xb0>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800220a:	4b0e      	ldr	r3, [pc, #56]	@ (8002244 <HAL_TIM_MspPostInit+0xb0>)
 800220c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60fb      	str	r3, [r7, #12]
 8002214:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_D3_PWM_Pin;
 8002216:	2302      	movs	r3, #2
 8002218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002222:	2300      	movs	r3, #0
 8002224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002226:	2301      	movs	r3, #1
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 800222a:	f107 0314 	add.w	r3, r7, #20
 800222e:	4619      	mov	r1, r3
 8002230:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002234:	f000 fb34 	bl	80028a0 <HAL_GPIO_Init>
}
 8002238:	bf00      	nop
 800223a:	3728      	adds	r7, #40	@ 0x28
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40012c00 	.word	0x40012c00
 8002244:	40021000 	.word	0x40021000

08002248 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800224c:	4b14      	ldr	r3, [pc, #80]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 800224e:	4a15      	ldr	r2, [pc, #84]	@ (80022a4 <MX_USART2_UART_Init+0x5c>)
 8002250:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002252:	4b13      	ldr	r3, [pc, #76]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 8002254:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002258:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800225a:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002260:	4b0f      	ldr	r3, [pc, #60]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800226c:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 800226e:	220c      	movs	r2, #12
 8002270:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002272:	4b0b      	ldr	r3, [pc, #44]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 8002274:	2200      	movs	r2, #0
 8002276:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 800227a:	2200      	movs	r2, #0
 800227c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800227e:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 8002280:	2200      	movs	r2, #0
 8002282:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 8002286:	2200      	movs	r2, #0
 8002288:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800228a:	4805      	ldr	r0, [pc, #20]	@ (80022a0 <MX_USART2_UART_Init+0x58>)
 800228c:	f003 fc96 	bl	8005bbc <HAL_UART_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002296:	f7fe ffd5 	bl	8001244 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000318 	.word	0x20000318
 80022a4:	40004400 	.word	0x40004400

080022a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b09e      	sub	sp, #120	@ 0x78
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022c0:	f107 0310 	add.w	r3, r7, #16
 80022c4:	2254      	movs	r2, #84	@ 0x54
 80022c6:	2100      	movs	r1, #0
 80022c8:	4618      	mov	r0, r3
 80022ca:	f004 ff04 	bl	80070d6 <memset>
  if(uartHandle->Instance==USART2)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a1f      	ldr	r2, [pc, #124]	@ (8002350 <HAL_UART_MspInit+0xa8>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d136      	bne.n	8002346 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80022d8:	2302      	movs	r3, #2
 80022da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80022dc:	2300      	movs	r3, #0
 80022de:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	4618      	mov	r0, r3
 80022e6:	f001 fb59 	bl	800399c <HAL_RCCEx_PeriphCLKConfig>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022f0:	f7fe ffa8 	bl	8001244 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022f4:	4b17      	ldr	r3, [pc, #92]	@ (8002354 <HAL_UART_MspInit+0xac>)
 80022f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f8:	4a16      	ldr	r2, [pc, #88]	@ (8002354 <HAL_UART_MspInit+0xac>)
 80022fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002300:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <HAL_UART_MspInit+0xac>)
 8002302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230c:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <HAL_UART_MspInit+0xac>)
 800230e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002310:	4a10      	ldr	r2, [pc, #64]	@ (8002354 <HAL_UART_MspInit+0xac>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002318:	4b0e      	ldr	r3, [pc, #56]	@ (8002354 <HAL_UART_MspInit+0xac>)
 800231a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002324:	230c      	movs	r3, #12
 8002326:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002330:	2303      	movs	r3, #3
 8002332:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002334:	2307      	movs	r3, #7
 8002336:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002338:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800233c:	4619      	mov	r1, r3
 800233e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002342:	f000 faad 	bl	80028a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002346:	bf00      	nop
 8002348:	3778      	adds	r7, #120	@ 0x78
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40004400 	.word	0x40004400
 8002354:	40021000 	.word	0x40021000

08002358 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002358:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002390 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800235c:	f7ff fda8 	bl	8001eb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002360:	480c      	ldr	r0, [pc, #48]	@ (8002394 <LoopForever+0x6>)
  ldr r1, =_edata
 8002362:	490d      	ldr	r1, [pc, #52]	@ (8002398 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002364:	4a0d      	ldr	r2, [pc, #52]	@ (800239c <LoopForever+0xe>)
  movs r3, #0
 8002366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002368:	e002      	b.n	8002370 <LoopCopyDataInit>

0800236a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800236c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800236e:	3304      	adds	r3, #4

08002370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002374:	d3f9      	bcc.n	800236a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002376:	4a0a      	ldr	r2, [pc, #40]	@ (80023a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002378:	4c0a      	ldr	r4, [pc, #40]	@ (80023a4 <LoopForever+0x16>)
  movs r3, #0
 800237a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800237c:	e001      	b.n	8002382 <LoopFillZerobss>

0800237e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800237e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002380:	3204      	adds	r2, #4

08002382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002384:	d3fb      	bcc.n	800237e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002386:	f004 feff 	bl	8007188 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800238a:	f7fe febb 	bl	8001104 <main>

0800238e <LoopForever>:

LoopForever:
    b LoopForever
 800238e:	e7fe      	b.n	800238e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002390:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002398:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800239c:	08009730 	.word	0x08009730
  ldr r2, =_sbss
 80023a0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80023a4:	200004f0 	.word	0x200004f0

080023a8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023a8:	e7fe      	b.n	80023a8 <ADC1_IRQHandler>

080023aa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b082      	sub	sp, #8
 80023ae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023b0:	2300      	movs	r3, #0
 80023b2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b4:	2003      	movs	r0, #3
 80023b6:	f000 fa3f 	bl	8002838 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023ba:	2000      	movs	r0, #0
 80023bc:	f000 f80e 	bl	80023dc <HAL_InitTick>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d002      	beq.n	80023cc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	71fb      	strb	r3, [r7, #7]
 80023ca:	e001      	b.n	80023d0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023cc:	f7ff fbdc 	bl	8001b88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023d0:	79fb      	ldrb	r3, [r7, #7]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
	...

080023dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023e8:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <HAL_InitTick+0x6c>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d023      	beq.n	8002438 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023f0:	4b16      	ldr	r3, [pc, #88]	@ (800244c <HAL_InitTick+0x70>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <HAL_InitTick+0x6c>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	4619      	mov	r1, r3
 80023fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002402:	fbb2 f3f3 	udiv	r3, r2, r3
 8002406:	4618      	mov	r0, r3
 8002408:	f000 fa3d 	bl	8002886 <HAL_SYSTICK_Config>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10f      	bne.n	8002432 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b0f      	cmp	r3, #15
 8002416:	d809      	bhi.n	800242c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002418:	2200      	movs	r2, #0
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	f04f 30ff 	mov.w	r0, #4294967295
 8002420:	f000 fa15 	bl	800284e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002424:	4a0a      	ldr	r2, [pc, #40]	@ (8002450 <HAL_InitTick+0x74>)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	e007      	b.n	800243c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	73fb      	strb	r3, [r7, #15]
 8002430:	e004      	b.n	800243c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	73fb      	strb	r3, [r7, #15]
 8002436:	e001      	b.n	800243c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800243c:	7bfb      	ldrb	r3, [r7, #15]
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000008 	.word	0x20000008
 800244c:	20000000 	.word	0x20000000
 8002450:	20000004 	.word	0x20000004

08002454 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002458:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_IncTick+0x20>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	461a      	mov	r2, r3
 800245e:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_IncTick+0x24>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4413      	add	r3, r2
 8002464:	4a04      	ldr	r2, [pc, #16]	@ (8002478 <HAL_IncTick+0x24>)
 8002466:	6013      	str	r3, [r2, #0]
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	20000008 	.word	0x20000008
 8002478:	200003a0 	.word	0x200003a0

0800247c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return uwTick;
 8002480:	4b03      	ldr	r3, [pc, #12]	@ (8002490 <HAL_GetTick+0x14>)
 8002482:	681b      	ldr	r3, [r3, #0]
}
 8002484:	4618      	mov	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	200003a0 	.word	0x200003a0

08002494 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff ffee 	bl	800247c <HAL_GetTick>
 80024a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ac:	d005      	beq.n	80024ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <HAL_Delay+0x44>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4413      	add	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024ba:	bf00      	nop
 80024bc:	f7ff ffde 	bl	800247c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d8f7      	bhi.n	80024bc <HAL_Delay+0x28>
  {
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000008 	.word	0x20000008

080024dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e0ed      	b.n	80026ca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d102      	bne.n	8002500 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7fe fd04 	bl	8000f08 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 0201 	orr.w	r2, r2, #1
 800250e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002510:	f7ff ffb4 	bl	800247c <HAL_GetTick>
 8002514:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002516:	e012      	b.n	800253e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002518:	f7ff ffb0 	bl	800247c <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b0a      	cmp	r3, #10
 8002524:	d90b      	bls.n	800253e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2205      	movs	r2, #5
 8002536:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e0c5      	b.n	80026ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0e5      	beq.n	8002518 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f022 0202 	bic.w	r2, r2, #2
 800255a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800255c:	f7ff ff8e 	bl	800247c <HAL_GetTick>
 8002560:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002562:	e012      	b.n	800258a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002564:	f7ff ff8a 	bl	800247c <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b0a      	cmp	r3, #10
 8002570:	d90b      	bls.n	800258a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002576:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2205      	movs	r2, #5
 8002582:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e09f      	b.n	80026ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f003 0302 	and.w	r3, r3, #2
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1e5      	bne.n	8002564 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7e1b      	ldrb	r3, [r3, #24]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d108      	bne.n	80025b2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	e007      	b.n	80025c2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	7e5b      	ldrb	r3, [r3, #25]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d108      	bne.n	80025dc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e007      	b.n	80025ec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7e9b      	ldrb	r3, [r3, #26]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d108      	bne.n	8002606 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 0220 	orr.w	r2, r2, #32
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	e007      	b.n	8002616 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0220 	bic.w	r2, r2, #32
 8002614:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	7edb      	ldrb	r3, [r3, #27]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d108      	bne.n	8002630 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 0210 	bic.w	r2, r2, #16
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	e007      	b.n	8002640 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 0210 	orr.w	r2, r2, #16
 800263e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7f1b      	ldrb	r3, [r3, #28]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d108      	bne.n	800265a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f042 0208 	orr.w	r2, r2, #8
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	e007      	b.n	800266a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 0208 	bic.w	r2, r2, #8
 8002668:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	7f5b      	ldrb	r3, [r3, #29]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d108      	bne.n	8002684 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f042 0204 	orr.w	r2, r2, #4
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	e007      	b.n	8002694 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f022 0204 	bic.w	r2, r2, #4
 8002692:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	431a      	orrs	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	ea42 0103 	orr.w	r1, r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	1e5a      	subs	r2, r3, #1
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3710      	adds	r7, #16
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
	...

080026d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002718 <__NVIC_SetPriorityGrouping+0x44>)
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026f0:	4013      	ands	r3, r2
 80026f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002706:	4a04      	ldr	r2, [pc, #16]	@ (8002718 <__NVIC_SetPriorityGrouping+0x44>)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	60d3      	str	r3, [r2, #12]
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002720:	4b04      	ldr	r3, [pc, #16]	@ (8002734 <__NVIC_GetPriorityGrouping+0x18>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	0a1b      	lsrs	r3, r3, #8
 8002726:	f003 0307 	and.w	r3, r3, #7
}
 800272a:	4618      	mov	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002748:	2b00      	cmp	r3, #0
 800274a:	db0a      	blt.n	8002762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	b2da      	uxtb	r2, r3
 8002750:	490c      	ldr	r1, [pc, #48]	@ (8002784 <__NVIC_SetPriority+0x4c>)
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	0112      	lsls	r2, r2, #4
 8002758:	b2d2      	uxtb	r2, r2
 800275a:	440b      	add	r3, r1
 800275c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002760:	e00a      	b.n	8002778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	b2da      	uxtb	r2, r3
 8002766:	4908      	ldr	r1, [pc, #32]	@ (8002788 <__NVIC_SetPriority+0x50>)
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	f003 030f 	and.w	r3, r3, #15
 800276e:	3b04      	subs	r3, #4
 8002770:	0112      	lsls	r2, r2, #4
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	440b      	add	r3, r1
 8002776:	761a      	strb	r2, [r3, #24]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	e000e100 	.word	0xe000e100
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800278c:	b480      	push	{r7}
 800278e:	b089      	sub	sp, #36	@ 0x24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	f1c3 0307 	rsb	r3, r3, #7
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	bf28      	it	cs
 80027aa:	2304      	movcs	r3, #4
 80027ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	3304      	adds	r3, #4
 80027b2:	2b06      	cmp	r3, #6
 80027b4:	d902      	bls.n	80027bc <NVIC_EncodePriority+0x30>
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	3b03      	subs	r3, #3
 80027ba:	e000      	b.n	80027be <NVIC_EncodePriority+0x32>
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	f04f 32ff 	mov.w	r2, #4294967295
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43da      	mvns	r2, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	401a      	ands	r2, r3
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d4:	f04f 31ff 	mov.w	r1, #4294967295
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa01 f303 	lsl.w	r3, r1, r3
 80027de:	43d9      	mvns	r1, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	4313      	orrs	r3, r2
         );
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3724      	adds	r7, #36	@ 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3b01      	subs	r3, #1
 8002800:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002804:	d301      	bcc.n	800280a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002806:	2301      	movs	r3, #1
 8002808:	e00f      	b.n	800282a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800280a:	4a0a      	ldr	r2, [pc, #40]	@ (8002834 <SysTick_Config+0x40>)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3b01      	subs	r3, #1
 8002810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002812:	210f      	movs	r1, #15
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f7ff ff8e 	bl	8002738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800281c:	4b05      	ldr	r3, [pc, #20]	@ (8002834 <SysTick_Config+0x40>)
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002822:	4b04      	ldr	r3, [pc, #16]	@ (8002834 <SysTick_Config+0x40>)
 8002824:	2207      	movs	r2, #7
 8002826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	e000e010 	.word	0xe000e010

08002838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ff47 	bl	80026d4 <__NVIC_SetPriorityGrouping>
}
 8002846:	bf00      	nop
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
 800285a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002860:	f7ff ff5c 	bl	800271c <__NVIC_GetPriorityGrouping>
 8002864:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	68b9      	ldr	r1, [r7, #8]
 800286a:	6978      	ldr	r0, [r7, #20]
 800286c:	f7ff ff8e 	bl	800278c <NVIC_EncodePriority>
 8002870:	4602      	mov	r2, r0
 8002872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002876:	4611      	mov	r1, r2
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff ff5d 	bl	8002738 <__NVIC_SetPriority>
}
 800287e:	bf00      	nop
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b082      	sub	sp, #8
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f7ff ffb0 	bl	80027f4 <SysTick_Config>
 8002894:	4603      	mov	r3, r0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ae:	e148      	b.n	8002b42 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	2101      	movs	r1, #1
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	fa01 f303 	lsl.w	r3, r1, r3
 80028bc:	4013      	ands	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f000 813a 	beq.w	8002b3c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 0303 	and.w	r3, r3, #3
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d005      	beq.n	80028e0 <HAL_GPIO_Init+0x40>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f003 0303 	and.w	r3, r3, #3
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d130      	bne.n	8002942 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	2203      	movs	r2, #3
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	68da      	ldr	r2, [r3, #12]
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002916:	2201      	movs	r2, #1
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43db      	mvns	r3, r3
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	4013      	ands	r3, r2
 8002924:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	091b      	lsrs	r3, r3, #4
 800292c:	f003 0201 	and.w	r2, r3, #1
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	4313      	orrs	r3, r2
 800293a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2b03      	cmp	r3, #3
 800294c:	d017      	beq.n	800297e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	2203      	movs	r2, #3
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	43db      	mvns	r3, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4013      	ands	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	4313      	orrs	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d123      	bne.n	80029d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	08da      	lsrs	r2, r3, #3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	3208      	adds	r2, #8
 8002992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002996:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	220f      	movs	r2, #15
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	43db      	mvns	r3, r3
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	4013      	ands	r3, r2
 80029ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	691a      	ldr	r2, [r3, #16]
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	fa02 f303 	lsl.w	r3, r2, r3
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	08da      	lsrs	r2, r3, #3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3208      	adds	r2, #8
 80029cc:	6939      	ldr	r1, [r7, #16]
 80029ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	2203      	movs	r2, #3
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	43db      	mvns	r3, r3
 80029e4:	693a      	ldr	r2, [r7, #16]
 80029e6:	4013      	ands	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f003 0203 	and.w	r2, r3, #3
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	fa02 f303 	lsl.w	r3, r2, r3
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 8094 	beq.w	8002b3c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a14:	4b52      	ldr	r3, [pc, #328]	@ (8002b60 <HAL_GPIO_Init+0x2c0>)
 8002a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a18:	4a51      	ldr	r2, [pc, #324]	@ (8002b60 <HAL_GPIO_Init+0x2c0>)
 8002a1a:	f043 0301 	orr.w	r3, r3, #1
 8002a1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a20:	4b4f      	ldr	r3, [pc, #316]	@ (8002b60 <HAL_GPIO_Init+0x2c0>)
 8002a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a2c:	4a4d      	ldr	r2, [pc, #308]	@ (8002b64 <HAL_GPIO_Init+0x2c4>)
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	089b      	lsrs	r3, r3, #2
 8002a32:	3302      	adds	r3, #2
 8002a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	f003 0303 	and.w	r3, r3, #3
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	220f      	movs	r2, #15
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a56:	d00d      	beq.n	8002a74 <HAL_GPIO_Init+0x1d4>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a43      	ldr	r2, [pc, #268]	@ (8002b68 <HAL_GPIO_Init+0x2c8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d007      	beq.n	8002a70 <HAL_GPIO_Init+0x1d0>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a42      	ldr	r2, [pc, #264]	@ (8002b6c <HAL_GPIO_Init+0x2cc>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d101      	bne.n	8002a6c <HAL_GPIO_Init+0x1cc>
 8002a68:	2302      	movs	r3, #2
 8002a6a:	e004      	b.n	8002a76 <HAL_GPIO_Init+0x1d6>
 8002a6c:	2307      	movs	r3, #7
 8002a6e:	e002      	b.n	8002a76 <HAL_GPIO_Init+0x1d6>
 8002a70:	2301      	movs	r3, #1
 8002a72:	e000      	b.n	8002a76 <HAL_GPIO_Init+0x1d6>
 8002a74:	2300      	movs	r3, #0
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	f002 0203 	and.w	r2, r2, #3
 8002a7c:	0092      	lsls	r2, r2, #2
 8002a7e:	4093      	lsls	r3, r2
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a86:	4937      	ldr	r1, [pc, #220]	@ (8002b64 <HAL_GPIO_Init+0x2c4>)
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	089b      	lsrs	r3, r3, #2
 8002a8c:	3302      	adds	r3, #2
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a94:	4b36      	ldr	r3, [pc, #216]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d003      	beq.n	8002ab8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ab8:	4a2d      	ldr	r2, [pc, #180]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002abe:	4b2c      	ldr	r3, [pc, #176]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	4013      	ands	r3, r2
 8002acc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ae2:	4a23      	ldr	r2, [pc, #140]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ae8:	4b21      	ldr	r3, [pc, #132]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	43db      	mvns	r3, r3
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4013      	ands	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b0c:	4a18      	ldr	r2, [pc, #96]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b12:	4b17      	ldr	r3, [pc, #92]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b36:	4a0e      	ldr	r2, [pc, #56]	@ (8002b70 <HAL_GPIO_Init+0x2d0>)
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	fa22 f303 	lsr.w	r3, r2, r3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f47f aeaf 	bne.w	80028b0 <HAL_GPIO_Init+0x10>
  }
}
 8002b52:	bf00      	nop
 8002b54:	bf00      	nop
 8002b56:	371c      	adds	r7, #28
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40010000 	.word	0x40010000
 8002b68:	48000400 	.word	0x48000400
 8002b6c:	48000800 	.word	0x48000800
 8002b70:	40010400 	.word	0x40010400

08002b74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	807b      	strh	r3, [r7, #2]
 8002b80:	4613      	mov	r3, r2
 8002b82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b84:	787b      	ldrb	r3, [r7, #1]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b8a:	887a      	ldrh	r2, [r7, #2]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b90:	e002      	b.n	8002b98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b92:	887a      	ldrh	r2, [r7, #2]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002ba8:	4b04      	ldr	r3, [pc, #16]	@ (8002bbc <HAL_PWREx_GetVoltageRange+0x18>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40007000 	.word	0x40007000

08002bc0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bce:	d130      	bne.n	8002c32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bd0:	4b23      	ldr	r3, [pc, #140]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002bd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bdc:	d038      	beq.n	8002c50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bde:	4b20      	ldr	r3, [pc, #128]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002be6:	4a1e      	ldr	r2, [pc, #120]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002be8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bee:	4b1d      	ldr	r3, [pc, #116]	@ (8002c64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2232      	movs	r2, #50	@ 0x32
 8002bf4:	fb02 f303 	mul.w	r3, r2, r3
 8002bf8:	4a1b      	ldr	r2, [pc, #108]	@ (8002c68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfe:	0c9b      	lsrs	r3, r3, #18
 8002c00:	3301      	adds	r3, #1
 8002c02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c04:	e002      	b.n	8002c0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c0c:	4b14      	ldr	r3, [pc, #80]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c18:	d102      	bne.n	8002c20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1f2      	bne.n	8002c06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c20:	4b0f      	ldr	r3, [pc, #60]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c2c:	d110      	bne.n	8002c50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e00f      	b.n	8002c52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c32:	4b0b      	ldr	r3, [pc, #44]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c3e:	d007      	beq.n	8002c50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c40:	4b07      	ldr	r3, [pc, #28]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c48:	4a05      	ldr	r2, [pc, #20]	@ (8002c60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40007000 	.word	0x40007000
 8002c64:	20000000 	.word	0x20000000
 8002c68:	431bde83 	.word	0x431bde83

08002c6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b088      	sub	sp, #32
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d102      	bne.n	8002c80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	f000 bc02 	b.w	8003484 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c80:	4b96      	ldr	r3, [pc, #600]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f003 030c 	and.w	r3, r3, #12
 8002c88:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c8a:	4b94      	ldr	r3, [pc, #592]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0310 	and.w	r3, r3, #16
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 80e4 	beq.w	8002e6a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d007      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x4c>
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	2b0c      	cmp	r3, #12
 8002cac:	f040 808b 	bne.w	8002dc6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	f040 8087 	bne.w	8002dc6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cb8:	4b88      	ldr	r3, [pc, #544]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d005      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x64>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d101      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e3d9      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a1a      	ldr	r2, [r3, #32]
 8002cd4:	4b81      	ldr	r3, [pc, #516]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0308 	and.w	r3, r3, #8
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d004      	beq.n	8002cea <HAL_RCC_OscConfig+0x7e>
 8002ce0:	4b7e      	ldr	r3, [pc, #504]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ce8:	e005      	b.n	8002cf6 <HAL_RCC_OscConfig+0x8a>
 8002cea:	4b7c      	ldr	r3, [pc, #496]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cf0:	091b      	lsrs	r3, r3, #4
 8002cf2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d223      	bcs.n	8002d42 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 fdec 	bl	80038dc <RCC_SetFlashLatencyFromMSIRange>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e3ba      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d0e:	4b73      	ldr	r3, [pc, #460]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a72      	ldr	r2, [pc, #456]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d14:	f043 0308 	orr.w	r3, r3, #8
 8002d18:	6013      	str	r3, [r2, #0]
 8002d1a:	4b70      	ldr	r3, [pc, #448]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	496d      	ldr	r1, [pc, #436]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d2c:	4b6b      	ldr	r3, [pc, #428]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	021b      	lsls	r3, r3, #8
 8002d3a:	4968      	ldr	r1, [pc, #416]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	604b      	str	r3, [r1, #4]
 8002d40:	e025      	b.n	8002d8e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d42:	4b66      	ldr	r3, [pc, #408]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a65      	ldr	r2, [pc, #404]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d48:	f043 0308 	orr.w	r3, r3, #8
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	4b63      	ldr	r3, [pc, #396]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	4960      	ldr	r1, [pc, #384]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d60:	4b5e      	ldr	r3, [pc, #376]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69db      	ldr	r3, [r3, #28]
 8002d6c:	021b      	lsls	r3, r3, #8
 8002d6e:	495b      	ldr	r1, [pc, #364]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d109      	bne.n	8002d8e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f000 fdac 	bl	80038dc <RCC_SetFlashLatencyFromMSIRange>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e37a      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d8e:	f000 fcb5 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 8002d92:	4602      	mov	r2, r0
 8002d94:	4b51      	ldr	r3, [pc, #324]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	091b      	lsrs	r3, r3, #4
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	4950      	ldr	r1, [pc, #320]	@ (8002ee0 <HAL_RCC_OscConfig+0x274>)
 8002da0:	5ccb      	ldrb	r3, [r1, r3]
 8002da2:	f003 031f 	and.w	r3, r3, #31
 8002da6:	fa22 f303 	lsr.w	r3, r2, r3
 8002daa:	4a4e      	ldr	r2, [pc, #312]	@ (8002ee4 <HAL_RCC_OscConfig+0x278>)
 8002dac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002dae:	4b4e      	ldr	r3, [pc, #312]	@ (8002ee8 <HAL_RCC_OscConfig+0x27c>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff fb12 	bl	80023dc <HAL_InitTick>
 8002db8:	4603      	mov	r3, r0
 8002dba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002dbc:	7bfb      	ldrb	r3, [r7, #15]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d052      	beq.n	8002e68 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002dc2:	7bfb      	ldrb	r3, [r7, #15]
 8002dc4:	e35e      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d032      	beq.n	8002e34 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002dce:	4b43      	ldr	r3, [pc, #268]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a42      	ldr	r2, [pc, #264]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002dd4:	f043 0301 	orr.w	r3, r3, #1
 8002dd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dda:	f7ff fb4f 	bl	800247c <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002de2:	f7ff fb4b 	bl	800247c <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e347      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002df4:	4b39      	ldr	r3, [pc, #228]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e00:	4b36      	ldr	r3, [pc, #216]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a35      	ldr	r2, [pc, #212]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e06:	f043 0308 	orr.w	r3, r3, #8
 8002e0a:	6013      	str	r3, [r2, #0]
 8002e0c:	4b33      	ldr	r3, [pc, #204]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	4930      	ldr	r1, [pc, #192]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	021b      	lsls	r3, r3, #8
 8002e2c:	492b      	ldr	r1, [pc, #172]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	604b      	str	r3, [r1, #4]
 8002e32:	e01a      	b.n	8002e6a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e34:	4b29      	ldr	r3, [pc, #164]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a28      	ldr	r2, [pc, #160]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e3a:	f023 0301 	bic.w	r3, r3, #1
 8002e3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e40:	f7ff fb1c 	bl	800247c <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e48:	f7ff fb18 	bl	800247c <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e314      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e5a:	4b20      	ldr	r3, [pc, #128]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f0      	bne.n	8002e48 <HAL_RCC_OscConfig+0x1dc>
 8002e66:	e000      	b.n	8002e6a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d073      	beq.n	8002f5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	d005      	beq.n	8002e88 <HAL_RCC_OscConfig+0x21c>
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	2b0c      	cmp	r3, #12
 8002e80:	d10e      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2b03      	cmp	r3, #3
 8002e86:	d10b      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e88:	4b14      	ldr	r3, [pc, #80]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d063      	beq.n	8002f5c <HAL_RCC_OscConfig+0x2f0>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d15f      	bne.n	8002f5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e2f1      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ea8:	d106      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x24c>
 8002eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a0b      	ldr	r2, [pc, #44]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	e025      	b.n	8002f04 <HAL_RCC_OscConfig+0x298>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ec0:	d114      	bne.n	8002eec <HAL_RCC_OscConfig+0x280>
 8002ec2:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a05      	ldr	r2, [pc, #20]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ecc:	6013      	str	r3, [r2, #0]
 8002ece:	4b03      	ldr	r3, [pc, #12]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a02      	ldr	r2, [pc, #8]	@ (8002edc <HAL_RCC_OscConfig+0x270>)
 8002ed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	e013      	b.n	8002f04 <HAL_RCC_OscConfig+0x298>
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	08009364 	.word	0x08009364
 8002ee4:	20000000 	.word	0x20000000
 8002ee8:	20000004 	.word	0x20000004
 8002eec:	4ba0      	ldr	r3, [pc, #640]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a9f      	ldr	r2, [pc, #636]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002ef2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ef6:	6013      	str	r3, [r2, #0]
 8002ef8:	4b9d      	ldr	r3, [pc, #628]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a9c      	ldr	r2, [pc, #624]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002efe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d013      	beq.n	8002f34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7ff fab6 	bl	800247c <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f14:	f7ff fab2 	bl	800247c <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b64      	cmp	r3, #100	@ 0x64
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e2ae      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f26:	4b92      	ldr	r3, [pc, #584]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d0f0      	beq.n	8002f14 <HAL_RCC_OscConfig+0x2a8>
 8002f32:	e014      	b.n	8002f5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f34:	f7ff faa2 	bl	800247c <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f3c:	f7ff fa9e 	bl	800247c <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b64      	cmp	r3, #100	@ 0x64
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e29a      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f4e:	4b88      	ldr	r3, [pc, #544]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1f0      	bne.n	8002f3c <HAL_RCC_OscConfig+0x2d0>
 8002f5a:	e000      	b.n	8002f5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0302 	and.w	r3, r3, #2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d060      	beq.n	800302c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	2b04      	cmp	r3, #4
 8002f6e:	d005      	beq.n	8002f7c <HAL_RCC_OscConfig+0x310>
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	2b0c      	cmp	r3, #12
 8002f74:	d119      	bne.n	8002faa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d116      	bne.n	8002faa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f7c:	4b7c      	ldr	r3, [pc, #496]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d005      	beq.n	8002f94 <HAL_RCC_OscConfig+0x328>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e277      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f94:	4b76      	ldr	r3, [pc, #472]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	061b      	lsls	r3, r3, #24
 8002fa2:	4973      	ldr	r1, [pc, #460]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fa8:	e040      	b.n	800302c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d023      	beq.n	8002ffa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fb2:	4b6f      	ldr	r3, [pc, #444]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6e      	ldr	r2, [pc, #440]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fbe:	f7ff fa5d 	bl	800247c <HAL_GetTick>
 8002fc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fc6:	f7ff fa59 	bl	800247c <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e255      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd8:	4b65      	ldr	r3, [pc, #404]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d0f0      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fe4:	4b62      	ldr	r3, [pc, #392]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	061b      	lsls	r3, r3, #24
 8002ff2:	495f      	ldr	r1, [pc, #380]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	604b      	str	r3, [r1, #4]
 8002ff8:	e018      	b.n	800302c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ffa:	4b5d      	ldr	r3, [pc, #372]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a5c      	ldr	r2, [pc, #368]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003000:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003006:	f7ff fa39 	bl	800247c <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800300c:	e008      	b.n	8003020 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800300e:	f7ff fa35 	bl	800247c <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e231      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003020:	4b53      	ldr	r3, [pc, #332]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1f0      	bne.n	800300e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0308 	and.w	r3, r3, #8
 8003034:	2b00      	cmp	r3, #0
 8003036:	d03c      	beq.n	80030b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695b      	ldr	r3, [r3, #20]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d01c      	beq.n	800307a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003040:	4b4b      	ldr	r3, [pc, #300]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003046:	4a4a      	ldr	r2, [pc, #296]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003050:	f7ff fa14 	bl	800247c <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003058:	f7ff fa10 	bl	800247c <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e20c      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800306a:	4b41      	ldr	r3, [pc, #260]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 800306c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0ef      	beq.n	8003058 <HAL_RCC_OscConfig+0x3ec>
 8003078:	e01b      	b.n	80030b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800307a:	4b3d      	ldr	r3, [pc, #244]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 800307c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003080:	4a3b      	ldr	r2, [pc, #236]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003082:	f023 0301 	bic.w	r3, r3, #1
 8003086:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800308a:	f7ff f9f7 	bl	800247c <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003090:	e008      	b.n	80030a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003092:	f7ff f9f3 	bl	800247c <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e1ef      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030a4:	4b32      	ldr	r3, [pc, #200]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 80030a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1ef      	bne.n	8003092 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0304 	and.w	r3, r3, #4
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	f000 80a6 	beq.w	800320c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030c0:	2300      	movs	r3, #0
 80030c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 80030c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10d      	bne.n	80030ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030d0:	4b27      	ldr	r3, [pc, #156]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 80030d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d4:	4a26      	ldr	r2, [pc, #152]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 80030d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030da:	6593      	str	r3, [r2, #88]	@ 0x58
 80030dc:	4b24      	ldr	r3, [pc, #144]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 80030de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e4:	60bb      	str	r3, [r7, #8]
 80030e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030e8:	2301      	movs	r3, #1
 80030ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ec:	4b21      	ldr	r3, [pc, #132]	@ (8003174 <HAL_RCC_OscConfig+0x508>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d118      	bne.n	800312a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003174 <HAL_RCC_OscConfig+0x508>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003174 <HAL_RCC_OscConfig+0x508>)
 80030fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003102:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003104:	f7ff f9ba 	bl	800247c <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800310c:	f7ff f9b6 	bl	800247c <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e1b2      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800311e:	4b15      	ldr	r3, [pc, #84]	@ (8003174 <HAL_RCC_OscConfig+0x508>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	2b01      	cmp	r3, #1
 8003130:	d108      	bne.n	8003144 <HAL_RCC_OscConfig+0x4d8>
 8003132:	4b0f      	ldr	r3, [pc, #60]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003138:	4a0d      	ldr	r2, [pc, #52]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 800313a:	f043 0301 	orr.w	r3, r3, #1
 800313e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003142:	e029      	b.n	8003198 <HAL_RCC_OscConfig+0x52c>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b05      	cmp	r3, #5
 800314a:	d115      	bne.n	8003178 <HAL_RCC_OscConfig+0x50c>
 800314c:	4b08      	ldr	r3, [pc, #32]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 800314e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003152:	4a07      	ldr	r2, [pc, #28]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003154:	f043 0304 	orr.w	r3, r3, #4
 8003158:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800315c:	4b04      	ldr	r3, [pc, #16]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 800315e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003162:	4a03      	ldr	r2, [pc, #12]	@ (8003170 <HAL_RCC_OscConfig+0x504>)
 8003164:	f043 0301 	orr.w	r3, r3, #1
 8003168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800316c:	e014      	b.n	8003198 <HAL_RCC_OscConfig+0x52c>
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000
 8003174:	40007000 	.word	0x40007000
 8003178:	4b9a      	ldr	r3, [pc, #616]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800317a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800317e:	4a99      	ldr	r2, [pc, #612]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003180:	f023 0301 	bic.w	r3, r3, #1
 8003184:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003188:	4b96      	ldr	r3, [pc, #600]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800318a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318e:	4a95      	ldr	r2, [pc, #596]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003190:	f023 0304 	bic.w	r3, r3, #4
 8003194:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d016      	beq.n	80031ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7ff f96c 	bl	800247c <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031a6:	e00a      	b.n	80031be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a8:	f7ff f968 	bl	800247c <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e162      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031be:	4b89      	ldr	r3, [pc, #548]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80031c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d0ed      	beq.n	80031a8 <HAL_RCC_OscConfig+0x53c>
 80031cc:	e015      	b.n	80031fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ce:	f7ff f955 	bl	800247c <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031d4:	e00a      	b.n	80031ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d6:	f7ff f951 	bl	800247c <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e14b      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031ec:	4b7d      	ldr	r3, [pc, #500]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80031ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1ed      	bne.n	80031d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031fa:	7ffb      	ldrb	r3, [r7, #31]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d105      	bne.n	800320c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003200:	4b78      	ldr	r3, [pc, #480]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003204:	4a77      	ldr	r2, [pc, #476]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003206:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800320a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0320 	and.w	r3, r3, #32
 8003214:	2b00      	cmp	r3, #0
 8003216:	d03c      	beq.n	8003292 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321c:	2b00      	cmp	r3, #0
 800321e:	d01c      	beq.n	800325a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003220:	4b70      	ldr	r3, [pc, #448]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003222:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003226:	4a6f      	ldr	r2, [pc, #444]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003228:	f043 0301 	orr.w	r3, r3, #1
 800322c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003230:	f7ff f924 	bl	800247c <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003238:	f7ff f920 	bl	800247c <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e11c      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800324a:	4b66      	ldr	r3, [pc, #408]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800324c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0ef      	beq.n	8003238 <HAL_RCC_OscConfig+0x5cc>
 8003258:	e01b      	b.n	8003292 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800325a:	4b62      	ldr	r3, [pc, #392]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800325c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003260:	4a60      	ldr	r2, [pc, #384]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003262:	f023 0301 	bic.w	r3, r3, #1
 8003266:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800326a:	f7ff f907 	bl	800247c <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003272:	f7ff f903 	bl	800247c <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e0ff      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003284:	4b57      	ldr	r3, [pc, #348]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003286:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1ef      	bne.n	8003272 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	2b00      	cmp	r3, #0
 8003298:	f000 80f3 	beq.w	8003482 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	f040 80c9 	bne.w	8003438 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80032a6:	4b4f      	ldr	r3, [pc, #316]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f003 0203 	and.w	r2, r3, #3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d12c      	bne.n	8003314 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c4:	3b01      	subs	r3, #1
 80032c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d123      	bne.n	8003314 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032d8:	429a      	cmp	r2, r3
 80032da:	d11b      	bne.n	8003314 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d113      	bne.n	8003314 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f6:	085b      	lsrs	r3, r3, #1
 80032f8:	3b01      	subs	r3, #1
 80032fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d109      	bne.n	8003314 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	085b      	lsrs	r3, r3, #1
 800330c:	3b01      	subs	r3, #1
 800330e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003310:	429a      	cmp	r2, r3
 8003312:	d06b      	beq.n	80033ec <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	2b0c      	cmp	r3, #12
 8003318:	d062      	beq.n	80033e0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800331a:	4b32      	ldr	r3, [pc, #200]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e0ac      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800332a:	4b2e      	ldr	r3, [pc, #184]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a2d      	ldr	r2, [pc, #180]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003330:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003334:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003336:	f7ff f8a1 	bl	800247c <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800333c:	e008      	b.n	8003350 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333e:	f7ff f89d 	bl	800247c <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e099      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003350:	4b24      	ldr	r3, [pc, #144]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1f0      	bne.n	800333e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800335c:	4b21      	ldr	r3, [pc, #132]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800335e:	68da      	ldr	r2, [r3, #12]
 8003360:	4b21      	ldr	r3, [pc, #132]	@ (80033e8 <HAL_RCC_OscConfig+0x77c>)
 8003362:	4013      	ands	r3, r2
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800336c:	3a01      	subs	r2, #1
 800336e:	0112      	lsls	r2, r2, #4
 8003370:	4311      	orrs	r1, r2
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003376:	0212      	lsls	r2, r2, #8
 8003378:	4311      	orrs	r1, r2
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800337e:	0852      	lsrs	r2, r2, #1
 8003380:	3a01      	subs	r2, #1
 8003382:	0552      	lsls	r2, r2, #21
 8003384:	4311      	orrs	r1, r2
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800338a:	0852      	lsrs	r2, r2, #1
 800338c:	3a01      	subs	r2, #1
 800338e:	0652      	lsls	r2, r2, #25
 8003390:	4311      	orrs	r1, r2
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003396:	06d2      	lsls	r2, r2, #27
 8003398:	430a      	orrs	r2, r1
 800339a:	4912      	ldr	r1, [pc, #72]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 800339c:	4313      	orrs	r3, r2
 800339e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80033a0:	4b10      	ldr	r3, [pc, #64]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a0f      	ldr	r2, [pc, #60]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80033a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033ac:	4b0d      	ldr	r3, [pc, #52]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	4a0c      	ldr	r2, [pc, #48]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80033b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033b8:	f7ff f860 	bl	800247c <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c0:	f7ff f85c 	bl	800247c <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e058      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d2:	4b04      	ldr	r3, [pc, #16]	@ (80033e4 <HAL_RCC_OscConfig+0x778>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033de:	e050      	b.n	8003482 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e04f      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
 80033e4:	40021000 	.word	0x40021000
 80033e8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ec:	4b27      	ldr	r3, [pc, #156]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d144      	bne.n	8003482 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033f8:	4b24      	ldr	r3, [pc, #144]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a23      	ldr	r2, [pc, #140]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 80033fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003402:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003404:	4b21      	ldr	r3, [pc, #132]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	4a20      	ldr	r2, [pc, #128]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 800340a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800340e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003410:	f7ff f834 	bl	800247c <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003418:	f7ff f830 	bl	800247c <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b02      	cmp	r3, #2
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e02c      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800342a:	4b18      	ldr	r3, [pc, #96]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d0f0      	beq.n	8003418 <HAL_RCC_OscConfig+0x7ac>
 8003436:	e024      	b.n	8003482 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	2b0c      	cmp	r3, #12
 800343c:	d01f      	beq.n	800347e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800343e:	4b13      	ldr	r3, [pc, #76]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a12      	ldr	r2, [pc, #72]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 8003444:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344a:	f7ff f817 	bl	800247c <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003452:	f7ff f813 	bl	800247c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e00f      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003464:	4b09      	ldr	r3, [pc, #36]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f0      	bne.n	8003452 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003470:	4b06      	ldr	r3, [pc, #24]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	4905      	ldr	r1, [pc, #20]	@ (800348c <HAL_RCC_OscConfig+0x820>)
 8003476:	4b06      	ldr	r3, [pc, #24]	@ (8003490 <HAL_RCC_OscConfig+0x824>)
 8003478:	4013      	ands	r3, r2
 800347a:	60cb      	str	r3, [r1, #12]
 800347c:	e001      	b.n	8003482 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e000      	b.n	8003484 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3720      	adds	r7, #32
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40021000 	.word	0x40021000
 8003490:	feeefffc 	.word	0xfeeefffc

08003494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e0e7      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034a8:	4b75      	ldr	r3, [pc, #468]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d910      	bls.n	80034d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b6:	4b72      	ldr	r3, [pc, #456]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f023 0207 	bic.w	r2, r3, #7
 80034be:	4970      	ldr	r1, [pc, #448]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c6:	4b6e      	ldr	r3, [pc, #440]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d001      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e0cf      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d010      	beq.n	8003506 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	4b66      	ldr	r3, [pc, #408]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d908      	bls.n	8003506 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034f4:	4b63      	ldr	r3, [pc, #396]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4960      	ldr	r1, [pc, #384]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003502:	4313      	orrs	r3, r2
 8003504:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d04c      	beq.n	80035ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b03      	cmp	r3, #3
 8003518:	d107      	bne.n	800352a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800351a:	4b5a      	ldr	r3, [pc, #360]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d121      	bne.n	800356a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e0a6      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2b02      	cmp	r3, #2
 8003530:	d107      	bne.n	8003542 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003532:	4b54      	ldr	r3, [pc, #336]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d115      	bne.n	800356a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e09a      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d107      	bne.n	800355a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800354a:	4b4e      	ldr	r3, [pc, #312]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d109      	bne.n	800356a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e08e      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800355a:	4b4a      	ldr	r3, [pc, #296]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e086      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800356a:	4b46      	ldr	r3, [pc, #280]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f023 0203 	bic.w	r2, r3, #3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	4943      	ldr	r1, [pc, #268]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003578:	4313      	orrs	r3, r2
 800357a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800357c:	f7fe ff7e 	bl	800247c <HAL_GetTick>
 8003580:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003582:	e00a      	b.n	800359a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003584:	f7fe ff7a 	bl	800247c <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003592:	4293      	cmp	r3, r2
 8003594:	d901      	bls.n	800359a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e06e      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800359a:	4b3a      	ldr	r3, [pc, #232]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f003 020c 	and.w	r2, r3, #12
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d1eb      	bne.n	8003584 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0302 	and.w	r3, r3, #2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d010      	beq.n	80035da <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	4b31      	ldr	r3, [pc, #196]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d208      	bcs.n	80035da <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	492b      	ldr	r1, [pc, #172]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035da:	4b29      	ldr	r3, [pc, #164]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d210      	bcs.n	800360a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e8:	4b25      	ldr	r3, [pc, #148]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f023 0207 	bic.w	r2, r3, #7
 80035f0:	4923      	ldr	r1, [pc, #140]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035f8:	4b21      	ldr	r3, [pc, #132]	@ (8003680 <HAL_RCC_ClockConfig+0x1ec>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0307 	and.w	r3, r3, #7
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d001      	beq.n	800360a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e036      	b.n	8003678 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	d008      	beq.n	8003628 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003616:	4b1b      	ldr	r3, [pc, #108]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	4918      	ldr	r1, [pc, #96]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003624:	4313      	orrs	r3, r2
 8003626:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b00      	cmp	r3, #0
 8003632:	d009      	beq.n	8003648 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003634:	4b13      	ldr	r3, [pc, #76]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	00db      	lsls	r3, r3, #3
 8003642:	4910      	ldr	r1, [pc, #64]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003644:	4313      	orrs	r3, r2
 8003646:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003648:	f000 f858 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 800364c:	4602      	mov	r2, r0
 800364e:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <HAL_RCC_ClockConfig+0x1f0>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	091b      	lsrs	r3, r3, #4
 8003654:	f003 030f 	and.w	r3, r3, #15
 8003658:	490b      	ldr	r1, [pc, #44]	@ (8003688 <HAL_RCC_ClockConfig+0x1f4>)
 800365a:	5ccb      	ldrb	r3, [r1, r3]
 800365c:	f003 031f 	and.w	r3, r3, #31
 8003660:	fa22 f303 	lsr.w	r3, r2, r3
 8003664:	4a09      	ldr	r2, [pc, #36]	@ (800368c <HAL_RCC_ClockConfig+0x1f8>)
 8003666:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003668:	4b09      	ldr	r3, [pc, #36]	@ (8003690 <HAL_RCC_ClockConfig+0x1fc>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4618      	mov	r0, r3
 800366e:	f7fe feb5 	bl	80023dc <HAL_InitTick>
 8003672:	4603      	mov	r3, r0
 8003674:	72fb      	strb	r3, [r7, #11]

  return status;
 8003676:	7afb      	ldrb	r3, [r7, #11]
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40022000 	.word	0x40022000
 8003684:	40021000 	.word	0x40021000
 8003688:	08009364 	.word	0x08009364
 800368c:	20000000 	.word	0x20000000
 8003690:	20000004 	.word	0x20000004

08003694 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b08a      	sub	sp, #40	@ 0x28
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 80036a0:	4b15      	ldr	r3, [pc, #84]	@ (80036f8 <HAL_RCC_MCOConfig+0x64>)
 80036a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a4:	4a14      	ldr	r2, [pc, #80]	@ (80036f8 <HAL_RCC_MCOConfig+0x64>)
 80036a6:	f043 0301 	orr.w	r3, r3, #1
 80036aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036ac:	4b12      	ldr	r3, [pc, #72]	@ (80036f8 <HAL_RCC_MCOConfig+0x64>)
 80036ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	613b      	str	r3, [r7, #16]
 80036b6:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 80036b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036be:	2302      	movs	r3, #2
 80036c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036c2:	2302      	movs	r3, #2
 80036c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c6:	2300      	movs	r3, #0
 80036c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80036ca:	2300      	movs	r3, #0
 80036cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80036ce:	f107 0314 	add.w	r3, r7, #20
 80036d2:	4619      	mov	r1, r3
 80036d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036d8:	f7ff f8e2 	bl	80028a0 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 80036dc:	4b06      	ldr	r3, [pc, #24]	@ (80036f8 <HAL_RCC_MCOConfig+0x64>)
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036e4:	68b9      	ldr	r1, [r7, #8]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	430b      	orrs	r3, r1
 80036ea:	4903      	ldr	r1, [pc, #12]	@ (80036f8 <HAL_RCC_MCOConfig+0x64>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	608b      	str	r3, [r1, #8]
}
 80036f0:	bf00      	nop
 80036f2:	3728      	adds	r7, #40	@ 0x28
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40021000 	.word	0x40021000

080036fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b089      	sub	sp, #36	@ 0x24
 8003700:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	61fb      	str	r3, [r7, #28]
 8003706:	2300      	movs	r3, #0
 8003708:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800370a:	4b3e      	ldr	r3, [pc, #248]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 030c 	and.w	r3, r3, #12
 8003712:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003714:	4b3b      	ldr	r3, [pc, #236]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	f003 0303 	and.w	r3, r3, #3
 800371c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d005      	beq.n	8003730 <HAL_RCC_GetSysClockFreq+0x34>
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	2b0c      	cmp	r3, #12
 8003728:	d121      	bne.n	800376e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d11e      	bne.n	800376e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003730:	4b34      	ldr	r3, [pc, #208]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0308 	and.w	r3, r3, #8
 8003738:	2b00      	cmp	r3, #0
 800373a:	d107      	bne.n	800374c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800373c:	4b31      	ldr	r3, [pc, #196]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 800373e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003742:	0a1b      	lsrs	r3, r3, #8
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	61fb      	str	r3, [r7, #28]
 800374a:	e005      	b.n	8003758 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800374c:	4b2d      	ldr	r3, [pc, #180]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	091b      	lsrs	r3, r3, #4
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003758:	4a2b      	ldr	r2, [pc, #172]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x10c>)
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003760:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10d      	bne.n	8003784 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800376c:	e00a      	b.n	8003784 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	2b04      	cmp	r3, #4
 8003772:	d102      	bne.n	800377a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003774:	4b25      	ldr	r3, [pc, #148]	@ (800380c <HAL_RCC_GetSysClockFreq+0x110>)
 8003776:	61bb      	str	r3, [r7, #24]
 8003778:	e004      	b.n	8003784 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b08      	cmp	r3, #8
 800377e:	d101      	bne.n	8003784 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003780:	4b23      	ldr	r3, [pc, #140]	@ (8003810 <HAL_RCC_GetSysClockFreq+0x114>)
 8003782:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	2b0c      	cmp	r3, #12
 8003788:	d134      	bne.n	80037f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800378a:	4b1e      	ldr	r3, [pc, #120]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	2b02      	cmp	r3, #2
 8003798:	d003      	beq.n	80037a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	2b03      	cmp	r3, #3
 800379e:	d003      	beq.n	80037a8 <HAL_RCC_GetSysClockFreq+0xac>
 80037a0:	e005      	b.n	80037ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037a2:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <HAL_RCC_GetSysClockFreq+0x110>)
 80037a4:	617b      	str	r3, [r7, #20]
      break;
 80037a6:	e005      	b.n	80037b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037a8:	4b19      	ldr	r3, [pc, #100]	@ (8003810 <HAL_RCC_GetSysClockFreq+0x114>)
 80037aa:	617b      	str	r3, [r7, #20]
      break;
 80037ac:	e002      	b.n	80037b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	617b      	str	r3, [r7, #20]
      break;
 80037b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037b4:	4b13      	ldr	r3, [pc, #76]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	3301      	adds	r3, #1
 80037c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037c2:	4b10      	ldr	r3, [pc, #64]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	0a1b      	lsrs	r3, r3, #8
 80037c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037cc:	697a      	ldr	r2, [r7, #20]
 80037ce:	fb03 f202 	mul.w	r2, r3, r2
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037da:	4b0a      	ldr	r3, [pc, #40]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x108>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	0e5b      	lsrs	r3, r3, #25
 80037e0:	f003 0303 	and.w	r3, r3, #3
 80037e4:	3301      	adds	r3, #1
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037f4:	69bb      	ldr	r3, [r7, #24]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3724      	adds	r7, #36	@ 0x24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40021000 	.word	0x40021000
 8003808:	0800937c 	.word	0x0800937c
 800380c:	00f42400 	.word	0x00f42400
 8003810:	007a1200 	.word	0x007a1200

08003814 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003818:	4b03      	ldr	r3, [pc, #12]	@ (8003828 <HAL_RCC_GetHCLKFreq+0x14>)
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	20000000 	.word	0x20000000

0800382c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003830:	f7ff fff0 	bl	8003814 <HAL_RCC_GetHCLKFreq>
 8003834:	4602      	mov	r2, r0
 8003836:	4b06      	ldr	r3, [pc, #24]	@ (8003850 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	0a1b      	lsrs	r3, r3, #8
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	4904      	ldr	r1, [pc, #16]	@ (8003854 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003842:	5ccb      	ldrb	r3, [r1, r3]
 8003844:	f003 031f 	and.w	r3, r3, #31
 8003848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800384c:	4618      	mov	r0, r3
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40021000 	.word	0x40021000
 8003854:	08009374 	.word	0x08009374

08003858 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800385c:	f7ff ffda 	bl	8003814 <HAL_RCC_GetHCLKFreq>
 8003860:	4602      	mov	r2, r0
 8003862:	4b06      	ldr	r3, [pc, #24]	@ (800387c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	0adb      	lsrs	r3, r3, #11
 8003868:	f003 0307 	and.w	r3, r3, #7
 800386c:	4904      	ldr	r1, [pc, #16]	@ (8003880 <HAL_RCC_GetPCLK2Freq+0x28>)
 800386e:	5ccb      	ldrb	r3, [r1, r3]
 8003870:	f003 031f 	and.w	r3, r3, #31
 8003874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003878:	4618      	mov	r0, r3
 800387a:	bd80      	pop	{r7, pc}
 800387c:	40021000 	.word	0x40021000
 8003880:	08009374 	.word	0x08009374

08003884 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @note   The Clock Security System can only be cleared by reset.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8003888:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <HAL_RCC_EnableCSS+0x1c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a04      	ldr	r2, [pc, #16]	@ (80038a0 <HAL_RCC_EnableCSS+0x1c>)
 800388e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003892:	6013      	str	r3, [r2, #0]
}
 8003894:	bf00      	nop
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000

080038a4 <HAL_RCC_NMI_IRQHandler>:
  * @brief Handle the RCC Clock Security System interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* Check RCC CSSF interrupt flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80038a8:	4b07      	ldr	r3, [pc, #28]	@ (80038c8 <HAL_RCC_NMI_IRQHandler+0x24>)
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038b4:	d105      	bne.n	80038c2 <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80038b6:	f000 f809 	bl	80038cc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80038ba:	4b03      	ldr	r3, [pc, #12]	@ (80038c8 <HAL_RCC_NMI_IRQHandler+0x24>)
 80038bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80038c0:	621a      	str	r2, [r3, #32]
  }
}
 80038c2:	bf00      	nop
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40021000 	.word	0x40021000

080038cc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback.
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback should be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
	...

080038dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80038e4:	2300      	movs	r3, #0
 80038e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80038e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003994 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d003      	beq.n	80038fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80038f4:	f7ff f956 	bl	8002ba4 <HAL_PWREx_GetVoltageRange>
 80038f8:	6178      	str	r0, [r7, #20]
 80038fa:	e014      	b.n	8003926 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80038fc:	4b25      	ldr	r3, [pc, #148]	@ (8003994 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003900:	4a24      	ldr	r2, [pc, #144]	@ (8003994 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003902:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003906:	6593      	str	r3, [r2, #88]	@ 0x58
 8003908:	4b22      	ldr	r3, [pc, #136]	@ (8003994 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800390a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800390c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003914:	f7ff f946 	bl	8002ba4 <HAL_PWREx_GetVoltageRange>
 8003918:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800391a:	4b1e      	ldr	r3, [pc, #120]	@ (8003994 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800391c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800391e:	4a1d      	ldr	r2, [pc, #116]	@ (8003994 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003920:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003924:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800392c:	d10b      	bne.n	8003946 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b80      	cmp	r3, #128	@ 0x80
 8003932:	d919      	bls.n	8003968 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2ba0      	cmp	r3, #160	@ 0xa0
 8003938:	d902      	bls.n	8003940 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800393a:	2302      	movs	r3, #2
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	e013      	b.n	8003968 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003940:	2301      	movs	r3, #1
 8003942:	613b      	str	r3, [r7, #16]
 8003944:	e010      	b.n	8003968 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b80      	cmp	r3, #128	@ 0x80
 800394a:	d902      	bls.n	8003952 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800394c:	2303      	movs	r3, #3
 800394e:	613b      	str	r3, [r7, #16]
 8003950:	e00a      	b.n	8003968 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b80      	cmp	r3, #128	@ 0x80
 8003956:	d102      	bne.n	800395e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003958:	2302      	movs	r3, #2
 800395a:	613b      	str	r3, [r7, #16]
 800395c:	e004      	b.n	8003968 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b70      	cmp	r3, #112	@ 0x70
 8003962:	d101      	bne.n	8003968 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003964:	2301      	movs	r3, #1
 8003966:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003968:	4b0b      	ldr	r3, [pc, #44]	@ (8003998 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f023 0207 	bic.w	r2, r3, #7
 8003970:	4909      	ldr	r1, [pc, #36]	@ (8003998 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	4313      	orrs	r3, r2
 8003976:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003978:	4b07      	ldr	r3, [pc, #28]	@ (8003998 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	429a      	cmp	r2, r3
 8003984:	d001      	beq.n	800398a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e000      	b.n	800398c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3718      	adds	r7, #24
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	40021000 	.word	0x40021000
 8003998:	40022000 	.word	0x40022000

0800399c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039a4:	2300      	movs	r3, #0
 80039a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039a8:	2300      	movs	r3, #0
 80039aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d031      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039c0:	d01a      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80039c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80039c6:	d814      	bhi.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d009      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80039cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039d0:	d10f      	bne.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80039d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	4a5c      	ldr	r2, [pc, #368]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039dc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039de:	e00c      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3304      	adds	r3, #4
 80039e4:	2100      	movs	r1, #0
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 f9ce 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 80039ec:	4603      	mov	r3, r0
 80039ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039f0:	e003      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	74fb      	strb	r3, [r7, #19]
      break;
 80039f6:	e000      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80039f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039fa:	7cfb      	ldrb	r3, [r7, #19]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10b      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a00:	4b51      	ldr	r3, [pc, #324]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a06:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a0e:	494e      	ldr	r1, [pc, #312]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003a16:	e001      	b.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a18:	7cfb      	ldrb	r3, [r7, #19]
 8003a1a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 809e 	beq.w	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a2e:	4b46      	ldr	r3, [pc, #280]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e000      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003a3e:	2300      	movs	r3, #0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00d      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a44:	4b40      	ldr	r3, [pc, #256]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a48:	4a3f      	ldr	r2, [pc, #252]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a50:	4b3d      	ldr	r3, [pc, #244]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a58:	60bb      	str	r3, [r7, #8]
 8003a5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a60:	4b3a      	ldr	r3, [pc, #232]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a39      	ldr	r2, [pc, #228]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a6c:	f7fe fd06 	bl	800247c <HAL_GetTick>
 8003a70:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a72:	e009      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a74:	f7fe fd02 	bl	800247c <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d902      	bls.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	74fb      	strb	r3, [r7, #19]
        break;
 8003a86:	e005      	b.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a88:	4b30      	ldr	r3, [pc, #192]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0ef      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003a94:	7cfb      	ldrb	r3, [r7, #19]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d15a      	bne.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d01e      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d019      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ab6:	4b24      	ldr	r3, [pc, #144]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003abc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ac0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ac2:	4b21      	ldr	r3, [pc, #132]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ace:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ade:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ae2:	4a19      	ldr	r2, [pc, #100]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d016      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af4:	f7fe fcc2 	bl	800247c <HAL_GetTick>
 8003af8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003afa:	e00b      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003afc:	f7fe fcbe 	bl	800247c <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d902      	bls.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	74fb      	strb	r3, [r7, #19]
            break;
 8003b12:	e006      	b.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b14:	4b0c      	ldr	r3, [pc, #48]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0ec      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003b22:	7cfb      	ldrb	r3, [r7, #19]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10b      	bne.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b28:	4b07      	ldr	r3, [pc, #28]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b36:	4904      	ldr	r1, [pc, #16]	@ (8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003b3e:	e009      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b40:	7cfb      	ldrb	r3, [r7, #19]
 8003b42:	74bb      	strb	r3, [r7, #18]
 8003b44:	e006      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003b46:	bf00      	nop
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b50:	7cfb      	ldrb	r3, [r7, #19]
 8003b52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b54:	7c7b      	ldrb	r3, [r7, #17]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d105      	bne.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b5a:	4b8a      	ldr	r3, [pc, #552]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5e:	4a89      	ldr	r2, [pc, #548]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00a      	beq.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b72:	4b84      	ldr	r3, [pc, #528]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b78:	f023 0203 	bic.w	r2, r3, #3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	4980      	ldr	r1, [pc, #512]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00a      	beq.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b94:	4b7b      	ldr	r3, [pc, #492]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b9a:	f023 020c 	bic.w	r2, r3, #12
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	4978      	ldr	r1, [pc, #480]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0320 	and.w	r3, r3, #32
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00a      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bb6:	4b73      	ldr	r3, [pc, #460]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bbc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc4:	496f      	ldr	r1, [pc, #444]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00a      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bd8:	4b6a      	ldr	r3, [pc, #424]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bde:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be6:	4967      	ldr	r1, [pc, #412]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bfa:	4b62      	ldr	r3, [pc, #392]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c00:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c08:	495e      	ldr	r1, [pc, #376]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00a      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c1c:	4b59      	ldr	r3, [pc, #356]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c22:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2a:	4956      	ldr	r1, [pc, #344]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00a      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c3e:	4b51      	ldr	r3, [pc, #324]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4c:	494d      	ldr	r1, [pc, #308]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d028      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c60:	4b48      	ldr	r3, [pc, #288]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c66:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	4945      	ldr	r1, [pc, #276]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c7e:	d106      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c80:	4b40      	ldr	r3, [pc, #256]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	4a3f      	ldr	r2, [pc, #252]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c8a:	60d3      	str	r3, [r2, #12]
 8003c8c:	e011      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c96:	d10c      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	3304      	adds	r3, #4
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 f872 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ca8:	7cfb      	ldrb	r3, [r7, #19]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003cae:	7cfb      	ldrb	r3, [r7, #19]
 8003cb0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d028      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cbe:	4b31      	ldr	r3, [pc, #196]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ccc:	492d      	ldr	r1, [pc, #180]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cdc:	d106      	bne.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cde:	4b29      	ldr	r3, [pc, #164]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	4a28      	ldr	r2, [pc, #160]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ce4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ce8:	60d3      	str	r3, [r2, #12]
 8003cea:	e011      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cf4:	d10c      	bne.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f000 f843 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003d02:	4603      	mov	r3, r0
 8003d04:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d06:	7cfb      	ldrb	r3, [r7, #19]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003d0c:	7cfb      	ldrb	r3, [r7, #19]
 8003d0e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d01c      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d1c:	4b19      	ldr	r3, [pc, #100]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d22:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d2a:	4916      	ldr	r1, [pc, #88]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d3a:	d10c      	bne.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3304      	adds	r3, #4
 8003d40:	2102      	movs	r1, #2
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 f820 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d4c:	7cfb      	ldrb	r3, [r7, #19]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003d52:	7cfb      	ldrb	r3, [r7, #19]
 8003d54:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d62:	4b08      	ldr	r3, [pc, #32]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d68:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d70:	4904      	ldr	r1, [pc, #16]	@ (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d78:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	40021000 	.word	0x40021000

08003d88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d96:	4b74      	ldr	r3, [pc, #464]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f003 0303 	and.w	r3, r3, #3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d018      	beq.n	8003dd4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003da2:	4b71      	ldr	r3, [pc, #452]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f003 0203 	and.w	r2, r3, #3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d10d      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
       ||
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d009      	beq.n	8003dce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003dba:	4b6b      	ldr	r3, [pc, #428]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	f003 0307 	and.w	r3, r3, #7
 8003dc4:	1c5a      	adds	r2, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
       ||
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d047      	beq.n	8003e5e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	73fb      	strb	r3, [r7, #15]
 8003dd2:	e044      	b.n	8003e5e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2b03      	cmp	r3, #3
 8003dda:	d018      	beq.n	8003e0e <RCCEx_PLLSAI1_Config+0x86>
 8003ddc:	2b03      	cmp	r3, #3
 8003dde:	d825      	bhi.n	8003e2c <RCCEx_PLLSAI1_Config+0xa4>
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d002      	beq.n	8003dea <RCCEx_PLLSAI1_Config+0x62>
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d009      	beq.n	8003dfc <RCCEx_PLLSAI1_Config+0x74>
 8003de8:	e020      	b.n	8003e2c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003dea:	4b5f      	ldr	r3, [pc, #380]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d11d      	bne.n	8003e32 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dfa:	e01a      	b.n	8003e32 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003dfc:	4b5a      	ldr	r3, [pc, #360]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d116      	bne.n	8003e36 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e0c:	e013      	b.n	8003e36 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e0e:	4b56      	ldr	r3, [pc, #344]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10f      	bne.n	8003e3a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e1a:	4b53      	ldr	r3, [pc, #332]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d109      	bne.n	8003e3a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e2a:	e006      	b.n	8003e3a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e30:	e004      	b.n	8003e3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e32:	bf00      	nop
 8003e34:	e002      	b.n	8003e3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e36:	bf00      	nop
 8003e38:	e000      	b.n	8003e3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e3c:	7bfb      	ldrb	r3, [r7, #15]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10d      	bne.n	8003e5e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e42:	4b49      	ldr	r3, [pc, #292]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6819      	ldr	r1, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	3b01      	subs	r3, #1
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	430b      	orrs	r3, r1
 8003e58:	4943      	ldr	r1, [pc, #268]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e5e:	7bfb      	ldrb	r3, [r7, #15]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d17c      	bne.n	8003f5e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e64:	4b40      	ldr	r3, [pc, #256]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a3f      	ldr	r2, [pc, #252]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e70:	f7fe fb04 	bl	800247c <HAL_GetTick>
 8003e74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e76:	e009      	b.n	8003e8c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e78:	f7fe fb00 	bl	800247c <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d902      	bls.n	8003e8c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	73fb      	strb	r3, [r7, #15]
        break;
 8003e8a:	e005      	b.n	8003e98 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e8c:	4b36      	ldr	r3, [pc, #216]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1ef      	bne.n	8003e78 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e98:	7bfb      	ldrb	r3, [r7, #15]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d15f      	bne.n	8003f5e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d110      	bne.n	8003ec6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ea4:	4b30      	ldr	r3, [pc, #192]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003eac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6892      	ldr	r2, [r2, #8]
 8003eb4:	0211      	lsls	r1, r2, #8
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	68d2      	ldr	r2, [r2, #12]
 8003eba:	06d2      	lsls	r2, r2, #27
 8003ebc:	430a      	orrs	r2, r1
 8003ebe:	492a      	ldr	r1, [pc, #168]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	610b      	str	r3, [r1, #16]
 8003ec4:	e027      	b.n	8003f16 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d112      	bne.n	8003ef2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ecc:	4b26      	ldr	r3, [pc, #152]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003ed4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	6892      	ldr	r2, [r2, #8]
 8003edc:	0211      	lsls	r1, r2, #8
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	6912      	ldr	r2, [r2, #16]
 8003ee2:	0852      	lsrs	r2, r2, #1
 8003ee4:	3a01      	subs	r2, #1
 8003ee6:	0552      	lsls	r2, r2, #21
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	491f      	ldr	r1, [pc, #124]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	610b      	str	r3, [r1, #16]
 8003ef0:	e011      	b.n	8003f16 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003efa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003efe:	687a      	ldr	r2, [r7, #4]
 8003f00:	6892      	ldr	r2, [r2, #8]
 8003f02:	0211      	lsls	r1, r2, #8
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6952      	ldr	r2, [r2, #20]
 8003f08:	0852      	lsrs	r2, r2, #1
 8003f0a:	3a01      	subs	r2, #1
 8003f0c:	0652      	lsls	r2, r2, #25
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	4915      	ldr	r1, [pc, #84]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f16:	4b14      	ldr	r3, [pc, #80]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a13      	ldr	r2, [pc, #76]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f22:	f7fe faab 	bl	800247c <HAL_GetTick>
 8003f26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f28:	e009      	b.n	8003f3e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f2a:	f7fe faa7 	bl	800247c <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d902      	bls.n	8003f3e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	73fb      	strb	r3, [r7, #15]
          break;
 8003f3c:	e005      	b.n	8003f4a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0ef      	beq.n	8003f2a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d106      	bne.n	8003f5e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f50:	4b05      	ldr	r3, [pc, #20]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f52:	691a      	ldr	r2, [r3, #16]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	4903      	ldr	r1, [pc, #12]	@ (8003f68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3710      	adds	r7, #16
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40021000 	.word	0x40021000

08003f6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e095      	b.n	80040aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d108      	bne.n	8003f98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f8e:	d009      	beq.n	8003fa4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	61da      	str	r2, [r3, #28]
 8003f96:	e005      	b.n	8003fa4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d106      	bne.n	8003fc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7fd fda0 	bl	8001b04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fe4:	d902      	bls.n	8003fec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60fb      	str	r3, [r7, #12]
 8003fea:	e002      	b.n	8003ff2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ff0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003ffa:	d007      	beq.n	800400c <HAL_SPI_Init+0xa0>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004004:	d002      	beq.n	800400c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800401c:	431a      	orrs	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	431a      	orrs	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	431a      	orrs	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	69db      	ldr	r3, [r3, #28]
 8004040:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004044:	431a      	orrs	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800404e:	ea42 0103 	orr.w	r1, r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004056:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	430a      	orrs	r2, r1
 8004060:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	0c1b      	lsrs	r3, r3, #16
 8004068:	f003 0204 	and.w	r2, r3, #4
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004070:	f003 0310 	and.w	r3, r3, #16
 8004074:	431a      	orrs	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	431a      	orrs	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004088:	ea42 0103 	orr.w	r1, r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	430a      	orrs	r2, r1
 8004098:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b088      	sub	sp, #32
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	60f8      	str	r0, [r7, #12]
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	603b      	str	r3, [r7, #0]
 80040be:	4613      	mov	r3, r2
 80040c0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040c2:	f7fe f9db 	bl	800247c <HAL_GetTick>
 80040c6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80040c8:	88fb      	ldrh	r3, [r7, #6]
 80040ca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d001      	beq.n	80040dc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80040d8:	2302      	movs	r3, #2
 80040da:	e15c      	b.n	8004396 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d002      	beq.n	80040e8 <HAL_SPI_Transmit+0x36>
 80040e2:	88fb      	ldrh	r3, [r7, #6]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e154      	b.n	8004396 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d101      	bne.n	80040fa <HAL_SPI_Transmit+0x48>
 80040f6:	2302      	movs	r3, #2
 80040f8:	e14d      	b.n	8004396 <HAL_SPI_Transmit+0x2e4>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2203      	movs	r2, #3
 8004106:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	88fa      	ldrh	r2, [r7, #6]
 800411a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	88fa      	ldrh	r2, [r7, #6]
 8004120:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800414c:	d10f      	bne.n	800416e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800416c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004178:	2b40      	cmp	r3, #64	@ 0x40
 800417a:	d007      	beq.n	800418c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800418a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004194:	d952      	bls.n	800423c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <HAL_SPI_Transmit+0xf2>
 800419e:	8b7b      	ldrh	r3, [r7, #26]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d145      	bne.n	8004230 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a8:	881a      	ldrh	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b4:	1c9a      	adds	r2, r3, #2
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041c8:	e032      	b.n	8004230 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d112      	bne.n	80041fe <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041dc:	881a      	ldrh	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	1c9a      	adds	r2, r3, #2
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041fc:	e018      	b.n	8004230 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041fe:	f7fe f93d 	bl	800247c <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	683a      	ldr	r2, [r7, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d803      	bhi.n	8004216 <HAL_SPI_Transmit+0x164>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004214:	d102      	bne.n	800421c <HAL_SPI_Transmit+0x16a>
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d109      	bne.n	8004230 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e0b2      	b.n	8004396 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004234:	b29b      	uxth	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1c7      	bne.n	80041ca <HAL_SPI_Transmit+0x118>
 800423a:	e083      	b.n	8004344 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <HAL_SPI_Transmit+0x198>
 8004244:	8b7b      	ldrh	r3, [r7, #26]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d177      	bne.n	800433a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800424e:	b29b      	uxth	r3, r3
 8004250:	2b01      	cmp	r3, #1
 8004252:	d912      	bls.n	800427a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004258:	881a      	ldrh	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004264:	1c9a      	adds	r2, r3, #2
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800426e:	b29b      	uxth	r3, r3
 8004270:	3b02      	subs	r3, #2
 8004272:	b29a      	uxth	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004278:	e05f      	b.n	800433a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	330c      	adds	r3, #12
 8004284:	7812      	ldrb	r2, [r2, #0]
 8004286:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428c:	1c5a      	adds	r2, r3, #1
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004296:	b29b      	uxth	r3, r3
 8004298:	3b01      	subs	r3, #1
 800429a:	b29a      	uxth	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80042a0:	e04b      	b.n	800433a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d12b      	bne.n	8004308 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d912      	bls.n	80042e0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042be:	881a      	ldrh	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ca:	1c9a      	adds	r2, r3, #2
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b02      	subs	r3, #2
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042de:	e02c      	b.n	800433a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	330c      	adds	r3, #12
 80042ea:	7812      	ldrb	r2, [r2, #0]
 80042ec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004306:	e018      	b.n	800433a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004308:	f7fe f8b8 	bl	800247c <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	429a      	cmp	r2, r3
 8004316:	d803      	bhi.n	8004320 <HAL_SPI_Transmit+0x26e>
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800431e:	d102      	bne.n	8004326 <HAL_SPI_Transmit+0x274>
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d109      	bne.n	800433a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e02d      	b.n	8004396 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1ae      	bne.n	80042a2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004344:	69fa      	ldr	r2, [r7, #28]
 8004346:	6839      	ldr	r1, [r7, #0]
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 fcf5 	bl	8004d38 <SPI_EndRxTxTransaction>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10a      	bne.n	8004378 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004362:	2300      	movs	r3, #0
 8004364:	617b      	str	r3, [r7, #20]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	617b      	str	r3, [r7, #20]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800438c:	2b00      	cmp	r3, #0
 800438e:	d001      	beq.n	8004394 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e000      	b.n	8004396 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004394:	2300      	movs	r3, #0
  }
}
 8004396:	4618      	mov	r0, r3
 8004398:	3720      	adds	r7, #32
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800439e:	b580      	push	{r7, lr}
 80043a0:	b088      	sub	sp, #32
 80043a2:	af02      	add	r7, sp, #8
 80043a4:	60f8      	str	r0, [r7, #12]
 80043a6:	60b9      	str	r1, [r7, #8]
 80043a8:	603b      	str	r3, [r7, #0]
 80043aa:	4613      	mov	r3, r2
 80043ac:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d001      	beq.n	80043be <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80043ba:	2302      	movs	r3, #2
 80043bc:	e123      	b.n	8004606 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043c6:	d112      	bne.n	80043ee <HAL_SPI_Receive+0x50>
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10e      	bne.n	80043ee <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2204      	movs	r2, #4
 80043d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80043d8:	88fa      	ldrh	r2, [r7, #6]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	9300      	str	r3, [sp, #0]
 80043de:	4613      	mov	r3, r2
 80043e0:	68ba      	ldr	r2, [r7, #8]
 80043e2:	68b9      	ldr	r1, [r7, #8]
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 f912 	bl	800460e <HAL_SPI_TransmitReceive>
 80043ea:	4603      	mov	r3, r0
 80043ec:	e10b      	b.n	8004606 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ee:	f7fe f845 	bl	800247c <HAL_GetTick>
 80043f2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <HAL_SPI_Receive+0x62>
 80043fa:	88fb      	ldrh	r3, [r7, #6]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d101      	bne.n	8004404 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e100      	b.n	8004606 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800440a:	2b01      	cmp	r3, #1
 800440c:	d101      	bne.n	8004412 <HAL_SPI_Receive+0x74>
 800440e:	2302      	movs	r3, #2
 8004410:	e0f9      	b.n	8004606 <HAL_SPI_Receive+0x268>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2201      	movs	r2, #1
 8004416:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2204      	movs	r2, #4
 800441e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	68ba      	ldr	r2, [r7, #8]
 800442c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	88fa      	ldrh	r2, [r7, #6]
 8004432:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	88fa      	ldrh	r2, [r7, #6]
 800443a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004464:	d908      	bls.n	8004478 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004474:	605a      	str	r2, [r3, #4]
 8004476:	e007      	b.n	8004488 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004486:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004490:	d10f      	bne.n	80044b2 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80044b0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044bc:	2b40      	cmp	r3, #64	@ 0x40
 80044be:	d007      	beq.n	80044d0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044ce:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044d8:	d875      	bhi.n	80045c6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80044da:	e037      	b.n	800454c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d117      	bne.n	800451a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f103 020c 	add.w	r2, r3, #12
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f6:	7812      	ldrb	r2, [r2, #0]
 80044f8:	b2d2      	uxtb	r2, r2
 80044fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	1c5a      	adds	r2, r3, #1
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800450c:	b29b      	uxth	r3, r3
 800450e:	3b01      	subs	r3, #1
 8004510:	b29a      	uxth	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004518:	e018      	b.n	800454c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800451a:	f7fd ffaf 	bl	800247c <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d803      	bhi.n	8004532 <HAL_SPI_Receive+0x194>
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004530:	d102      	bne.n	8004538 <HAL_SPI_Receive+0x19a>
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d109      	bne.n	800454c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e05c      	b.n	8004606 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004552:	b29b      	uxth	r3, r3
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1c1      	bne.n	80044dc <HAL_SPI_Receive+0x13e>
 8004558:	e03b      	b.n	80045d2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b01      	cmp	r3, #1
 8004566:	d115      	bne.n	8004594 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68da      	ldr	r2, [r3, #12]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004572:	b292      	uxth	r2, r2
 8004574:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457a:	1c9a      	adds	r2, r3, #2
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004586:	b29b      	uxth	r3, r3
 8004588:	3b01      	subs	r3, #1
 800458a:	b29a      	uxth	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004592:	e018      	b.n	80045c6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004594:	f7fd ff72 	bl	800247c <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d803      	bhi.n	80045ac <HAL_SPI_Receive+0x20e>
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045aa:	d102      	bne.n	80045b2 <HAL_SPI_Receive+0x214>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d109      	bne.n	80045c6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e01f      	b.n	8004606 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1c3      	bne.n	800455a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045d2:	697a      	ldr	r2, [r7, #20]
 80045d4:	6839      	ldr	r1, [r7, #0]
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	f000 fb56 	bl	8004c88 <SPI_EndRxTransaction>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2220      	movs	r2, #32
 80045e6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d001      	beq.n	8004604 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e000      	b.n	8004606 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004604:	2300      	movs	r3, #0
  }
}
 8004606:	4618      	mov	r0, r3
 8004608:	3718      	adds	r7, #24
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b08a      	sub	sp, #40	@ 0x28
 8004612:	af00      	add	r7, sp, #0
 8004614:	60f8      	str	r0, [r7, #12]
 8004616:	60b9      	str	r1, [r7, #8]
 8004618:	607a      	str	r2, [r7, #4]
 800461a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800461c:	2301      	movs	r3, #1
 800461e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004620:	f7fd ff2c 	bl	800247c <HAL_GetTick>
 8004624:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800462c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004634:	887b      	ldrh	r3, [r7, #2]
 8004636:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004638:	887b      	ldrh	r3, [r7, #2]
 800463a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800463c:	7ffb      	ldrb	r3, [r7, #31]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d00c      	beq.n	800465c <HAL_SPI_TransmitReceive+0x4e>
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004648:	d106      	bne.n	8004658 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d102      	bne.n	8004658 <HAL_SPI_TransmitReceive+0x4a>
 8004652:	7ffb      	ldrb	r3, [r7, #31]
 8004654:	2b04      	cmp	r3, #4
 8004656:	d001      	beq.n	800465c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004658:	2302      	movs	r3, #2
 800465a:	e1f3      	b.n	8004a44 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d005      	beq.n	800466e <HAL_SPI_TransmitReceive+0x60>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d002      	beq.n	800466e <HAL_SPI_TransmitReceive+0x60>
 8004668:	887b      	ldrh	r3, [r7, #2]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e1e8      	b.n	8004a44 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004678:	2b01      	cmp	r3, #1
 800467a:	d101      	bne.n	8004680 <HAL_SPI_TransmitReceive+0x72>
 800467c:	2302      	movs	r3, #2
 800467e:	e1e1      	b.n	8004a44 <HAL_SPI_TransmitReceive+0x436>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b04      	cmp	r3, #4
 8004692:	d003      	beq.n	800469c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2205      	movs	r2, #5
 8004698:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	887a      	ldrh	r2, [r7, #2]
 80046ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	887a      	ldrh	r2, [r7, #2]
 80046b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	887a      	ldrh	r2, [r7, #2]
 80046c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	887a      	ldrh	r2, [r7, #2]
 80046c8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046de:	d802      	bhi.n	80046e6 <HAL_SPI_TransmitReceive+0xd8>
 80046e0:	8abb      	ldrh	r3, [r7, #20]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d908      	bls.n	80046f8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685a      	ldr	r2, [r3, #4]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	e007      	b.n	8004708 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685a      	ldr	r2, [r3, #4]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004706:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004712:	2b40      	cmp	r3, #64	@ 0x40
 8004714:	d007      	beq.n	8004726 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004724:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800472e:	f240 8083 	bls.w	8004838 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d002      	beq.n	8004740 <HAL_SPI_TransmitReceive+0x132>
 800473a:	8afb      	ldrh	r3, [r7, #22]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d16f      	bne.n	8004820 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004744:	881a      	ldrh	r2, [r3, #0]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004750:	1c9a      	adds	r2, r3, #2
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800475a:	b29b      	uxth	r3, r3
 800475c:	3b01      	subs	r3, #1
 800475e:	b29a      	uxth	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004764:	e05c      	b.n	8004820 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	2b02      	cmp	r3, #2
 8004772:	d11b      	bne.n	80047ac <HAL_SPI_TransmitReceive+0x19e>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004778:	b29b      	uxth	r3, r3
 800477a:	2b00      	cmp	r3, #0
 800477c:	d016      	beq.n	80047ac <HAL_SPI_TransmitReceive+0x19e>
 800477e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004780:	2b01      	cmp	r3, #1
 8004782:	d113      	bne.n	80047ac <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004788:	881a      	ldrh	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004794:	1c9a      	adds	r2, r3, #2
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800479e:	b29b      	uxth	r3, r3
 80047a0:	3b01      	subs	r3, #1
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d11c      	bne.n	80047f4 <HAL_SPI_TransmitReceive+0x1e6>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d016      	beq.n	80047f4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68da      	ldr	r2, [r3, #12]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d0:	b292      	uxth	r2, r2
 80047d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d8:	1c9a      	adds	r2, r3, #2
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	3b01      	subs	r3, #1
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047f0:	2301      	movs	r3, #1
 80047f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047f4:	f7fd fe42 	bl	800247c <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	6a3b      	ldr	r3, [r7, #32]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004800:	429a      	cmp	r2, r3
 8004802:	d80d      	bhi.n	8004820 <HAL_SPI_TransmitReceive+0x212>
 8004804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480a:	d009      	beq.n	8004820 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e111      	b.n	8004a44 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004824:	b29b      	uxth	r3, r3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d19d      	bne.n	8004766 <HAL_SPI_TransmitReceive+0x158>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004830:	b29b      	uxth	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d197      	bne.n	8004766 <HAL_SPI_TransmitReceive+0x158>
 8004836:	e0e5      	b.n	8004a04 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <HAL_SPI_TransmitReceive+0x23a>
 8004840:	8afb      	ldrh	r3, [r7, #22]
 8004842:	2b01      	cmp	r3, #1
 8004844:	f040 80d1 	bne.w	80049ea <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800484c:	b29b      	uxth	r3, r3
 800484e:	2b01      	cmp	r3, #1
 8004850:	d912      	bls.n	8004878 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004856:	881a      	ldrh	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	1c9a      	adds	r2, r3, #2
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800486c:	b29b      	uxth	r3, r3
 800486e:	3b02      	subs	r3, #2
 8004870:	b29a      	uxth	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004876:	e0b8      	b.n	80049ea <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	330c      	adds	r3, #12
 8004882:	7812      	ldrb	r2, [r2, #0]
 8004884:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004894:	b29b      	uxth	r3, r3
 8004896:	3b01      	subs	r3, #1
 8004898:	b29a      	uxth	r2, r3
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800489e:	e0a4      	b.n	80049ea <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d134      	bne.n	8004918 <HAL_SPI_TransmitReceive+0x30a>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d02f      	beq.n	8004918 <HAL_SPI_TransmitReceive+0x30a>
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d12c      	bne.n	8004918 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d912      	bls.n	80048ee <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048cc:	881a      	ldrh	r2, [r3, #0]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d8:	1c9a      	adds	r2, r3, #2
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	3b02      	subs	r3, #2
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048ec:	e012      	b.n	8004914 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	330c      	adds	r3, #12
 80048f8:	7812      	ldrb	r2, [r2, #0]
 80048fa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800490a:	b29b      	uxth	r3, r3
 800490c:	3b01      	subs	r3, #1
 800490e:	b29a      	uxth	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004914:	2300      	movs	r3, #0
 8004916:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b01      	cmp	r3, #1
 8004924:	d148      	bne.n	80049b8 <HAL_SPI_TransmitReceive+0x3aa>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d042      	beq.n	80049b8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004938:	b29b      	uxth	r3, r3
 800493a:	2b01      	cmp	r3, #1
 800493c:	d923      	bls.n	8004986 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68da      	ldr	r2, [r3, #12]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004948:	b292      	uxth	r2, r2
 800494a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004950:	1c9a      	adds	r2, r3, #2
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800495c:	b29b      	uxth	r3, r3
 800495e:	3b02      	subs	r3, #2
 8004960:	b29a      	uxth	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b01      	cmp	r3, #1
 8004972:	d81f      	bhi.n	80049b4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685a      	ldr	r2, [r3, #4]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004982:	605a      	str	r2, [r3, #4]
 8004984:	e016      	b.n	80049b4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f103 020c 	add.w	r2, r3, #12
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004992:	7812      	ldrb	r2, [r2, #0]
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800499c:	1c5a      	adds	r2, r3, #1
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	3b01      	subs	r3, #1
 80049ac:	b29a      	uxth	r2, r3
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049b4:	2301      	movs	r3, #1
 80049b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049b8:	f7fd fd60 	bl	800247c <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	6a3b      	ldr	r3, [r7, #32]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d803      	bhi.n	80049d0 <HAL_SPI_TransmitReceive+0x3c2>
 80049c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ce:	d102      	bne.n	80049d6 <HAL_SPI_TransmitReceive+0x3c8>
 80049d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d109      	bne.n	80049ea <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e02c      	b.n	8004a44 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f47f af55 	bne.w	80048a0 <HAL_SPI_TransmitReceive+0x292>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f47f af4e 	bne.w	80048a0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a04:	6a3a      	ldr	r2, [r7, #32]
 8004a06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 f995 	bl	8004d38 <SPI_EndRxTxTransaction>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2220      	movs	r2, #32
 8004a18:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e00e      	b.n	8004a44 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e000      	b.n	8004a44 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004a42:	2300      	movs	r3, #0
  }
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3728      	adds	r7, #40	@ 0x28
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b088      	sub	sp, #32
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	603b      	str	r3, [r7, #0]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a5c:	f7fd fd0e 	bl	800247c <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	4413      	add	r3, r2
 8004a6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a6c:	f7fd fd06 	bl	800247c <HAL_GetTick>
 8004a70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a72:	4b39      	ldr	r3, [pc, #228]	@ (8004b58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	015b      	lsls	r3, r3, #5
 8004a78:	0d1b      	lsrs	r3, r3, #20
 8004a7a:	69fa      	ldr	r2, [r7, #28]
 8004a7c:	fb02 f303 	mul.w	r3, r2, r3
 8004a80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a82:	e054      	b.n	8004b2e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8a:	d050      	beq.n	8004b2e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a8c:	f7fd fcf6 	bl	800247c <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	69fa      	ldr	r2, [r7, #28]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d902      	bls.n	8004aa2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d13d      	bne.n	8004b1e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ab0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004aba:	d111      	bne.n	8004ae0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ac4:	d004      	beq.n	8004ad0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ace:	d107      	bne.n	8004ae0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ade:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ae8:	d10f      	bne.n	8004b0a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b08:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e017      	b.n	8004b4e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b24:	2300      	movs	r3, #0
 8004b26:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	4013      	ands	r3, r2
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	bf0c      	ite	eq
 8004b3e:	2301      	moveq	r3, #1
 8004b40:	2300      	movne	r3, #0
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d19b      	bne.n	8004a84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3720      	adds	r7, #32
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	20000000 	.word	0x20000000

08004b5c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b08a      	sub	sp, #40	@ 0x28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
 8004b68:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b6e:	f7fd fc85 	bl	800247c <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b76:	1a9b      	subs	r3, r3, r2
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004b7e:	f7fd fc7d 	bl	800247c <HAL_GetTick>
 8004b82:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	330c      	adds	r3, #12
 8004b8a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8004c84 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	4613      	mov	r3, r2
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	4413      	add	r3, r2
 8004b96:	00da      	lsls	r2, r3, #3
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	0d1b      	lsrs	r3, r3, #20
 8004b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ba2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004ba4:	e060      	b.n	8004c68 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004bac:	d107      	bne.n	8004bbe <SPI_WaitFifoStateUntilTimeout+0x62>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d104      	bne.n	8004bbe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004bbc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc4:	d050      	beq.n	8004c68 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bc6:	f7fd fc59 	bl	800247c <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	6a3b      	ldr	r3, [r7, #32]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d902      	bls.n	8004bdc <SPI_WaitFifoStateUntilTimeout+0x80>
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d13d      	bne.n	8004c58 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bf4:	d111      	bne.n	8004c1a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bfe:	d004      	beq.n	8004c0a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c08:	d107      	bne.n	8004c1a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c22:	d10f      	bne.n	8004c44 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e010      	b.n	8004c7a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	3b01      	subs	r3, #1
 8004c66:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	4013      	ands	r3, r2
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d196      	bne.n	8004ba6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c78:	2300      	movs	r3, #0
}
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	3728      	adds	r7, #40	@ 0x28
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20000000 	.word	0x20000000

08004c88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af02      	add	r7, sp, #8
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c9c:	d111      	bne.n	8004cc2 <SPI_EndRxTransaction+0x3a>
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ca6:	d004      	beq.n	8004cb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cb0:	d107      	bne.n	8004cc2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cc0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	2180      	movs	r1, #128	@ 0x80
 8004ccc:	68f8      	ldr	r0, [r7, #12]
 8004cce:	f7ff febd 	bl	8004a4c <SPI_WaitFlagStateUntilTimeout>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d007      	beq.n	8004ce8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cdc:	f043 0220 	orr.w	r2, r3, #32
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e023      	b.n	8004d30 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cf0:	d11d      	bne.n	8004d2e <SPI_EndRxTransaction+0xa6>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cfa:	d004      	beq.n	8004d06 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d04:	d113      	bne.n	8004d2e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f7ff ff22 	bl	8004b5c <SPI_WaitFifoStateUntilTimeout>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d007      	beq.n	8004d2e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d22:	f043 0220 	orr.w	r2, r3, #32
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004d2a:	2303      	movs	r3, #3
 8004d2c:	e000      	b.n	8004d30 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af02      	add	r7, sp, #8
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f7ff ff03 	bl	8004b5c <SPI_WaitFifoStateUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d007      	beq.n	8004d6c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d60:	f043 0220 	orr.w	r2, r3, #32
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e027      	b.n	8004dbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	2200      	movs	r2, #0
 8004d74:	2180      	movs	r1, #128	@ 0x80
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f7ff fe68 	bl	8004a4c <SPI_WaitFlagStateUntilTimeout>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d007      	beq.n	8004d92 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d86:	f043 0220 	orr.w	r2, r3, #32
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e014      	b.n	8004dbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	f7ff fedc 	bl	8004b5c <SPI_WaitFifoStateUntilTimeout>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d007      	beq.n	8004dba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dae:	f043 0220 	orr.w	r2, r3, #32
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e000      	b.n	8004dbc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e049      	b.n	8004e6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d106      	bne.n	8004df0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f7fd f9a0 	bl	8002130 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3304      	adds	r3, #4
 8004e00:	4619      	mov	r1, r3
 8004e02:	4610      	mov	r0, r2
 8004e04:	f000 fa74 	bl	80052f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e049      	b.n	8004f18 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d106      	bne.n	8004e9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 f841 	bl	8004f20 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	3304      	adds	r3, #4
 8004eae:	4619      	mov	r1, r3
 8004eb0:	4610      	mov	r0, r2
 8004eb2:	f000 fa1d 	bl	80052f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3708      	adds	r7, #8
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d101      	bne.n	8004f52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f4e:	2302      	movs	r3, #2
 8004f50:	e0ff      	b.n	8005152 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2201      	movs	r2, #1
 8004f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b14      	cmp	r3, #20
 8004f5e:	f200 80f0 	bhi.w	8005142 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004f62:	a201      	add	r2, pc, #4	@ (adr r2, 8004f68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f68:	08004fbd 	.word	0x08004fbd
 8004f6c:	08005143 	.word	0x08005143
 8004f70:	08005143 	.word	0x08005143
 8004f74:	08005143 	.word	0x08005143
 8004f78:	08004ffd 	.word	0x08004ffd
 8004f7c:	08005143 	.word	0x08005143
 8004f80:	08005143 	.word	0x08005143
 8004f84:	08005143 	.word	0x08005143
 8004f88:	0800503f 	.word	0x0800503f
 8004f8c:	08005143 	.word	0x08005143
 8004f90:	08005143 	.word	0x08005143
 8004f94:	08005143 	.word	0x08005143
 8004f98:	0800507f 	.word	0x0800507f
 8004f9c:	08005143 	.word	0x08005143
 8004fa0:	08005143 	.word	0x08005143
 8004fa4:	08005143 	.word	0x08005143
 8004fa8:	080050c1 	.word	0x080050c1
 8004fac:	08005143 	.word	0x08005143
 8004fb0:	08005143 	.word	0x08005143
 8004fb4:	08005143 	.word	0x08005143
 8004fb8:	08005101 	.word	0x08005101
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	68b9      	ldr	r1, [r7, #8]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f000 fa04 	bl	80053d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699a      	ldr	r2, [r3, #24]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f042 0208 	orr.w	r2, r2, #8
 8004fd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699a      	ldr	r2, [r3, #24]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0204 	bic.w	r2, r2, #4
 8004fe6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	6999      	ldr	r1, [r3, #24]
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	691a      	ldr	r2, [r3, #16]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	619a      	str	r2, [r3, #24]
      break;
 8004ffa:	e0a5      	b.n	8005148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68b9      	ldr	r1, [r7, #8]
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fa60 	bl	80054c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	699a      	ldr	r2, [r3, #24]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005016:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	699a      	ldr	r2, [r3, #24]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005026:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6999      	ldr	r1, [r3, #24]
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	021a      	lsls	r2, r3, #8
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	619a      	str	r2, [r3, #24]
      break;
 800503c:	e084      	b.n	8005148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68b9      	ldr	r1, [r7, #8]
 8005044:	4618      	mov	r0, r3
 8005046:	f000 fab9 	bl	80055bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	69da      	ldr	r2, [r3, #28]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f042 0208 	orr.w	r2, r2, #8
 8005058:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69da      	ldr	r2, [r3, #28]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f022 0204 	bic.w	r2, r2, #4
 8005068:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	69d9      	ldr	r1, [r3, #28]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	691a      	ldr	r2, [r3, #16]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	430a      	orrs	r2, r1
 800507a:	61da      	str	r2, [r3, #28]
      break;
 800507c:	e064      	b.n	8005148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68b9      	ldr	r1, [r7, #8]
 8005084:	4618      	mov	r0, r3
 8005086:	f000 fb11 	bl	80056ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	69da      	ldr	r2, [r3, #28]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005098:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	69da      	ldr	r2, [r3, #28]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	69d9      	ldr	r1, [r3, #28]
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	021a      	lsls	r2, r3, #8
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	61da      	str	r2, [r3, #28]
      break;
 80050be:	e043      	b.n	8005148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68b9      	ldr	r1, [r7, #8]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 fb4e 	bl	8005768 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 0208 	orr.w	r2, r2, #8
 80050da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f022 0204 	bic.w	r2, r2, #4
 80050ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	691a      	ldr	r2, [r3, #16]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	430a      	orrs	r2, r1
 80050fc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80050fe:	e023      	b.n	8005148 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68b9      	ldr	r1, [r7, #8]
 8005106:	4618      	mov	r0, r3
 8005108:	f000 fb86 	bl	8005818 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800511a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800512a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	021a      	lsls	r2, r3, #8
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005140:	e002      	b.n	8005148 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	75fb      	strb	r3, [r7, #23]
      break;
 8005146:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005150:	7dfb      	ldrb	r3, [r7, #23]
}
 8005152:	4618      	mov	r0, r3
 8005154:	3718      	adds	r7, #24
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop

0800515c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005170:	2b01      	cmp	r3, #1
 8005172:	d101      	bne.n	8005178 <HAL_TIM_ConfigClockSource+0x1c>
 8005174:	2302      	movs	r3, #2
 8005176:	e0b6      	b.n	80052e6 <HAL_TIM_ConfigClockSource+0x18a>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005196:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800519a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051b4:	d03e      	beq.n	8005234 <HAL_TIM_ConfigClockSource+0xd8>
 80051b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ba:	f200 8087 	bhi.w	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051c2:	f000 8086 	beq.w	80052d2 <HAL_TIM_ConfigClockSource+0x176>
 80051c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ca:	d87f      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051cc:	2b70      	cmp	r3, #112	@ 0x70
 80051ce:	d01a      	beq.n	8005206 <HAL_TIM_ConfigClockSource+0xaa>
 80051d0:	2b70      	cmp	r3, #112	@ 0x70
 80051d2:	d87b      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051d4:	2b60      	cmp	r3, #96	@ 0x60
 80051d6:	d050      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x11e>
 80051d8:	2b60      	cmp	r3, #96	@ 0x60
 80051da:	d877      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051dc:	2b50      	cmp	r3, #80	@ 0x50
 80051de:	d03c      	beq.n	800525a <HAL_TIM_ConfigClockSource+0xfe>
 80051e0:	2b50      	cmp	r3, #80	@ 0x50
 80051e2:	d873      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051e4:	2b40      	cmp	r3, #64	@ 0x40
 80051e6:	d058      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x13e>
 80051e8:	2b40      	cmp	r3, #64	@ 0x40
 80051ea:	d86f      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051ec:	2b30      	cmp	r3, #48	@ 0x30
 80051ee:	d064      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x15e>
 80051f0:	2b30      	cmp	r3, #48	@ 0x30
 80051f2:	d86b      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051f4:	2b20      	cmp	r3, #32
 80051f6:	d060      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x15e>
 80051f8:	2b20      	cmp	r3, #32
 80051fa:	d867      	bhi.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d05c      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x15e>
 8005200:	2b10      	cmp	r3, #16
 8005202:	d05a      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x15e>
 8005204:	e062      	b.n	80052cc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005216:	f000 fbd3 	bl	80059c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005228:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68ba      	ldr	r2, [r7, #8]
 8005230:	609a      	str	r2, [r3, #8]
      break;
 8005232:	e04f      	b.n	80052d4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005244:	f000 fbbc 	bl	80059c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689a      	ldr	r2, [r3, #8]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005256:	609a      	str	r2, [r3, #8]
      break;
 8005258:	e03c      	b.n	80052d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005266:	461a      	mov	r2, r3
 8005268:	f000 fb30 	bl	80058cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2150      	movs	r1, #80	@ 0x50
 8005272:	4618      	mov	r0, r3
 8005274:	f000 fb89 	bl	800598a <TIM_ITRx_SetConfig>
      break;
 8005278:	e02c      	b.n	80052d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005286:	461a      	mov	r2, r3
 8005288:	f000 fb4f 	bl	800592a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2160      	movs	r1, #96	@ 0x60
 8005292:	4618      	mov	r0, r3
 8005294:	f000 fb79 	bl	800598a <TIM_ITRx_SetConfig>
      break;
 8005298:	e01c      	b.n	80052d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052a6:	461a      	mov	r2, r3
 80052a8:	f000 fb10 	bl	80058cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2140      	movs	r1, #64	@ 0x40
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 fb69 	bl	800598a <TIM_ITRx_SetConfig>
      break;
 80052b8:	e00c      	b.n	80052d4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4619      	mov	r1, r3
 80052c4:	4610      	mov	r0, r2
 80052c6:	f000 fb60 	bl	800598a <TIM_ITRx_SetConfig>
      break;
 80052ca:	e003      	b.n	80052d4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	73fb      	strb	r3, [r7, #15]
      break;
 80052d0:	e000      	b.n	80052d4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80052d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
	...

080052f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a30      	ldr	r2, [pc, #192]	@ (80053c4 <TIM_Base_SetConfig+0xd4>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d003      	beq.n	8005310 <TIM_Base_SetConfig+0x20>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800530e:	d108      	bne.n	8005322 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005316:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a27      	ldr	r2, [pc, #156]	@ (80053c4 <TIM_Base_SetConfig+0xd4>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d00b      	beq.n	8005342 <TIM_Base_SetConfig+0x52>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005330:	d007      	beq.n	8005342 <TIM_Base_SetConfig+0x52>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a24      	ldr	r2, [pc, #144]	@ (80053c8 <TIM_Base_SetConfig+0xd8>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d003      	beq.n	8005342 <TIM_Base_SetConfig+0x52>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	4a23      	ldr	r2, [pc, #140]	@ (80053cc <TIM_Base_SetConfig+0xdc>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d108      	bne.n	8005354 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005348:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	4313      	orrs	r3, r2
 8005360:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68fa      	ldr	r2, [r7, #12]
 8005366:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	689a      	ldr	r2, [r3, #8]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a12      	ldr	r2, [pc, #72]	@ (80053c4 <TIM_Base_SetConfig+0xd4>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d007      	beq.n	8005390 <TIM_Base_SetConfig+0xa0>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a11      	ldr	r2, [pc, #68]	@ (80053c8 <TIM_Base_SetConfig+0xd8>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d003      	beq.n	8005390 <TIM_Base_SetConfig+0xa0>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a10      	ldr	r2, [pc, #64]	@ (80053cc <TIM_Base_SetConfig+0xdc>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d103      	bne.n	8005398 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	691a      	ldr	r2, [r3, #16]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d105      	bne.n	80053b6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	f023 0201 	bic.w	r2, r3, #1
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	611a      	str	r2, [r3, #16]
  }
}
 80053b6:	bf00      	nop
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	40012c00 	.word	0x40012c00
 80053c8:	40014000 	.word	0x40014000
 80053cc:	40014400 	.word	0x40014400

080053d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b087      	sub	sp, #28
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a1b      	ldr	r3, [r3, #32]
 80053e4:	f023 0201 	bic.w	r2, r3, #1
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 0303 	bic.w	r3, r3, #3
 800540a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68fa      	ldr	r2, [r7, #12]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f023 0302 	bic.w	r3, r3, #2
 800541c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	4313      	orrs	r3, r2
 8005426:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a24      	ldr	r2, [pc, #144]	@ (80054bc <TIM_OC1_SetConfig+0xec>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d007      	beq.n	8005440 <TIM_OC1_SetConfig+0x70>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a23      	ldr	r2, [pc, #140]	@ (80054c0 <TIM_OC1_SetConfig+0xf0>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d003      	beq.n	8005440 <TIM_OC1_SetConfig+0x70>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a22      	ldr	r2, [pc, #136]	@ (80054c4 <TIM_OC1_SetConfig+0xf4>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d10c      	bne.n	800545a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	f023 0308 	bic.w	r3, r3, #8
 8005446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	697a      	ldr	r2, [r7, #20]
 800544e:	4313      	orrs	r3, r2
 8005450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	f023 0304 	bic.w	r3, r3, #4
 8005458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4a17      	ldr	r2, [pc, #92]	@ (80054bc <TIM_OC1_SetConfig+0xec>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d007      	beq.n	8005472 <TIM_OC1_SetConfig+0xa2>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a16      	ldr	r2, [pc, #88]	@ (80054c0 <TIM_OC1_SetConfig+0xf0>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d003      	beq.n	8005472 <TIM_OC1_SetConfig+0xa2>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a15      	ldr	r2, [pc, #84]	@ (80054c4 <TIM_OC1_SetConfig+0xf4>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d111      	bne.n	8005496 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	693a      	ldr	r2, [r7, #16]
 8005488:	4313      	orrs	r3, r2
 800548a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	693a      	ldr	r2, [r7, #16]
 8005492:	4313      	orrs	r3, r2
 8005494:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	685a      	ldr	r2, [r3, #4]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	621a      	str	r2, [r3, #32]
}
 80054b0:	bf00      	nop
 80054b2:	371c      	adds	r7, #28
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	40012c00 	.word	0x40012c00
 80054c0:	40014000 	.word	0x40014000
 80054c4:	40014400 	.word	0x40014400

080054c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	f023 0210 	bic.w	r2, r3, #16
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	021b      	lsls	r3, r3, #8
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	4313      	orrs	r3, r2
 800550e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	f023 0320 	bic.w	r3, r3, #32
 8005516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	4313      	orrs	r3, r2
 8005522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a22      	ldr	r2, [pc, #136]	@ (80055b0 <TIM_OC2_SetConfig+0xe8>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d10d      	bne.n	8005548 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005532:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	4313      	orrs	r3, r2
 800553e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005546:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a19      	ldr	r2, [pc, #100]	@ (80055b0 <TIM_OC2_SetConfig+0xe8>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d007      	beq.n	8005560 <TIM_OC2_SetConfig+0x98>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a18      	ldr	r2, [pc, #96]	@ (80055b4 <TIM_OC2_SetConfig+0xec>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d003      	beq.n	8005560 <TIM_OC2_SetConfig+0x98>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a17      	ldr	r2, [pc, #92]	@ (80055b8 <TIM_OC2_SetConfig+0xf0>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d113      	bne.n	8005588 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005566:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800556e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	4313      	orrs	r3, r2
 800557a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4313      	orrs	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	621a      	str	r2, [r3, #32]
}
 80055a2:	bf00      	nop
 80055a4:	371c      	adds	r7, #28
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	40012c00 	.word	0x40012c00
 80055b4:	40014000 	.word	0x40014000
 80055b8:	40014400 	.word	0x40014400

080055bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055bc:	b480      	push	{r7}
 80055be:	b087      	sub	sp, #28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a1b      	ldr	r3, [r3, #32]
 80055d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0303 	bic.w	r3, r3, #3
 80055f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	021b      	lsls	r3, r3, #8
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4313      	orrs	r3, r2
 8005614:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a21      	ldr	r2, [pc, #132]	@ (80056a0 <TIM_OC3_SetConfig+0xe4>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d10d      	bne.n	800563a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005624:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	021b      	lsls	r3, r3, #8
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005638:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a18      	ldr	r2, [pc, #96]	@ (80056a0 <TIM_OC3_SetConfig+0xe4>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d007      	beq.n	8005652 <TIM_OC3_SetConfig+0x96>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a17      	ldr	r2, [pc, #92]	@ (80056a4 <TIM_OC3_SetConfig+0xe8>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d003      	beq.n	8005652 <TIM_OC3_SetConfig+0x96>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a16      	ldr	r2, [pc, #88]	@ (80056a8 <TIM_OC3_SetConfig+0xec>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d113      	bne.n	800567a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	011b      	lsls	r3, r3, #4
 8005668:	693a      	ldr	r2, [r7, #16]
 800566a:	4313      	orrs	r3, r2
 800566c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	4313      	orrs	r3, r2
 8005678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	621a      	str	r2, [r3, #32]
}
 8005694:	bf00      	nop
 8005696:	371c      	adds	r7, #28
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	40012c00 	.word	0x40012c00
 80056a4:	40014000 	.word	0x40014000
 80056a8:	40014400 	.word	0x40014400

080056ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b087      	sub	sp, #28
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	021b      	lsls	r3, r3, #8
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	031b      	lsls	r3, r3, #12
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a14      	ldr	r2, [pc, #80]	@ (800575c <TIM_OC4_SetConfig+0xb0>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d007      	beq.n	8005720 <TIM_OC4_SetConfig+0x74>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a13      	ldr	r2, [pc, #76]	@ (8005760 <TIM_OC4_SetConfig+0xb4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d003      	beq.n	8005720 <TIM_OC4_SetConfig+0x74>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a12      	ldr	r2, [pc, #72]	@ (8005764 <TIM_OC4_SetConfig+0xb8>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d109      	bne.n	8005734 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005726:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	695b      	ldr	r3, [r3, #20]
 800572c:	019b      	lsls	r3, r3, #6
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	4313      	orrs	r3, r2
 8005732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	621a      	str	r2, [r3, #32]
}
 800574e:	bf00      	nop
 8005750:	371c      	adds	r7, #28
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	40012c00 	.word	0x40012c00
 8005760:	40014000 	.word	0x40014000
 8005764:	40014400 	.word	0x40014400

08005768 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005768:	b480      	push	{r7}
 800576a:	b087      	sub	sp, #28
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800578e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800579a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80057ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	041b      	lsls	r3, r3, #16
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a13      	ldr	r2, [pc, #76]	@ (800580c <TIM_OC5_SetConfig+0xa4>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d007      	beq.n	80057d2 <TIM_OC5_SetConfig+0x6a>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a12      	ldr	r2, [pc, #72]	@ (8005810 <TIM_OC5_SetConfig+0xa8>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d003      	beq.n	80057d2 <TIM_OC5_SetConfig+0x6a>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a11      	ldr	r2, [pc, #68]	@ (8005814 <TIM_OC5_SetConfig+0xac>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d109      	bne.n	80057e6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	021b      	lsls	r3, r3, #8
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	621a      	str	r2, [r3, #32]
}
 8005800:	bf00      	nop
 8005802:	371c      	adds	r7, #28
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr
 800580c:	40012c00 	.word	0x40012c00
 8005810:	40014000 	.word	0x40014000
 8005814:	40014400 	.word	0x40014400

08005818 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800583e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800584a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	021b      	lsls	r3, r3, #8
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	4313      	orrs	r3, r2
 8005856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800585e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	051b      	lsls	r3, r3, #20
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	4313      	orrs	r3, r2
 800586a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a14      	ldr	r2, [pc, #80]	@ (80058c0 <TIM_OC6_SetConfig+0xa8>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d007      	beq.n	8005884 <TIM_OC6_SetConfig+0x6c>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a13      	ldr	r2, [pc, #76]	@ (80058c4 <TIM_OC6_SetConfig+0xac>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d003      	beq.n	8005884 <TIM_OC6_SetConfig+0x6c>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a12      	ldr	r2, [pc, #72]	@ (80058c8 <TIM_OC6_SetConfig+0xb0>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d109      	bne.n	8005898 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800588a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	029b      	lsls	r3, r3, #10
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	4313      	orrs	r3, r2
 8005896:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	697a      	ldr	r2, [r7, #20]
 800589c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	621a      	str	r2, [r3, #32]
}
 80058b2:	bf00      	nop
 80058b4:	371c      	adds	r7, #28
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	40012c00 	.word	0x40012c00
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40014400 	.word	0x40014400

080058cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	f023 0201 	bic.w	r2, r3, #1
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	011b      	lsls	r3, r3, #4
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4313      	orrs	r3, r2
 8005900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f023 030a 	bic.w	r3, r3, #10
 8005908:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4313      	orrs	r3, r2
 8005910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	621a      	str	r2, [r3, #32]
}
 800591e:	bf00      	nop
 8005920:	371c      	adds	r7, #28
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800592a:	b480      	push	{r7}
 800592c:	b087      	sub	sp, #28
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6a1b      	ldr	r3, [r3, #32]
 8005940:	f023 0210 	bic.w	r2, r3, #16
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005954:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	031b      	lsls	r3, r3, #12
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	4313      	orrs	r3, r2
 800595e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005966:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	011b      	lsls	r3, r3, #4
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	621a      	str	r2, [r3, #32]
}
 800597e:	bf00      	nop
 8005980:	371c      	adds	r7, #28
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr

0800598a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800598a:	b480      	push	{r7}
 800598c:	b085      	sub	sp, #20
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	f043 0307 	orr.w	r3, r3, #7
 80059ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	609a      	str	r2, [r3, #8]
}
 80059b4:	bf00      	nop
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
 80059cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	021a      	lsls	r2, r3, #8
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	431a      	orrs	r2, r3
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	697a      	ldr	r2, [r7, #20]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	697a      	ldr	r2, [r7, #20]
 80059f2:	609a      	str	r2, [r3, #8]
}
 80059f4:	bf00      	nop
 80059f6:	371c      	adds	r7, #28
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr

08005a00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e04f      	b.n	8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a21      	ldr	r2, [pc, #132]	@ (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d108      	bne.n	8005a54 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005a48:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a14      	ldr	r2, [pc, #80]	@ (8005ac4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d009      	beq.n	8005a8c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a80:	d004      	beq.n	8005a8c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a10      	ldr	r2, [pc, #64]	@ (8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d10c      	bne.n	8005aa6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a92:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	40012c00 	.word	0x40012c00
 8005ac8:	40014000 	.word	0x40014000

08005acc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d101      	bne.n	8005ae8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ae4:	2302      	movs	r3, #2
 8005ae6:	e060      	b.n	8005baa <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	695b      	ldr	r3, [r3, #20]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	041b      	lsls	r3, r3, #16
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a14      	ldr	r2, [pc, #80]	@ (8005bb8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d115      	bne.n	8005b98 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b76:	051b      	lsls	r3, r3, #20
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ba8:	2300      	movs	r3, #0
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3714      	adds	r7, #20
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	40012c00 	.word	0x40012c00

08005bbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e040      	b.n	8005c50 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d106      	bne.n	8005be4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f7fc fb62 	bl	80022a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2224      	movs	r2, #36	@ 0x24
 8005be8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0201 	bic.w	r2, r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d002      	beq.n	8005c08 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 fade 	bl	80061c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f8af 	bl	8005d6c <UART_SetConfig>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d101      	bne.n	8005c18 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e01b      	b.n	8005c50 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c26:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	689a      	ldr	r2, [r3, #8]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c36:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0201 	orr.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 fb5d 	bl	8006308 <UART_CheckIdleState>
 8005c4e:	4603      	mov	r3, r0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3708      	adds	r7, #8
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08a      	sub	sp, #40	@ 0x28
 8005c5c:	af02      	add	r7, sp, #8
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	603b      	str	r3, [r7, #0]
 8005c64:	4613      	mov	r3, r2
 8005c66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c6c:	2b20      	cmp	r3, #32
 8005c6e:	d177      	bne.n	8005d60 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d002      	beq.n	8005c7c <HAL_UART_Transmit+0x24>
 8005c76:	88fb      	ldrh	r3, [r7, #6]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e070      	b.n	8005d62 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2221      	movs	r2, #33	@ 0x21
 8005c8c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c8e:	f7fc fbf5 	bl	800247c <HAL_GetTick>
 8005c92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	88fa      	ldrh	r2, [r7, #6]
 8005c98:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	88fa      	ldrh	r2, [r7, #6]
 8005ca0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cac:	d108      	bne.n	8005cc0 <HAL_UART_Transmit+0x68>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d104      	bne.n	8005cc0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	61bb      	str	r3, [r7, #24]
 8005cbe:	e003      	b.n	8005cc8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cc8:	e02f      	b.n	8005d2a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	9300      	str	r3, [sp, #0]
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	2180      	movs	r1, #128	@ 0x80
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 fbbf 	bl	8006458 <UART_WaitOnFlagUntilTimeout>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d004      	beq.n	8005cea <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e03b      	b.n	8005d62 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10b      	bne.n	8005d08 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	881a      	ldrh	r2, [r3, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cfc:	b292      	uxth	r2, r2
 8005cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	3302      	adds	r3, #2
 8005d04:	61bb      	str	r3, [r7, #24]
 8005d06:	e007      	b.n	8005d18 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	781a      	ldrb	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	3301      	adds	r3, #1
 8005d16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	3b01      	subs	r3, #1
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1c9      	bne.n	8005cca <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	2140      	movs	r1, #64	@ 0x40
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 fb89 	bl	8006458 <UART_WaitOnFlagUntilTimeout>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d004      	beq.n	8005d56 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e005      	b.n	8005d62 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2220      	movs	r2, #32
 8005d5a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	e000      	b.n	8005d62 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005d60:	2302      	movs	r3, #2
  }
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3720      	adds	r7, #32
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
	...

08005d6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d70:	b08a      	sub	sp, #40	@ 0x28
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	689a      	ldr	r2, [r3, #8]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	431a      	orrs	r2, r3
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	695b      	ldr	r3, [r3, #20]
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	4bb4      	ldr	r3, [pc, #720]	@ (800606c <UART_SetConfig+0x300>)
 8005d9c:	4013      	ands	r3, r2
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	6812      	ldr	r2, [r2, #0]
 8005da2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005da4:	430b      	orrs	r3, r1
 8005da6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	68da      	ldr	r2, [r3, #12]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	699b      	ldr	r3, [r3, #24]
 8005dc2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4aa9      	ldr	r2, [pc, #676]	@ (8006070 <UART_SetConfig+0x304>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d004      	beq.n	8005dd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de8:	430a      	orrs	r2, r1
 8005dea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4aa0      	ldr	r2, [pc, #640]	@ (8006074 <UART_SetConfig+0x308>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d126      	bne.n	8005e44 <UART_SetConfig+0xd8>
 8005df6:	4ba0      	ldr	r3, [pc, #640]	@ (8006078 <UART_SetConfig+0x30c>)
 8005df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dfc:	f003 0303 	and.w	r3, r3, #3
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d81b      	bhi.n	8005e3c <UART_SetConfig+0xd0>
 8005e04:	a201      	add	r2, pc, #4	@ (adr r2, 8005e0c <UART_SetConfig+0xa0>)
 8005e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0a:	bf00      	nop
 8005e0c:	08005e1d 	.word	0x08005e1d
 8005e10:	08005e2d 	.word	0x08005e2d
 8005e14:	08005e25 	.word	0x08005e25
 8005e18:	08005e35 	.word	0x08005e35
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e22:	e080      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005e24:	2302      	movs	r3, #2
 8005e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e2a:	e07c      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005e2c:	2304      	movs	r3, #4
 8005e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e32:	e078      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005e34:	2308      	movs	r3, #8
 8005e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e3a:	e074      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005e3c:	2310      	movs	r3, #16
 8005e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e42:	e070      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a8c      	ldr	r2, [pc, #560]	@ (800607c <UART_SetConfig+0x310>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d138      	bne.n	8005ec0 <UART_SetConfig+0x154>
 8005e4e:	4b8a      	ldr	r3, [pc, #552]	@ (8006078 <UART_SetConfig+0x30c>)
 8005e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e54:	f003 030c 	and.w	r3, r3, #12
 8005e58:	2b0c      	cmp	r3, #12
 8005e5a:	d82d      	bhi.n	8005eb8 <UART_SetConfig+0x14c>
 8005e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e64 <UART_SetConfig+0xf8>)
 8005e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e62:	bf00      	nop
 8005e64:	08005e99 	.word	0x08005e99
 8005e68:	08005eb9 	.word	0x08005eb9
 8005e6c:	08005eb9 	.word	0x08005eb9
 8005e70:	08005eb9 	.word	0x08005eb9
 8005e74:	08005ea9 	.word	0x08005ea9
 8005e78:	08005eb9 	.word	0x08005eb9
 8005e7c:	08005eb9 	.word	0x08005eb9
 8005e80:	08005eb9 	.word	0x08005eb9
 8005e84:	08005ea1 	.word	0x08005ea1
 8005e88:	08005eb9 	.word	0x08005eb9
 8005e8c:	08005eb9 	.word	0x08005eb9
 8005e90:	08005eb9 	.word	0x08005eb9
 8005e94:	08005eb1 	.word	0x08005eb1
 8005e98:	2300      	movs	r3, #0
 8005e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e9e:	e042      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ea6:	e03e      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eae:	e03a      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005eb0:	2308      	movs	r3, #8
 8005eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eb6:	e036      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005eb8:	2310      	movs	r3, #16
 8005eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ebe:	e032      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a6a      	ldr	r2, [pc, #424]	@ (8006070 <UART_SetConfig+0x304>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d12a      	bne.n	8005f20 <UART_SetConfig+0x1b4>
 8005eca:	4b6b      	ldr	r3, [pc, #428]	@ (8006078 <UART_SetConfig+0x30c>)
 8005ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005ed4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ed8:	d01a      	beq.n	8005f10 <UART_SetConfig+0x1a4>
 8005eda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ede:	d81b      	bhi.n	8005f18 <UART_SetConfig+0x1ac>
 8005ee0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ee4:	d00c      	beq.n	8005f00 <UART_SetConfig+0x194>
 8005ee6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005eea:	d815      	bhi.n	8005f18 <UART_SetConfig+0x1ac>
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d003      	beq.n	8005ef8 <UART_SetConfig+0x18c>
 8005ef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ef4:	d008      	beq.n	8005f08 <UART_SetConfig+0x19c>
 8005ef6:	e00f      	b.n	8005f18 <UART_SetConfig+0x1ac>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005efe:	e012      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005f00:	2302      	movs	r3, #2
 8005f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f06:	e00e      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005f08:	2304      	movs	r3, #4
 8005f0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f0e:	e00a      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005f10:	2308      	movs	r3, #8
 8005f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f16:	e006      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005f18:	2310      	movs	r3, #16
 8005f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f1e:	e002      	b.n	8005f26 <UART_SetConfig+0x1ba>
 8005f20:	2310      	movs	r3, #16
 8005f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a51      	ldr	r2, [pc, #324]	@ (8006070 <UART_SetConfig+0x304>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d17a      	bne.n	8006026 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f30:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005f34:	2b08      	cmp	r3, #8
 8005f36:	d824      	bhi.n	8005f82 <UART_SetConfig+0x216>
 8005f38:	a201      	add	r2, pc, #4	@ (adr r2, 8005f40 <UART_SetConfig+0x1d4>)
 8005f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3e:	bf00      	nop
 8005f40:	08005f65 	.word	0x08005f65
 8005f44:	08005f83 	.word	0x08005f83
 8005f48:	08005f6d 	.word	0x08005f6d
 8005f4c:	08005f83 	.word	0x08005f83
 8005f50:	08005f73 	.word	0x08005f73
 8005f54:	08005f83 	.word	0x08005f83
 8005f58:	08005f83 	.word	0x08005f83
 8005f5c:	08005f83 	.word	0x08005f83
 8005f60:	08005f7b 	.word	0x08005f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f64:	f7fd fc62 	bl	800382c <HAL_RCC_GetPCLK1Freq>
 8005f68:	61f8      	str	r0, [r7, #28]
        break;
 8005f6a:	e010      	b.n	8005f8e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f6c:	4b44      	ldr	r3, [pc, #272]	@ (8006080 <UART_SetConfig+0x314>)
 8005f6e:	61fb      	str	r3, [r7, #28]
        break;
 8005f70:	e00d      	b.n	8005f8e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f72:	f7fd fbc3 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 8005f76:	61f8      	str	r0, [r7, #28]
        break;
 8005f78:	e009      	b.n	8005f8e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f7e:	61fb      	str	r3, [r7, #28]
        break;
 8005f80:	e005      	b.n	8005f8e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f000 8107 	beq.w	80061a4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	685a      	ldr	r2, [r3, #4]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	005b      	lsls	r3, r3, #1
 8005f9e:	4413      	add	r3, r2
 8005fa0:	69fa      	ldr	r2, [r7, #28]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d305      	bcc.n	8005fb2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005fac:	69fa      	ldr	r2, [r7, #28]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d903      	bls.n	8005fba <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005fb8:	e0f4      	b.n	80061a4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	461c      	mov	r4, r3
 8005fc0:	4615      	mov	r5, r2
 8005fc2:	f04f 0200 	mov.w	r2, #0
 8005fc6:	f04f 0300 	mov.w	r3, #0
 8005fca:	022b      	lsls	r3, r5, #8
 8005fcc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005fd0:	0222      	lsls	r2, r4, #8
 8005fd2:	68f9      	ldr	r1, [r7, #12]
 8005fd4:	6849      	ldr	r1, [r1, #4]
 8005fd6:	0849      	lsrs	r1, r1, #1
 8005fd8:	2000      	movs	r0, #0
 8005fda:	4688      	mov	r8, r1
 8005fdc:	4681      	mov	r9, r0
 8005fde:	eb12 0a08 	adds.w	sl, r2, r8
 8005fe2:	eb43 0b09 	adc.w	fp, r3, r9
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	603b      	str	r3, [r7, #0]
 8005fee:	607a      	str	r2, [r7, #4]
 8005ff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ff4:	4650      	mov	r0, sl
 8005ff6:	4659      	mov	r1, fp
 8005ff8:	f7fa fdd6 	bl	8000ba8 <__aeabi_uldivmod>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	4613      	mov	r3, r2
 8006002:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800600a:	d308      	bcc.n	800601e <UART_SetConfig+0x2b2>
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006012:	d204      	bcs.n	800601e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	60da      	str	r2, [r3, #12]
 800601c:	e0c2      	b.n	80061a4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006024:	e0be      	b.n	80061a4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	69db      	ldr	r3, [r3, #28]
 800602a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800602e:	d16a      	bne.n	8006106 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006030:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006034:	2b08      	cmp	r3, #8
 8006036:	d834      	bhi.n	80060a2 <UART_SetConfig+0x336>
 8006038:	a201      	add	r2, pc, #4	@ (adr r2, 8006040 <UART_SetConfig+0x2d4>)
 800603a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603e:	bf00      	nop
 8006040:	08006065 	.word	0x08006065
 8006044:	08006085 	.word	0x08006085
 8006048:	0800608d 	.word	0x0800608d
 800604c:	080060a3 	.word	0x080060a3
 8006050:	08006093 	.word	0x08006093
 8006054:	080060a3 	.word	0x080060a3
 8006058:	080060a3 	.word	0x080060a3
 800605c:	080060a3 	.word	0x080060a3
 8006060:	0800609b 	.word	0x0800609b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006064:	f7fd fbe2 	bl	800382c <HAL_RCC_GetPCLK1Freq>
 8006068:	61f8      	str	r0, [r7, #28]
        break;
 800606a:	e020      	b.n	80060ae <UART_SetConfig+0x342>
 800606c:	efff69f3 	.word	0xefff69f3
 8006070:	40008000 	.word	0x40008000
 8006074:	40013800 	.word	0x40013800
 8006078:	40021000 	.word	0x40021000
 800607c:	40004400 	.word	0x40004400
 8006080:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006084:	f7fd fbe8 	bl	8003858 <HAL_RCC_GetPCLK2Freq>
 8006088:	61f8      	str	r0, [r7, #28]
        break;
 800608a:	e010      	b.n	80060ae <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800608c:	4b4c      	ldr	r3, [pc, #304]	@ (80061c0 <UART_SetConfig+0x454>)
 800608e:	61fb      	str	r3, [r7, #28]
        break;
 8006090:	e00d      	b.n	80060ae <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006092:	f7fd fb33 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 8006096:	61f8      	str	r0, [r7, #28]
        break;
 8006098:	e009      	b.n	80060ae <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800609a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800609e:	61fb      	str	r3, [r7, #28]
        break;
 80060a0:	e005      	b.n	80060ae <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80060a2:	2300      	movs	r3, #0
 80060a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80060ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d077      	beq.n	80061a4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	005a      	lsls	r2, r3, #1
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	085b      	lsrs	r3, r3, #1
 80060be:	441a      	add	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	2b0f      	cmp	r3, #15
 80060ce:	d916      	bls.n	80060fe <UART_SetConfig+0x392>
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060d6:	d212      	bcs.n	80060fe <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	b29b      	uxth	r3, r3
 80060dc:	f023 030f 	bic.w	r3, r3, #15
 80060e0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	085b      	lsrs	r3, r3, #1
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	f003 0307 	and.w	r3, r3, #7
 80060ec:	b29a      	uxth	r2, r3
 80060ee:	8afb      	ldrh	r3, [r7, #22]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	8afa      	ldrh	r2, [r7, #22]
 80060fa:	60da      	str	r2, [r3, #12]
 80060fc:	e052      	b.n	80061a4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006104:	e04e      	b.n	80061a4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006106:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800610a:	2b08      	cmp	r3, #8
 800610c:	d827      	bhi.n	800615e <UART_SetConfig+0x3f2>
 800610e:	a201      	add	r2, pc, #4	@ (adr r2, 8006114 <UART_SetConfig+0x3a8>)
 8006110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006114:	08006139 	.word	0x08006139
 8006118:	08006141 	.word	0x08006141
 800611c:	08006149 	.word	0x08006149
 8006120:	0800615f 	.word	0x0800615f
 8006124:	0800614f 	.word	0x0800614f
 8006128:	0800615f 	.word	0x0800615f
 800612c:	0800615f 	.word	0x0800615f
 8006130:	0800615f 	.word	0x0800615f
 8006134:	08006157 	.word	0x08006157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006138:	f7fd fb78 	bl	800382c <HAL_RCC_GetPCLK1Freq>
 800613c:	61f8      	str	r0, [r7, #28]
        break;
 800613e:	e014      	b.n	800616a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006140:	f7fd fb8a 	bl	8003858 <HAL_RCC_GetPCLK2Freq>
 8006144:	61f8      	str	r0, [r7, #28]
        break;
 8006146:	e010      	b.n	800616a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006148:	4b1d      	ldr	r3, [pc, #116]	@ (80061c0 <UART_SetConfig+0x454>)
 800614a:	61fb      	str	r3, [r7, #28]
        break;
 800614c:	e00d      	b.n	800616a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800614e:	f7fd fad5 	bl	80036fc <HAL_RCC_GetSysClockFreq>
 8006152:	61f8      	str	r0, [r7, #28]
        break;
 8006154:	e009      	b.n	800616a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006156:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800615a:	61fb      	str	r3, [r7, #28]
        break;
 800615c:	e005      	b.n	800616a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800615e:	2300      	movs	r3, #0
 8006160:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006168:	bf00      	nop
    }

    if (pclk != 0U)
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d019      	beq.n	80061a4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	085a      	lsrs	r2, r3, #1
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	441a      	add	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006182:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	2b0f      	cmp	r3, #15
 8006188:	d909      	bls.n	800619e <UART_SetConfig+0x432>
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006190:	d205      	bcs.n	800619e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	b29a      	uxth	r2, r3
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	60da      	str	r2, [r3, #12]
 800619c:	e002      	b.n	80061a4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2200      	movs	r2, #0
 80061a8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80061b0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	3728      	adds	r7, #40	@ 0x28
 80061b8:	46bd      	mov	sp, r7
 80061ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061be:	bf00      	nop
 80061c0:	00f42400 	.word	0x00f42400

080061c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d0:	f003 0308 	and.w	r3, r3, #8
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00a      	beq.n	80061ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	430a      	orrs	r2, r1
 80061ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00a      	beq.n	8006210 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	430a      	orrs	r2, r1
 800620e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006214:	f003 0302 	and.w	r3, r3, #2
 8006218:	2b00      	cmp	r3, #0
 800621a:	d00a      	beq.n	8006232 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006236:	f003 0304 	and.w	r3, r3, #4
 800623a:	2b00      	cmp	r3, #0
 800623c:	d00a      	beq.n	8006254 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006258:	f003 0310 	and.w	r3, r3, #16
 800625c:	2b00      	cmp	r3, #0
 800625e:	d00a      	beq.n	8006276 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800627a:	f003 0320 	and.w	r3, r3, #32
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00a      	beq.n	8006298 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d01a      	beq.n	80062da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	430a      	orrs	r2, r1
 80062b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062c2:	d10a      	bne.n	80062da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	430a      	orrs	r2, r1
 80062d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00a      	beq.n	80062fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	430a      	orrs	r2, r1
 80062fa:	605a      	str	r2, [r3, #4]
  }
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b098      	sub	sp, #96	@ 0x60
 800630c:	af02      	add	r7, sp, #8
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006318:	f7fc f8b0 	bl	800247c <HAL_GetTick>
 800631c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 0308 	and.w	r3, r3, #8
 8006328:	2b08      	cmp	r3, #8
 800632a:	d12e      	bne.n	800638a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800632c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006334:	2200      	movs	r2, #0
 8006336:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f88c 	bl	8006458 <UART_WaitOnFlagUntilTimeout>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d021      	beq.n	800638a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634e:	e853 3f00 	ldrex	r3, [r3]
 8006352:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006356:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800635a:	653b      	str	r3, [r7, #80]	@ 0x50
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	461a      	mov	r2, r3
 8006362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006364:	647b      	str	r3, [r7, #68]	@ 0x44
 8006366:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006368:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800636a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800636c:	e841 2300 	strex	r3, r2, [r1]
 8006370:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1e6      	bne.n	8006346 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2220      	movs	r2, #32
 800637c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e062      	b.n	8006450 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0304 	and.w	r3, r3, #4
 8006394:	2b04      	cmp	r3, #4
 8006396:	d149      	bne.n	800642c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006398:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063a0:	2200      	movs	r2, #0
 80063a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 f856 	bl	8006458 <UART_WaitOnFlagUntilTimeout>
 80063ac:	4603      	mov	r3, r0
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d03c      	beq.n	800642c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ba:	e853 3f00 	ldrex	r3, [r3]
 80063be:	623b      	str	r3, [r7, #32]
   return(result);
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	461a      	mov	r2, r3
 80063ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80063d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063d8:	e841 2300 	strex	r3, r2, [r1]
 80063dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d1e6      	bne.n	80063b2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3308      	adds	r3, #8
 80063ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	e853 3f00 	ldrex	r3, [r3]
 80063f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0301 	bic.w	r3, r3, #1
 80063fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	3308      	adds	r3, #8
 8006402:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006404:	61fa      	str	r2, [r7, #28]
 8006406:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006408:	69b9      	ldr	r1, [r7, #24]
 800640a:	69fa      	ldr	r2, [r7, #28]
 800640c:	e841 2300 	strex	r3, r2, [r1]
 8006410:	617b      	str	r3, [r7, #20]
   return(result);
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1e5      	bne.n	80063e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2220      	movs	r2, #32
 800641c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e011      	b.n	8006450 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2220      	movs	r2, #32
 8006430:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2220      	movs	r2, #32
 8006436:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3758      	adds	r7, #88	@ 0x58
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	603b      	str	r3, [r7, #0]
 8006464:	4613      	mov	r3, r2
 8006466:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006468:	e04f      	b.n	800650a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800646a:	69bb      	ldr	r3, [r7, #24]
 800646c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006470:	d04b      	beq.n	800650a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006472:	f7fc f803 	bl	800247c <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	429a      	cmp	r2, r3
 8006480:	d302      	bcc.n	8006488 <UART_WaitOnFlagUntilTimeout+0x30>
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d101      	bne.n	800648c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e04e      	b.n	800652a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0304 	and.w	r3, r3, #4
 8006496:	2b00      	cmp	r3, #0
 8006498:	d037      	beq.n	800650a <UART_WaitOnFlagUntilTimeout+0xb2>
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	2b80      	cmp	r3, #128	@ 0x80
 800649e:	d034      	beq.n	800650a <UART_WaitOnFlagUntilTimeout+0xb2>
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	2b40      	cmp	r3, #64	@ 0x40
 80064a4:	d031      	beq.n	800650a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	69db      	ldr	r3, [r3, #28]
 80064ac:	f003 0308 	and.w	r3, r3, #8
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d110      	bne.n	80064d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2208      	movs	r2, #8
 80064ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064bc:	68f8      	ldr	r0, [r7, #12]
 80064be:	f000 f838 	bl	8006532 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2208      	movs	r2, #8
 80064c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2200      	movs	r2, #0
 80064ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	e029      	b.n	800652a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	69db      	ldr	r3, [r3, #28]
 80064dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064e4:	d111      	bne.n	800650a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f000 f81e 	bl	8006532 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2220      	movs	r2, #32
 80064fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e00f      	b.n	800652a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	69da      	ldr	r2, [r3, #28]
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	4013      	ands	r3, r2
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	429a      	cmp	r2, r3
 8006518:	bf0c      	ite	eq
 800651a:	2301      	moveq	r3, #1
 800651c:	2300      	movne	r3, #0
 800651e:	b2db      	uxtb	r3, r3
 8006520:	461a      	mov	r2, r3
 8006522:	79fb      	ldrb	r3, [r7, #7]
 8006524:	429a      	cmp	r2, r3
 8006526:	d0a0      	beq.n	800646a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}

08006532 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006532:	b480      	push	{r7}
 8006534:	b095      	sub	sp, #84	@ 0x54
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006542:	e853 3f00 	ldrex	r3, [r3]
 8006546:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800654e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	461a      	mov	r2, r3
 8006556:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006558:	643b      	str	r3, [r7, #64]	@ 0x40
 800655a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800655e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006560:	e841 2300 	strex	r3, r2, [r1]
 8006564:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1e6      	bne.n	800653a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	3308      	adds	r3, #8
 8006572:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006574:	6a3b      	ldr	r3, [r7, #32]
 8006576:	e853 3f00 	ldrex	r3, [r3]
 800657a:	61fb      	str	r3, [r7, #28]
   return(result);
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	f023 0301 	bic.w	r3, r3, #1
 8006582:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3308      	adds	r3, #8
 800658a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800658c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800658e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006590:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006592:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006594:	e841 2300 	strex	r3, r2, [r1]
 8006598:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800659a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1e5      	bne.n	800656c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d118      	bne.n	80065da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	e853 3f00 	ldrex	r3, [r3]
 80065b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	f023 0310 	bic.w	r3, r3, #16
 80065bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	461a      	mov	r2, r3
 80065c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065c6:	61bb      	str	r3, [r7, #24]
 80065c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ca:	6979      	ldr	r1, [r7, #20]
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	e841 2300 	strex	r3, r2, [r1]
 80065d2:	613b      	str	r3, [r7, #16]
   return(result);
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1e6      	bne.n	80065a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2220      	movs	r2, #32
 80065de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80065ee:	bf00      	nop
 80065f0:	3754      	adds	r7, #84	@ 0x54
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr

080065fa <__cvt>:
 80065fa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065fe:	ec57 6b10 	vmov	r6, r7, d0
 8006602:	2f00      	cmp	r7, #0
 8006604:	460c      	mov	r4, r1
 8006606:	4619      	mov	r1, r3
 8006608:	463b      	mov	r3, r7
 800660a:	bfbb      	ittet	lt
 800660c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006610:	461f      	movlt	r7, r3
 8006612:	2300      	movge	r3, #0
 8006614:	232d      	movlt	r3, #45	@ 0x2d
 8006616:	700b      	strb	r3, [r1, #0]
 8006618:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800661a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800661e:	4691      	mov	r9, r2
 8006620:	f023 0820 	bic.w	r8, r3, #32
 8006624:	bfbc      	itt	lt
 8006626:	4632      	movlt	r2, r6
 8006628:	4616      	movlt	r6, r2
 800662a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800662e:	d005      	beq.n	800663c <__cvt+0x42>
 8006630:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006634:	d100      	bne.n	8006638 <__cvt+0x3e>
 8006636:	3401      	adds	r4, #1
 8006638:	2102      	movs	r1, #2
 800663a:	e000      	b.n	800663e <__cvt+0x44>
 800663c:	2103      	movs	r1, #3
 800663e:	ab03      	add	r3, sp, #12
 8006640:	9301      	str	r3, [sp, #4]
 8006642:	ab02      	add	r3, sp, #8
 8006644:	9300      	str	r3, [sp, #0]
 8006646:	ec47 6b10 	vmov	d0, r6, r7
 800664a:	4653      	mov	r3, sl
 800664c:	4622      	mov	r2, r4
 800664e:	f000 fe4b 	bl	80072e8 <_dtoa_r>
 8006652:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006656:	4605      	mov	r5, r0
 8006658:	d119      	bne.n	800668e <__cvt+0x94>
 800665a:	f019 0f01 	tst.w	r9, #1
 800665e:	d00e      	beq.n	800667e <__cvt+0x84>
 8006660:	eb00 0904 	add.w	r9, r0, r4
 8006664:	2200      	movs	r2, #0
 8006666:	2300      	movs	r3, #0
 8006668:	4630      	mov	r0, r6
 800666a:	4639      	mov	r1, r7
 800666c:	f7fa fa2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8006670:	b108      	cbz	r0, 8006676 <__cvt+0x7c>
 8006672:	f8cd 900c 	str.w	r9, [sp, #12]
 8006676:	2230      	movs	r2, #48	@ 0x30
 8006678:	9b03      	ldr	r3, [sp, #12]
 800667a:	454b      	cmp	r3, r9
 800667c:	d31e      	bcc.n	80066bc <__cvt+0xc2>
 800667e:	9b03      	ldr	r3, [sp, #12]
 8006680:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006682:	1b5b      	subs	r3, r3, r5
 8006684:	4628      	mov	r0, r5
 8006686:	6013      	str	r3, [r2, #0]
 8006688:	b004      	add	sp, #16
 800668a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800668e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006692:	eb00 0904 	add.w	r9, r0, r4
 8006696:	d1e5      	bne.n	8006664 <__cvt+0x6a>
 8006698:	7803      	ldrb	r3, [r0, #0]
 800669a:	2b30      	cmp	r3, #48	@ 0x30
 800669c:	d10a      	bne.n	80066b4 <__cvt+0xba>
 800669e:	2200      	movs	r2, #0
 80066a0:	2300      	movs	r3, #0
 80066a2:	4630      	mov	r0, r6
 80066a4:	4639      	mov	r1, r7
 80066a6:	f7fa fa0f 	bl	8000ac8 <__aeabi_dcmpeq>
 80066aa:	b918      	cbnz	r0, 80066b4 <__cvt+0xba>
 80066ac:	f1c4 0401 	rsb	r4, r4, #1
 80066b0:	f8ca 4000 	str.w	r4, [sl]
 80066b4:	f8da 3000 	ldr.w	r3, [sl]
 80066b8:	4499      	add	r9, r3
 80066ba:	e7d3      	b.n	8006664 <__cvt+0x6a>
 80066bc:	1c59      	adds	r1, r3, #1
 80066be:	9103      	str	r1, [sp, #12]
 80066c0:	701a      	strb	r2, [r3, #0]
 80066c2:	e7d9      	b.n	8006678 <__cvt+0x7e>

080066c4 <__exponent>:
 80066c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066c6:	2900      	cmp	r1, #0
 80066c8:	bfba      	itte	lt
 80066ca:	4249      	neglt	r1, r1
 80066cc:	232d      	movlt	r3, #45	@ 0x2d
 80066ce:	232b      	movge	r3, #43	@ 0x2b
 80066d0:	2909      	cmp	r1, #9
 80066d2:	7002      	strb	r2, [r0, #0]
 80066d4:	7043      	strb	r3, [r0, #1]
 80066d6:	dd29      	ble.n	800672c <__exponent+0x68>
 80066d8:	f10d 0307 	add.w	r3, sp, #7
 80066dc:	461d      	mov	r5, r3
 80066de:	270a      	movs	r7, #10
 80066e0:	461a      	mov	r2, r3
 80066e2:	fbb1 f6f7 	udiv	r6, r1, r7
 80066e6:	fb07 1416 	mls	r4, r7, r6, r1
 80066ea:	3430      	adds	r4, #48	@ 0x30
 80066ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066f0:	460c      	mov	r4, r1
 80066f2:	2c63      	cmp	r4, #99	@ 0x63
 80066f4:	f103 33ff 	add.w	r3, r3, #4294967295
 80066f8:	4631      	mov	r1, r6
 80066fa:	dcf1      	bgt.n	80066e0 <__exponent+0x1c>
 80066fc:	3130      	adds	r1, #48	@ 0x30
 80066fe:	1e94      	subs	r4, r2, #2
 8006700:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006704:	1c41      	adds	r1, r0, #1
 8006706:	4623      	mov	r3, r4
 8006708:	42ab      	cmp	r3, r5
 800670a:	d30a      	bcc.n	8006722 <__exponent+0x5e>
 800670c:	f10d 0309 	add.w	r3, sp, #9
 8006710:	1a9b      	subs	r3, r3, r2
 8006712:	42ac      	cmp	r4, r5
 8006714:	bf88      	it	hi
 8006716:	2300      	movhi	r3, #0
 8006718:	3302      	adds	r3, #2
 800671a:	4403      	add	r3, r0
 800671c:	1a18      	subs	r0, r3, r0
 800671e:	b003      	add	sp, #12
 8006720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006722:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006726:	f801 6f01 	strb.w	r6, [r1, #1]!
 800672a:	e7ed      	b.n	8006708 <__exponent+0x44>
 800672c:	2330      	movs	r3, #48	@ 0x30
 800672e:	3130      	adds	r1, #48	@ 0x30
 8006730:	7083      	strb	r3, [r0, #2]
 8006732:	70c1      	strb	r1, [r0, #3]
 8006734:	1d03      	adds	r3, r0, #4
 8006736:	e7f1      	b.n	800671c <__exponent+0x58>

08006738 <_printf_float>:
 8006738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673c:	b08d      	sub	sp, #52	@ 0x34
 800673e:	460c      	mov	r4, r1
 8006740:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006744:	4616      	mov	r6, r2
 8006746:	461f      	mov	r7, r3
 8006748:	4605      	mov	r5, r0
 800674a:	f000 fccd 	bl	80070e8 <_localeconv_r>
 800674e:	6803      	ldr	r3, [r0, #0]
 8006750:	9304      	str	r3, [sp, #16]
 8006752:	4618      	mov	r0, r3
 8006754:	f7f9 fd8c 	bl	8000270 <strlen>
 8006758:	2300      	movs	r3, #0
 800675a:	930a      	str	r3, [sp, #40]	@ 0x28
 800675c:	f8d8 3000 	ldr.w	r3, [r8]
 8006760:	9005      	str	r0, [sp, #20]
 8006762:	3307      	adds	r3, #7
 8006764:	f023 0307 	bic.w	r3, r3, #7
 8006768:	f103 0208 	add.w	r2, r3, #8
 800676c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006770:	f8d4 b000 	ldr.w	fp, [r4]
 8006774:	f8c8 2000 	str.w	r2, [r8]
 8006778:	e9d3 8900 	ldrd	r8, r9, [r3]
 800677c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006780:	9307      	str	r3, [sp, #28]
 8006782:	f8cd 8018 	str.w	r8, [sp, #24]
 8006786:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800678a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800678e:	4b9c      	ldr	r3, [pc, #624]	@ (8006a00 <_printf_float+0x2c8>)
 8006790:	f04f 32ff 	mov.w	r2, #4294967295
 8006794:	f7fa f9ca 	bl	8000b2c <__aeabi_dcmpun>
 8006798:	bb70      	cbnz	r0, 80067f8 <_printf_float+0xc0>
 800679a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800679e:	4b98      	ldr	r3, [pc, #608]	@ (8006a00 <_printf_float+0x2c8>)
 80067a0:	f04f 32ff 	mov.w	r2, #4294967295
 80067a4:	f7fa f9a4 	bl	8000af0 <__aeabi_dcmple>
 80067a8:	bb30      	cbnz	r0, 80067f8 <_printf_float+0xc0>
 80067aa:	2200      	movs	r2, #0
 80067ac:	2300      	movs	r3, #0
 80067ae:	4640      	mov	r0, r8
 80067b0:	4649      	mov	r1, r9
 80067b2:	f7fa f993 	bl	8000adc <__aeabi_dcmplt>
 80067b6:	b110      	cbz	r0, 80067be <_printf_float+0x86>
 80067b8:	232d      	movs	r3, #45	@ 0x2d
 80067ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067be:	4a91      	ldr	r2, [pc, #580]	@ (8006a04 <_printf_float+0x2cc>)
 80067c0:	4b91      	ldr	r3, [pc, #580]	@ (8006a08 <_printf_float+0x2d0>)
 80067c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067c6:	bf94      	ite	ls
 80067c8:	4690      	movls	r8, r2
 80067ca:	4698      	movhi	r8, r3
 80067cc:	2303      	movs	r3, #3
 80067ce:	6123      	str	r3, [r4, #16]
 80067d0:	f02b 0304 	bic.w	r3, fp, #4
 80067d4:	6023      	str	r3, [r4, #0]
 80067d6:	f04f 0900 	mov.w	r9, #0
 80067da:	9700      	str	r7, [sp, #0]
 80067dc:	4633      	mov	r3, r6
 80067de:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067e0:	4621      	mov	r1, r4
 80067e2:	4628      	mov	r0, r5
 80067e4:	f000 f9d2 	bl	8006b8c <_printf_common>
 80067e8:	3001      	adds	r0, #1
 80067ea:	f040 808d 	bne.w	8006908 <_printf_float+0x1d0>
 80067ee:	f04f 30ff 	mov.w	r0, #4294967295
 80067f2:	b00d      	add	sp, #52	@ 0x34
 80067f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f8:	4642      	mov	r2, r8
 80067fa:	464b      	mov	r3, r9
 80067fc:	4640      	mov	r0, r8
 80067fe:	4649      	mov	r1, r9
 8006800:	f7fa f994 	bl	8000b2c <__aeabi_dcmpun>
 8006804:	b140      	cbz	r0, 8006818 <_printf_float+0xe0>
 8006806:	464b      	mov	r3, r9
 8006808:	2b00      	cmp	r3, #0
 800680a:	bfbc      	itt	lt
 800680c:	232d      	movlt	r3, #45	@ 0x2d
 800680e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006812:	4a7e      	ldr	r2, [pc, #504]	@ (8006a0c <_printf_float+0x2d4>)
 8006814:	4b7e      	ldr	r3, [pc, #504]	@ (8006a10 <_printf_float+0x2d8>)
 8006816:	e7d4      	b.n	80067c2 <_printf_float+0x8a>
 8006818:	6863      	ldr	r3, [r4, #4]
 800681a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800681e:	9206      	str	r2, [sp, #24]
 8006820:	1c5a      	adds	r2, r3, #1
 8006822:	d13b      	bne.n	800689c <_printf_float+0x164>
 8006824:	2306      	movs	r3, #6
 8006826:	6063      	str	r3, [r4, #4]
 8006828:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800682c:	2300      	movs	r3, #0
 800682e:	6022      	str	r2, [r4, #0]
 8006830:	9303      	str	r3, [sp, #12]
 8006832:	ab0a      	add	r3, sp, #40	@ 0x28
 8006834:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006838:	ab09      	add	r3, sp, #36	@ 0x24
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	6861      	ldr	r1, [r4, #4]
 800683e:	ec49 8b10 	vmov	d0, r8, r9
 8006842:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006846:	4628      	mov	r0, r5
 8006848:	f7ff fed7 	bl	80065fa <__cvt>
 800684c:	9b06      	ldr	r3, [sp, #24]
 800684e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006850:	2b47      	cmp	r3, #71	@ 0x47
 8006852:	4680      	mov	r8, r0
 8006854:	d129      	bne.n	80068aa <_printf_float+0x172>
 8006856:	1cc8      	adds	r0, r1, #3
 8006858:	db02      	blt.n	8006860 <_printf_float+0x128>
 800685a:	6863      	ldr	r3, [r4, #4]
 800685c:	4299      	cmp	r1, r3
 800685e:	dd41      	ble.n	80068e4 <_printf_float+0x1ac>
 8006860:	f1aa 0a02 	sub.w	sl, sl, #2
 8006864:	fa5f fa8a 	uxtb.w	sl, sl
 8006868:	3901      	subs	r1, #1
 800686a:	4652      	mov	r2, sl
 800686c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006870:	9109      	str	r1, [sp, #36]	@ 0x24
 8006872:	f7ff ff27 	bl	80066c4 <__exponent>
 8006876:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006878:	1813      	adds	r3, r2, r0
 800687a:	2a01      	cmp	r2, #1
 800687c:	4681      	mov	r9, r0
 800687e:	6123      	str	r3, [r4, #16]
 8006880:	dc02      	bgt.n	8006888 <_printf_float+0x150>
 8006882:	6822      	ldr	r2, [r4, #0]
 8006884:	07d2      	lsls	r2, r2, #31
 8006886:	d501      	bpl.n	800688c <_printf_float+0x154>
 8006888:	3301      	adds	r3, #1
 800688a:	6123      	str	r3, [r4, #16]
 800688c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006890:	2b00      	cmp	r3, #0
 8006892:	d0a2      	beq.n	80067da <_printf_float+0xa2>
 8006894:	232d      	movs	r3, #45	@ 0x2d
 8006896:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800689a:	e79e      	b.n	80067da <_printf_float+0xa2>
 800689c:	9a06      	ldr	r2, [sp, #24]
 800689e:	2a47      	cmp	r2, #71	@ 0x47
 80068a0:	d1c2      	bne.n	8006828 <_printf_float+0xf0>
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1c0      	bne.n	8006828 <_printf_float+0xf0>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e7bd      	b.n	8006826 <_printf_float+0xee>
 80068aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068ae:	d9db      	bls.n	8006868 <_printf_float+0x130>
 80068b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80068b4:	d118      	bne.n	80068e8 <_printf_float+0x1b0>
 80068b6:	2900      	cmp	r1, #0
 80068b8:	6863      	ldr	r3, [r4, #4]
 80068ba:	dd0b      	ble.n	80068d4 <_printf_float+0x19c>
 80068bc:	6121      	str	r1, [r4, #16]
 80068be:	b913      	cbnz	r3, 80068c6 <_printf_float+0x18e>
 80068c0:	6822      	ldr	r2, [r4, #0]
 80068c2:	07d0      	lsls	r0, r2, #31
 80068c4:	d502      	bpl.n	80068cc <_printf_float+0x194>
 80068c6:	3301      	adds	r3, #1
 80068c8:	440b      	add	r3, r1
 80068ca:	6123      	str	r3, [r4, #16]
 80068cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068ce:	f04f 0900 	mov.w	r9, #0
 80068d2:	e7db      	b.n	800688c <_printf_float+0x154>
 80068d4:	b913      	cbnz	r3, 80068dc <_printf_float+0x1a4>
 80068d6:	6822      	ldr	r2, [r4, #0]
 80068d8:	07d2      	lsls	r2, r2, #31
 80068da:	d501      	bpl.n	80068e0 <_printf_float+0x1a8>
 80068dc:	3302      	adds	r3, #2
 80068de:	e7f4      	b.n	80068ca <_printf_float+0x192>
 80068e0:	2301      	movs	r3, #1
 80068e2:	e7f2      	b.n	80068ca <_printf_float+0x192>
 80068e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ea:	4299      	cmp	r1, r3
 80068ec:	db05      	blt.n	80068fa <_printf_float+0x1c2>
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	6121      	str	r1, [r4, #16]
 80068f2:	07d8      	lsls	r0, r3, #31
 80068f4:	d5ea      	bpl.n	80068cc <_printf_float+0x194>
 80068f6:	1c4b      	adds	r3, r1, #1
 80068f8:	e7e7      	b.n	80068ca <_printf_float+0x192>
 80068fa:	2900      	cmp	r1, #0
 80068fc:	bfd4      	ite	le
 80068fe:	f1c1 0202 	rsble	r2, r1, #2
 8006902:	2201      	movgt	r2, #1
 8006904:	4413      	add	r3, r2
 8006906:	e7e0      	b.n	80068ca <_printf_float+0x192>
 8006908:	6823      	ldr	r3, [r4, #0]
 800690a:	055a      	lsls	r2, r3, #21
 800690c:	d407      	bmi.n	800691e <_printf_float+0x1e6>
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	4642      	mov	r2, r8
 8006912:	4631      	mov	r1, r6
 8006914:	4628      	mov	r0, r5
 8006916:	47b8      	blx	r7
 8006918:	3001      	adds	r0, #1
 800691a:	d12b      	bne.n	8006974 <_printf_float+0x23c>
 800691c:	e767      	b.n	80067ee <_printf_float+0xb6>
 800691e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006922:	f240 80dd 	bls.w	8006ae0 <_printf_float+0x3a8>
 8006926:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800692a:	2200      	movs	r2, #0
 800692c:	2300      	movs	r3, #0
 800692e:	f7fa f8cb 	bl	8000ac8 <__aeabi_dcmpeq>
 8006932:	2800      	cmp	r0, #0
 8006934:	d033      	beq.n	800699e <_printf_float+0x266>
 8006936:	4a37      	ldr	r2, [pc, #220]	@ (8006a14 <_printf_float+0x2dc>)
 8006938:	2301      	movs	r3, #1
 800693a:	4631      	mov	r1, r6
 800693c:	4628      	mov	r0, r5
 800693e:	47b8      	blx	r7
 8006940:	3001      	adds	r0, #1
 8006942:	f43f af54 	beq.w	80067ee <_printf_float+0xb6>
 8006946:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800694a:	4543      	cmp	r3, r8
 800694c:	db02      	blt.n	8006954 <_printf_float+0x21c>
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	07d8      	lsls	r0, r3, #31
 8006952:	d50f      	bpl.n	8006974 <_printf_float+0x23c>
 8006954:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006958:	4631      	mov	r1, r6
 800695a:	4628      	mov	r0, r5
 800695c:	47b8      	blx	r7
 800695e:	3001      	adds	r0, #1
 8006960:	f43f af45 	beq.w	80067ee <_printf_float+0xb6>
 8006964:	f04f 0900 	mov.w	r9, #0
 8006968:	f108 38ff 	add.w	r8, r8, #4294967295
 800696c:	f104 0a1a 	add.w	sl, r4, #26
 8006970:	45c8      	cmp	r8, r9
 8006972:	dc09      	bgt.n	8006988 <_printf_float+0x250>
 8006974:	6823      	ldr	r3, [r4, #0]
 8006976:	079b      	lsls	r3, r3, #30
 8006978:	f100 8103 	bmi.w	8006b82 <_printf_float+0x44a>
 800697c:	68e0      	ldr	r0, [r4, #12]
 800697e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006980:	4298      	cmp	r0, r3
 8006982:	bfb8      	it	lt
 8006984:	4618      	movlt	r0, r3
 8006986:	e734      	b.n	80067f2 <_printf_float+0xba>
 8006988:	2301      	movs	r3, #1
 800698a:	4652      	mov	r2, sl
 800698c:	4631      	mov	r1, r6
 800698e:	4628      	mov	r0, r5
 8006990:	47b8      	blx	r7
 8006992:	3001      	adds	r0, #1
 8006994:	f43f af2b 	beq.w	80067ee <_printf_float+0xb6>
 8006998:	f109 0901 	add.w	r9, r9, #1
 800699c:	e7e8      	b.n	8006970 <_printf_float+0x238>
 800699e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	dc39      	bgt.n	8006a18 <_printf_float+0x2e0>
 80069a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006a14 <_printf_float+0x2dc>)
 80069a6:	2301      	movs	r3, #1
 80069a8:	4631      	mov	r1, r6
 80069aa:	4628      	mov	r0, r5
 80069ac:	47b8      	blx	r7
 80069ae:	3001      	adds	r0, #1
 80069b0:	f43f af1d 	beq.w	80067ee <_printf_float+0xb6>
 80069b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80069b8:	ea59 0303 	orrs.w	r3, r9, r3
 80069bc:	d102      	bne.n	80069c4 <_printf_float+0x28c>
 80069be:	6823      	ldr	r3, [r4, #0]
 80069c0:	07d9      	lsls	r1, r3, #31
 80069c2:	d5d7      	bpl.n	8006974 <_printf_float+0x23c>
 80069c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069c8:	4631      	mov	r1, r6
 80069ca:	4628      	mov	r0, r5
 80069cc:	47b8      	blx	r7
 80069ce:	3001      	adds	r0, #1
 80069d0:	f43f af0d 	beq.w	80067ee <_printf_float+0xb6>
 80069d4:	f04f 0a00 	mov.w	sl, #0
 80069d8:	f104 0b1a 	add.w	fp, r4, #26
 80069dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069de:	425b      	negs	r3, r3
 80069e0:	4553      	cmp	r3, sl
 80069e2:	dc01      	bgt.n	80069e8 <_printf_float+0x2b0>
 80069e4:	464b      	mov	r3, r9
 80069e6:	e793      	b.n	8006910 <_printf_float+0x1d8>
 80069e8:	2301      	movs	r3, #1
 80069ea:	465a      	mov	r2, fp
 80069ec:	4631      	mov	r1, r6
 80069ee:	4628      	mov	r0, r5
 80069f0:	47b8      	blx	r7
 80069f2:	3001      	adds	r0, #1
 80069f4:	f43f aefb 	beq.w	80067ee <_printf_float+0xb6>
 80069f8:	f10a 0a01 	add.w	sl, sl, #1
 80069fc:	e7ee      	b.n	80069dc <_printf_float+0x2a4>
 80069fe:	bf00      	nop
 8006a00:	7fefffff 	.word	0x7fefffff
 8006a04:	080093ac 	.word	0x080093ac
 8006a08:	080093b0 	.word	0x080093b0
 8006a0c:	080093b4 	.word	0x080093b4
 8006a10:	080093b8 	.word	0x080093b8
 8006a14:	080093bc 	.word	0x080093bc
 8006a18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a1e:	4553      	cmp	r3, sl
 8006a20:	bfa8      	it	ge
 8006a22:	4653      	movge	r3, sl
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	4699      	mov	r9, r3
 8006a28:	dc36      	bgt.n	8006a98 <_printf_float+0x360>
 8006a2a:	f04f 0b00 	mov.w	fp, #0
 8006a2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a32:	f104 021a 	add.w	r2, r4, #26
 8006a36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a38:	9306      	str	r3, [sp, #24]
 8006a3a:	eba3 0309 	sub.w	r3, r3, r9
 8006a3e:	455b      	cmp	r3, fp
 8006a40:	dc31      	bgt.n	8006aa6 <_printf_float+0x36e>
 8006a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a44:	459a      	cmp	sl, r3
 8006a46:	dc3a      	bgt.n	8006abe <_printf_float+0x386>
 8006a48:	6823      	ldr	r3, [r4, #0]
 8006a4a:	07da      	lsls	r2, r3, #31
 8006a4c:	d437      	bmi.n	8006abe <_printf_float+0x386>
 8006a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a50:	ebaa 0903 	sub.w	r9, sl, r3
 8006a54:	9b06      	ldr	r3, [sp, #24]
 8006a56:	ebaa 0303 	sub.w	r3, sl, r3
 8006a5a:	4599      	cmp	r9, r3
 8006a5c:	bfa8      	it	ge
 8006a5e:	4699      	movge	r9, r3
 8006a60:	f1b9 0f00 	cmp.w	r9, #0
 8006a64:	dc33      	bgt.n	8006ace <_printf_float+0x396>
 8006a66:	f04f 0800 	mov.w	r8, #0
 8006a6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a6e:	f104 0b1a 	add.w	fp, r4, #26
 8006a72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a74:	ebaa 0303 	sub.w	r3, sl, r3
 8006a78:	eba3 0309 	sub.w	r3, r3, r9
 8006a7c:	4543      	cmp	r3, r8
 8006a7e:	f77f af79 	ble.w	8006974 <_printf_float+0x23c>
 8006a82:	2301      	movs	r3, #1
 8006a84:	465a      	mov	r2, fp
 8006a86:	4631      	mov	r1, r6
 8006a88:	4628      	mov	r0, r5
 8006a8a:	47b8      	blx	r7
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	f43f aeae 	beq.w	80067ee <_printf_float+0xb6>
 8006a92:	f108 0801 	add.w	r8, r8, #1
 8006a96:	e7ec      	b.n	8006a72 <_printf_float+0x33a>
 8006a98:	4642      	mov	r2, r8
 8006a9a:	4631      	mov	r1, r6
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	47b8      	blx	r7
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	d1c2      	bne.n	8006a2a <_printf_float+0x2f2>
 8006aa4:	e6a3      	b.n	80067ee <_printf_float+0xb6>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	4631      	mov	r1, r6
 8006aaa:	4628      	mov	r0, r5
 8006aac:	9206      	str	r2, [sp, #24]
 8006aae:	47b8      	blx	r7
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	f43f ae9c 	beq.w	80067ee <_printf_float+0xb6>
 8006ab6:	9a06      	ldr	r2, [sp, #24]
 8006ab8:	f10b 0b01 	add.w	fp, fp, #1
 8006abc:	e7bb      	b.n	8006a36 <_printf_float+0x2fe>
 8006abe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	47b8      	blx	r7
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d1c0      	bne.n	8006a4e <_printf_float+0x316>
 8006acc:	e68f      	b.n	80067ee <_printf_float+0xb6>
 8006ace:	9a06      	ldr	r2, [sp, #24]
 8006ad0:	464b      	mov	r3, r9
 8006ad2:	4442      	add	r2, r8
 8006ad4:	4631      	mov	r1, r6
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	47b8      	blx	r7
 8006ada:	3001      	adds	r0, #1
 8006adc:	d1c3      	bne.n	8006a66 <_printf_float+0x32e>
 8006ade:	e686      	b.n	80067ee <_printf_float+0xb6>
 8006ae0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ae4:	f1ba 0f01 	cmp.w	sl, #1
 8006ae8:	dc01      	bgt.n	8006aee <_printf_float+0x3b6>
 8006aea:	07db      	lsls	r3, r3, #31
 8006aec:	d536      	bpl.n	8006b5c <_printf_float+0x424>
 8006aee:	2301      	movs	r3, #1
 8006af0:	4642      	mov	r2, r8
 8006af2:	4631      	mov	r1, r6
 8006af4:	4628      	mov	r0, r5
 8006af6:	47b8      	blx	r7
 8006af8:	3001      	adds	r0, #1
 8006afa:	f43f ae78 	beq.w	80067ee <_printf_float+0xb6>
 8006afe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b02:	4631      	mov	r1, r6
 8006b04:	4628      	mov	r0, r5
 8006b06:	47b8      	blx	r7
 8006b08:	3001      	adds	r0, #1
 8006b0a:	f43f ae70 	beq.w	80067ee <_printf_float+0xb6>
 8006b0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b12:	2200      	movs	r2, #0
 8006b14:	2300      	movs	r3, #0
 8006b16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b1a:	f7f9 ffd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b1e:	b9c0      	cbnz	r0, 8006b52 <_printf_float+0x41a>
 8006b20:	4653      	mov	r3, sl
 8006b22:	f108 0201 	add.w	r2, r8, #1
 8006b26:	4631      	mov	r1, r6
 8006b28:	4628      	mov	r0, r5
 8006b2a:	47b8      	blx	r7
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	d10c      	bne.n	8006b4a <_printf_float+0x412>
 8006b30:	e65d      	b.n	80067ee <_printf_float+0xb6>
 8006b32:	2301      	movs	r3, #1
 8006b34:	465a      	mov	r2, fp
 8006b36:	4631      	mov	r1, r6
 8006b38:	4628      	mov	r0, r5
 8006b3a:	47b8      	blx	r7
 8006b3c:	3001      	adds	r0, #1
 8006b3e:	f43f ae56 	beq.w	80067ee <_printf_float+0xb6>
 8006b42:	f108 0801 	add.w	r8, r8, #1
 8006b46:	45d0      	cmp	r8, sl
 8006b48:	dbf3      	blt.n	8006b32 <_printf_float+0x3fa>
 8006b4a:	464b      	mov	r3, r9
 8006b4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b50:	e6df      	b.n	8006912 <_printf_float+0x1da>
 8006b52:	f04f 0800 	mov.w	r8, #0
 8006b56:	f104 0b1a 	add.w	fp, r4, #26
 8006b5a:	e7f4      	b.n	8006b46 <_printf_float+0x40e>
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	4642      	mov	r2, r8
 8006b60:	e7e1      	b.n	8006b26 <_printf_float+0x3ee>
 8006b62:	2301      	movs	r3, #1
 8006b64:	464a      	mov	r2, r9
 8006b66:	4631      	mov	r1, r6
 8006b68:	4628      	mov	r0, r5
 8006b6a:	47b8      	blx	r7
 8006b6c:	3001      	adds	r0, #1
 8006b6e:	f43f ae3e 	beq.w	80067ee <_printf_float+0xb6>
 8006b72:	f108 0801 	add.w	r8, r8, #1
 8006b76:	68e3      	ldr	r3, [r4, #12]
 8006b78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b7a:	1a5b      	subs	r3, r3, r1
 8006b7c:	4543      	cmp	r3, r8
 8006b7e:	dcf0      	bgt.n	8006b62 <_printf_float+0x42a>
 8006b80:	e6fc      	b.n	800697c <_printf_float+0x244>
 8006b82:	f04f 0800 	mov.w	r8, #0
 8006b86:	f104 0919 	add.w	r9, r4, #25
 8006b8a:	e7f4      	b.n	8006b76 <_printf_float+0x43e>

08006b8c <_printf_common>:
 8006b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b90:	4616      	mov	r6, r2
 8006b92:	4698      	mov	r8, r3
 8006b94:	688a      	ldr	r2, [r1, #8]
 8006b96:	690b      	ldr	r3, [r1, #16]
 8006b98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	bfb8      	it	lt
 8006ba0:	4613      	movlt	r3, r2
 8006ba2:	6033      	str	r3, [r6, #0]
 8006ba4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ba8:	4607      	mov	r7, r0
 8006baa:	460c      	mov	r4, r1
 8006bac:	b10a      	cbz	r2, 8006bb2 <_printf_common+0x26>
 8006bae:	3301      	adds	r3, #1
 8006bb0:	6033      	str	r3, [r6, #0]
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	0699      	lsls	r1, r3, #26
 8006bb6:	bf42      	ittt	mi
 8006bb8:	6833      	ldrmi	r3, [r6, #0]
 8006bba:	3302      	addmi	r3, #2
 8006bbc:	6033      	strmi	r3, [r6, #0]
 8006bbe:	6825      	ldr	r5, [r4, #0]
 8006bc0:	f015 0506 	ands.w	r5, r5, #6
 8006bc4:	d106      	bne.n	8006bd4 <_printf_common+0x48>
 8006bc6:	f104 0a19 	add.w	sl, r4, #25
 8006bca:	68e3      	ldr	r3, [r4, #12]
 8006bcc:	6832      	ldr	r2, [r6, #0]
 8006bce:	1a9b      	subs	r3, r3, r2
 8006bd0:	42ab      	cmp	r3, r5
 8006bd2:	dc26      	bgt.n	8006c22 <_printf_common+0x96>
 8006bd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bd8:	6822      	ldr	r2, [r4, #0]
 8006bda:	3b00      	subs	r3, #0
 8006bdc:	bf18      	it	ne
 8006bde:	2301      	movne	r3, #1
 8006be0:	0692      	lsls	r2, r2, #26
 8006be2:	d42b      	bmi.n	8006c3c <_printf_common+0xb0>
 8006be4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006be8:	4641      	mov	r1, r8
 8006bea:	4638      	mov	r0, r7
 8006bec:	47c8      	blx	r9
 8006bee:	3001      	adds	r0, #1
 8006bf0:	d01e      	beq.n	8006c30 <_printf_common+0xa4>
 8006bf2:	6823      	ldr	r3, [r4, #0]
 8006bf4:	6922      	ldr	r2, [r4, #16]
 8006bf6:	f003 0306 	and.w	r3, r3, #6
 8006bfa:	2b04      	cmp	r3, #4
 8006bfc:	bf02      	ittt	eq
 8006bfe:	68e5      	ldreq	r5, [r4, #12]
 8006c00:	6833      	ldreq	r3, [r6, #0]
 8006c02:	1aed      	subeq	r5, r5, r3
 8006c04:	68a3      	ldr	r3, [r4, #8]
 8006c06:	bf0c      	ite	eq
 8006c08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c0c:	2500      	movne	r5, #0
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	bfc4      	itt	gt
 8006c12:	1a9b      	subgt	r3, r3, r2
 8006c14:	18ed      	addgt	r5, r5, r3
 8006c16:	2600      	movs	r6, #0
 8006c18:	341a      	adds	r4, #26
 8006c1a:	42b5      	cmp	r5, r6
 8006c1c:	d11a      	bne.n	8006c54 <_printf_common+0xc8>
 8006c1e:	2000      	movs	r0, #0
 8006c20:	e008      	b.n	8006c34 <_printf_common+0xa8>
 8006c22:	2301      	movs	r3, #1
 8006c24:	4652      	mov	r2, sl
 8006c26:	4641      	mov	r1, r8
 8006c28:	4638      	mov	r0, r7
 8006c2a:	47c8      	blx	r9
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	d103      	bne.n	8006c38 <_printf_common+0xac>
 8006c30:	f04f 30ff 	mov.w	r0, #4294967295
 8006c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c38:	3501      	adds	r5, #1
 8006c3a:	e7c6      	b.n	8006bca <_printf_common+0x3e>
 8006c3c:	18e1      	adds	r1, r4, r3
 8006c3e:	1c5a      	adds	r2, r3, #1
 8006c40:	2030      	movs	r0, #48	@ 0x30
 8006c42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c46:	4422      	add	r2, r4
 8006c48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c50:	3302      	adds	r3, #2
 8006c52:	e7c7      	b.n	8006be4 <_printf_common+0x58>
 8006c54:	2301      	movs	r3, #1
 8006c56:	4622      	mov	r2, r4
 8006c58:	4641      	mov	r1, r8
 8006c5a:	4638      	mov	r0, r7
 8006c5c:	47c8      	blx	r9
 8006c5e:	3001      	adds	r0, #1
 8006c60:	d0e6      	beq.n	8006c30 <_printf_common+0xa4>
 8006c62:	3601      	adds	r6, #1
 8006c64:	e7d9      	b.n	8006c1a <_printf_common+0x8e>
	...

08006c68 <_printf_i>:
 8006c68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c6c:	7e0f      	ldrb	r7, [r1, #24]
 8006c6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c70:	2f78      	cmp	r7, #120	@ 0x78
 8006c72:	4691      	mov	r9, r2
 8006c74:	4680      	mov	r8, r0
 8006c76:	460c      	mov	r4, r1
 8006c78:	469a      	mov	sl, r3
 8006c7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c7e:	d807      	bhi.n	8006c90 <_printf_i+0x28>
 8006c80:	2f62      	cmp	r7, #98	@ 0x62
 8006c82:	d80a      	bhi.n	8006c9a <_printf_i+0x32>
 8006c84:	2f00      	cmp	r7, #0
 8006c86:	f000 80d2 	beq.w	8006e2e <_printf_i+0x1c6>
 8006c8a:	2f58      	cmp	r7, #88	@ 0x58
 8006c8c:	f000 80b9 	beq.w	8006e02 <_printf_i+0x19a>
 8006c90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c98:	e03a      	b.n	8006d10 <_printf_i+0xa8>
 8006c9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c9e:	2b15      	cmp	r3, #21
 8006ca0:	d8f6      	bhi.n	8006c90 <_printf_i+0x28>
 8006ca2:	a101      	add	r1, pc, #4	@ (adr r1, 8006ca8 <_printf_i+0x40>)
 8006ca4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ca8:	08006d01 	.word	0x08006d01
 8006cac:	08006d15 	.word	0x08006d15
 8006cb0:	08006c91 	.word	0x08006c91
 8006cb4:	08006c91 	.word	0x08006c91
 8006cb8:	08006c91 	.word	0x08006c91
 8006cbc:	08006c91 	.word	0x08006c91
 8006cc0:	08006d15 	.word	0x08006d15
 8006cc4:	08006c91 	.word	0x08006c91
 8006cc8:	08006c91 	.word	0x08006c91
 8006ccc:	08006c91 	.word	0x08006c91
 8006cd0:	08006c91 	.word	0x08006c91
 8006cd4:	08006e15 	.word	0x08006e15
 8006cd8:	08006d3f 	.word	0x08006d3f
 8006cdc:	08006dcf 	.word	0x08006dcf
 8006ce0:	08006c91 	.word	0x08006c91
 8006ce4:	08006c91 	.word	0x08006c91
 8006ce8:	08006e37 	.word	0x08006e37
 8006cec:	08006c91 	.word	0x08006c91
 8006cf0:	08006d3f 	.word	0x08006d3f
 8006cf4:	08006c91 	.word	0x08006c91
 8006cf8:	08006c91 	.word	0x08006c91
 8006cfc:	08006dd7 	.word	0x08006dd7
 8006d00:	6833      	ldr	r3, [r6, #0]
 8006d02:	1d1a      	adds	r2, r3, #4
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6032      	str	r2, [r6, #0]
 8006d08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d10:	2301      	movs	r3, #1
 8006d12:	e09d      	b.n	8006e50 <_printf_i+0x1e8>
 8006d14:	6833      	ldr	r3, [r6, #0]
 8006d16:	6820      	ldr	r0, [r4, #0]
 8006d18:	1d19      	adds	r1, r3, #4
 8006d1a:	6031      	str	r1, [r6, #0]
 8006d1c:	0606      	lsls	r6, r0, #24
 8006d1e:	d501      	bpl.n	8006d24 <_printf_i+0xbc>
 8006d20:	681d      	ldr	r5, [r3, #0]
 8006d22:	e003      	b.n	8006d2c <_printf_i+0xc4>
 8006d24:	0645      	lsls	r5, r0, #25
 8006d26:	d5fb      	bpl.n	8006d20 <_printf_i+0xb8>
 8006d28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d2c:	2d00      	cmp	r5, #0
 8006d2e:	da03      	bge.n	8006d38 <_printf_i+0xd0>
 8006d30:	232d      	movs	r3, #45	@ 0x2d
 8006d32:	426d      	negs	r5, r5
 8006d34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d38:	4859      	ldr	r0, [pc, #356]	@ (8006ea0 <_printf_i+0x238>)
 8006d3a:	230a      	movs	r3, #10
 8006d3c:	e011      	b.n	8006d62 <_printf_i+0xfa>
 8006d3e:	6821      	ldr	r1, [r4, #0]
 8006d40:	6833      	ldr	r3, [r6, #0]
 8006d42:	0608      	lsls	r0, r1, #24
 8006d44:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d48:	d402      	bmi.n	8006d50 <_printf_i+0xe8>
 8006d4a:	0649      	lsls	r1, r1, #25
 8006d4c:	bf48      	it	mi
 8006d4e:	b2ad      	uxthmi	r5, r5
 8006d50:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d52:	4853      	ldr	r0, [pc, #332]	@ (8006ea0 <_printf_i+0x238>)
 8006d54:	6033      	str	r3, [r6, #0]
 8006d56:	bf14      	ite	ne
 8006d58:	230a      	movne	r3, #10
 8006d5a:	2308      	moveq	r3, #8
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d62:	6866      	ldr	r6, [r4, #4]
 8006d64:	60a6      	str	r6, [r4, #8]
 8006d66:	2e00      	cmp	r6, #0
 8006d68:	bfa2      	ittt	ge
 8006d6a:	6821      	ldrge	r1, [r4, #0]
 8006d6c:	f021 0104 	bicge.w	r1, r1, #4
 8006d70:	6021      	strge	r1, [r4, #0]
 8006d72:	b90d      	cbnz	r5, 8006d78 <_printf_i+0x110>
 8006d74:	2e00      	cmp	r6, #0
 8006d76:	d04b      	beq.n	8006e10 <_printf_i+0x1a8>
 8006d78:	4616      	mov	r6, r2
 8006d7a:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d7e:	fb03 5711 	mls	r7, r3, r1, r5
 8006d82:	5dc7      	ldrb	r7, [r0, r7]
 8006d84:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d88:	462f      	mov	r7, r5
 8006d8a:	42bb      	cmp	r3, r7
 8006d8c:	460d      	mov	r5, r1
 8006d8e:	d9f4      	bls.n	8006d7a <_printf_i+0x112>
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d10b      	bne.n	8006dac <_printf_i+0x144>
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	07df      	lsls	r7, r3, #31
 8006d98:	d508      	bpl.n	8006dac <_printf_i+0x144>
 8006d9a:	6923      	ldr	r3, [r4, #16]
 8006d9c:	6861      	ldr	r1, [r4, #4]
 8006d9e:	4299      	cmp	r1, r3
 8006da0:	bfde      	ittt	le
 8006da2:	2330      	movle	r3, #48	@ 0x30
 8006da4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006da8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006dac:	1b92      	subs	r2, r2, r6
 8006dae:	6122      	str	r2, [r4, #16]
 8006db0:	f8cd a000 	str.w	sl, [sp]
 8006db4:	464b      	mov	r3, r9
 8006db6:	aa03      	add	r2, sp, #12
 8006db8:	4621      	mov	r1, r4
 8006dba:	4640      	mov	r0, r8
 8006dbc:	f7ff fee6 	bl	8006b8c <_printf_common>
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	d14a      	bne.n	8006e5a <_printf_i+0x1f2>
 8006dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc8:	b004      	add	sp, #16
 8006dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dce:	6823      	ldr	r3, [r4, #0]
 8006dd0:	f043 0320 	orr.w	r3, r3, #32
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	4833      	ldr	r0, [pc, #204]	@ (8006ea4 <_printf_i+0x23c>)
 8006dd8:	2778      	movs	r7, #120	@ 0x78
 8006dda:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dde:	6823      	ldr	r3, [r4, #0]
 8006de0:	6831      	ldr	r1, [r6, #0]
 8006de2:	061f      	lsls	r7, r3, #24
 8006de4:	f851 5b04 	ldr.w	r5, [r1], #4
 8006de8:	d402      	bmi.n	8006df0 <_printf_i+0x188>
 8006dea:	065f      	lsls	r7, r3, #25
 8006dec:	bf48      	it	mi
 8006dee:	b2ad      	uxthmi	r5, r5
 8006df0:	6031      	str	r1, [r6, #0]
 8006df2:	07d9      	lsls	r1, r3, #31
 8006df4:	bf44      	itt	mi
 8006df6:	f043 0320 	orrmi.w	r3, r3, #32
 8006dfa:	6023      	strmi	r3, [r4, #0]
 8006dfc:	b11d      	cbz	r5, 8006e06 <_printf_i+0x19e>
 8006dfe:	2310      	movs	r3, #16
 8006e00:	e7ac      	b.n	8006d5c <_printf_i+0xf4>
 8006e02:	4827      	ldr	r0, [pc, #156]	@ (8006ea0 <_printf_i+0x238>)
 8006e04:	e7e9      	b.n	8006dda <_printf_i+0x172>
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	f023 0320 	bic.w	r3, r3, #32
 8006e0c:	6023      	str	r3, [r4, #0]
 8006e0e:	e7f6      	b.n	8006dfe <_printf_i+0x196>
 8006e10:	4616      	mov	r6, r2
 8006e12:	e7bd      	b.n	8006d90 <_printf_i+0x128>
 8006e14:	6833      	ldr	r3, [r6, #0]
 8006e16:	6825      	ldr	r5, [r4, #0]
 8006e18:	6961      	ldr	r1, [r4, #20]
 8006e1a:	1d18      	adds	r0, r3, #4
 8006e1c:	6030      	str	r0, [r6, #0]
 8006e1e:	062e      	lsls	r6, r5, #24
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	d501      	bpl.n	8006e28 <_printf_i+0x1c0>
 8006e24:	6019      	str	r1, [r3, #0]
 8006e26:	e002      	b.n	8006e2e <_printf_i+0x1c6>
 8006e28:	0668      	lsls	r0, r5, #25
 8006e2a:	d5fb      	bpl.n	8006e24 <_printf_i+0x1bc>
 8006e2c:	8019      	strh	r1, [r3, #0]
 8006e2e:	2300      	movs	r3, #0
 8006e30:	6123      	str	r3, [r4, #16]
 8006e32:	4616      	mov	r6, r2
 8006e34:	e7bc      	b.n	8006db0 <_printf_i+0x148>
 8006e36:	6833      	ldr	r3, [r6, #0]
 8006e38:	1d1a      	adds	r2, r3, #4
 8006e3a:	6032      	str	r2, [r6, #0]
 8006e3c:	681e      	ldr	r6, [r3, #0]
 8006e3e:	6862      	ldr	r2, [r4, #4]
 8006e40:	2100      	movs	r1, #0
 8006e42:	4630      	mov	r0, r6
 8006e44:	f7f9 f9c4 	bl	80001d0 <memchr>
 8006e48:	b108      	cbz	r0, 8006e4e <_printf_i+0x1e6>
 8006e4a:	1b80      	subs	r0, r0, r6
 8006e4c:	6060      	str	r0, [r4, #4]
 8006e4e:	6863      	ldr	r3, [r4, #4]
 8006e50:	6123      	str	r3, [r4, #16]
 8006e52:	2300      	movs	r3, #0
 8006e54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e58:	e7aa      	b.n	8006db0 <_printf_i+0x148>
 8006e5a:	6923      	ldr	r3, [r4, #16]
 8006e5c:	4632      	mov	r2, r6
 8006e5e:	4649      	mov	r1, r9
 8006e60:	4640      	mov	r0, r8
 8006e62:	47d0      	blx	sl
 8006e64:	3001      	adds	r0, #1
 8006e66:	d0ad      	beq.n	8006dc4 <_printf_i+0x15c>
 8006e68:	6823      	ldr	r3, [r4, #0]
 8006e6a:	079b      	lsls	r3, r3, #30
 8006e6c:	d413      	bmi.n	8006e96 <_printf_i+0x22e>
 8006e6e:	68e0      	ldr	r0, [r4, #12]
 8006e70:	9b03      	ldr	r3, [sp, #12]
 8006e72:	4298      	cmp	r0, r3
 8006e74:	bfb8      	it	lt
 8006e76:	4618      	movlt	r0, r3
 8006e78:	e7a6      	b.n	8006dc8 <_printf_i+0x160>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	4632      	mov	r2, r6
 8006e7e:	4649      	mov	r1, r9
 8006e80:	4640      	mov	r0, r8
 8006e82:	47d0      	blx	sl
 8006e84:	3001      	adds	r0, #1
 8006e86:	d09d      	beq.n	8006dc4 <_printf_i+0x15c>
 8006e88:	3501      	adds	r5, #1
 8006e8a:	68e3      	ldr	r3, [r4, #12]
 8006e8c:	9903      	ldr	r1, [sp, #12]
 8006e8e:	1a5b      	subs	r3, r3, r1
 8006e90:	42ab      	cmp	r3, r5
 8006e92:	dcf2      	bgt.n	8006e7a <_printf_i+0x212>
 8006e94:	e7eb      	b.n	8006e6e <_printf_i+0x206>
 8006e96:	2500      	movs	r5, #0
 8006e98:	f104 0619 	add.w	r6, r4, #25
 8006e9c:	e7f5      	b.n	8006e8a <_printf_i+0x222>
 8006e9e:	bf00      	nop
 8006ea0:	080093be 	.word	0x080093be
 8006ea4:	080093cf 	.word	0x080093cf

08006ea8 <std>:
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	b510      	push	{r4, lr}
 8006eac:	4604      	mov	r4, r0
 8006eae:	e9c0 3300 	strd	r3, r3, [r0]
 8006eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eb6:	6083      	str	r3, [r0, #8]
 8006eb8:	8181      	strh	r1, [r0, #12]
 8006eba:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ebc:	81c2      	strh	r2, [r0, #14]
 8006ebe:	6183      	str	r3, [r0, #24]
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	2208      	movs	r2, #8
 8006ec4:	305c      	adds	r0, #92	@ 0x5c
 8006ec6:	f000 f906 	bl	80070d6 <memset>
 8006eca:	4b0d      	ldr	r3, [pc, #52]	@ (8006f00 <std+0x58>)
 8006ecc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ece:	4b0d      	ldr	r3, [pc, #52]	@ (8006f04 <std+0x5c>)
 8006ed0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f08 <std+0x60>)
 8006ed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8006f0c <std+0x64>)
 8006ed8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006eda:	4b0d      	ldr	r3, [pc, #52]	@ (8006f10 <std+0x68>)
 8006edc:	6224      	str	r4, [r4, #32]
 8006ede:	429c      	cmp	r4, r3
 8006ee0:	d006      	beq.n	8006ef0 <std+0x48>
 8006ee2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ee6:	4294      	cmp	r4, r2
 8006ee8:	d002      	beq.n	8006ef0 <std+0x48>
 8006eea:	33d0      	adds	r3, #208	@ 0xd0
 8006eec:	429c      	cmp	r4, r3
 8006eee:	d105      	bne.n	8006efc <std+0x54>
 8006ef0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ef8:	f000 b96a 	b.w	80071d0 <__retarget_lock_init_recursive>
 8006efc:	bd10      	pop	{r4, pc}
 8006efe:	bf00      	nop
 8006f00:	08007051 	.word	0x08007051
 8006f04:	08007073 	.word	0x08007073
 8006f08:	080070ab 	.word	0x080070ab
 8006f0c:	080070cf 	.word	0x080070cf
 8006f10:	200003a4 	.word	0x200003a4

08006f14 <stdio_exit_handler>:
 8006f14:	4a02      	ldr	r2, [pc, #8]	@ (8006f20 <stdio_exit_handler+0xc>)
 8006f16:	4903      	ldr	r1, [pc, #12]	@ (8006f24 <stdio_exit_handler+0x10>)
 8006f18:	4803      	ldr	r0, [pc, #12]	@ (8006f28 <stdio_exit_handler+0x14>)
 8006f1a:	f000 b869 	b.w	8006ff0 <_fwalk_sglue>
 8006f1e:	bf00      	nop
 8006f20:	2000000c 	.word	0x2000000c
 8006f24:	08008b01 	.word	0x08008b01
 8006f28:	2000001c 	.word	0x2000001c

08006f2c <cleanup_stdio>:
 8006f2c:	6841      	ldr	r1, [r0, #4]
 8006f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f60 <cleanup_stdio+0x34>)
 8006f30:	4299      	cmp	r1, r3
 8006f32:	b510      	push	{r4, lr}
 8006f34:	4604      	mov	r4, r0
 8006f36:	d001      	beq.n	8006f3c <cleanup_stdio+0x10>
 8006f38:	f001 fde2 	bl	8008b00 <_fflush_r>
 8006f3c:	68a1      	ldr	r1, [r4, #8]
 8006f3e:	4b09      	ldr	r3, [pc, #36]	@ (8006f64 <cleanup_stdio+0x38>)
 8006f40:	4299      	cmp	r1, r3
 8006f42:	d002      	beq.n	8006f4a <cleanup_stdio+0x1e>
 8006f44:	4620      	mov	r0, r4
 8006f46:	f001 fddb 	bl	8008b00 <_fflush_r>
 8006f4a:	68e1      	ldr	r1, [r4, #12]
 8006f4c:	4b06      	ldr	r3, [pc, #24]	@ (8006f68 <cleanup_stdio+0x3c>)
 8006f4e:	4299      	cmp	r1, r3
 8006f50:	d004      	beq.n	8006f5c <cleanup_stdio+0x30>
 8006f52:	4620      	mov	r0, r4
 8006f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f58:	f001 bdd2 	b.w	8008b00 <_fflush_r>
 8006f5c:	bd10      	pop	{r4, pc}
 8006f5e:	bf00      	nop
 8006f60:	200003a4 	.word	0x200003a4
 8006f64:	2000040c 	.word	0x2000040c
 8006f68:	20000474 	.word	0x20000474

08006f6c <global_stdio_init.part.0>:
 8006f6c:	b510      	push	{r4, lr}
 8006f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8006f9c <global_stdio_init.part.0+0x30>)
 8006f70:	4c0b      	ldr	r4, [pc, #44]	@ (8006fa0 <global_stdio_init.part.0+0x34>)
 8006f72:	4a0c      	ldr	r2, [pc, #48]	@ (8006fa4 <global_stdio_init.part.0+0x38>)
 8006f74:	601a      	str	r2, [r3, #0]
 8006f76:	4620      	mov	r0, r4
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2104      	movs	r1, #4
 8006f7c:	f7ff ff94 	bl	8006ea8 <std>
 8006f80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f84:	2201      	movs	r2, #1
 8006f86:	2109      	movs	r1, #9
 8006f88:	f7ff ff8e 	bl	8006ea8 <std>
 8006f8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f90:	2202      	movs	r2, #2
 8006f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f96:	2112      	movs	r1, #18
 8006f98:	f7ff bf86 	b.w	8006ea8 <std>
 8006f9c:	200004dc 	.word	0x200004dc
 8006fa0:	200003a4 	.word	0x200003a4
 8006fa4:	08006f15 	.word	0x08006f15

08006fa8 <__sfp_lock_acquire>:
 8006fa8:	4801      	ldr	r0, [pc, #4]	@ (8006fb0 <__sfp_lock_acquire+0x8>)
 8006faa:	f000 b912 	b.w	80071d2 <__retarget_lock_acquire_recursive>
 8006fae:	bf00      	nop
 8006fb0:	200004e5 	.word	0x200004e5

08006fb4 <__sfp_lock_release>:
 8006fb4:	4801      	ldr	r0, [pc, #4]	@ (8006fbc <__sfp_lock_release+0x8>)
 8006fb6:	f000 b90d 	b.w	80071d4 <__retarget_lock_release_recursive>
 8006fba:	bf00      	nop
 8006fbc:	200004e5 	.word	0x200004e5

08006fc0 <__sinit>:
 8006fc0:	b510      	push	{r4, lr}
 8006fc2:	4604      	mov	r4, r0
 8006fc4:	f7ff fff0 	bl	8006fa8 <__sfp_lock_acquire>
 8006fc8:	6a23      	ldr	r3, [r4, #32]
 8006fca:	b11b      	cbz	r3, 8006fd4 <__sinit+0x14>
 8006fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd0:	f7ff bff0 	b.w	8006fb4 <__sfp_lock_release>
 8006fd4:	4b04      	ldr	r3, [pc, #16]	@ (8006fe8 <__sinit+0x28>)
 8006fd6:	6223      	str	r3, [r4, #32]
 8006fd8:	4b04      	ldr	r3, [pc, #16]	@ (8006fec <__sinit+0x2c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1f5      	bne.n	8006fcc <__sinit+0xc>
 8006fe0:	f7ff ffc4 	bl	8006f6c <global_stdio_init.part.0>
 8006fe4:	e7f2      	b.n	8006fcc <__sinit+0xc>
 8006fe6:	bf00      	nop
 8006fe8:	08006f2d 	.word	0x08006f2d
 8006fec:	200004dc 	.word	0x200004dc

08006ff0 <_fwalk_sglue>:
 8006ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ff4:	4607      	mov	r7, r0
 8006ff6:	4688      	mov	r8, r1
 8006ff8:	4614      	mov	r4, r2
 8006ffa:	2600      	movs	r6, #0
 8006ffc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007000:	f1b9 0901 	subs.w	r9, r9, #1
 8007004:	d505      	bpl.n	8007012 <_fwalk_sglue+0x22>
 8007006:	6824      	ldr	r4, [r4, #0]
 8007008:	2c00      	cmp	r4, #0
 800700a:	d1f7      	bne.n	8006ffc <_fwalk_sglue+0xc>
 800700c:	4630      	mov	r0, r6
 800700e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007012:	89ab      	ldrh	r3, [r5, #12]
 8007014:	2b01      	cmp	r3, #1
 8007016:	d907      	bls.n	8007028 <_fwalk_sglue+0x38>
 8007018:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800701c:	3301      	adds	r3, #1
 800701e:	d003      	beq.n	8007028 <_fwalk_sglue+0x38>
 8007020:	4629      	mov	r1, r5
 8007022:	4638      	mov	r0, r7
 8007024:	47c0      	blx	r8
 8007026:	4306      	orrs	r6, r0
 8007028:	3568      	adds	r5, #104	@ 0x68
 800702a:	e7e9      	b.n	8007000 <_fwalk_sglue+0x10>

0800702c <iprintf>:
 800702c:	b40f      	push	{r0, r1, r2, r3}
 800702e:	b507      	push	{r0, r1, r2, lr}
 8007030:	4906      	ldr	r1, [pc, #24]	@ (800704c <iprintf+0x20>)
 8007032:	ab04      	add	r3, sp, #16
 8007034:	6808      	ldr	r0, [r1, #0]
 8007036:	f853 2b04 	ldr.w	r2, [r3], #4
 800703a:	6881      	ldr	r1, [r0, #8]
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	f001 fbc3 	bl	80087c8 <_vfiprintf_r>
 8007042:	b003      	add	sp, #12
 8007044:	f85d eb04 	ldr.w	lr, [sp], #4
 8007048:	b004      	add	sp, #16
 800704a:	4770      	bx	lr
 800704c:	20000018 	.word	0x20000018

08007050 <__sread>:
 8007050:	b510      	push	{r4, lr}
 8007052:	460c      	mov	r4, r1
 8007054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007058:	f000 f86c 	bl	8007134 <_read_r>
 800705c:	2800      	cmp	r0, #0
 800705e:	bfab      	itete	ge
 8007060:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007062:	89a3      	ldrhlt	r3, [r4, #12]
 8007064:	181b      	addge	r3, r3, r0
 8007066:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800706a:	bfac      	ite	ge
 800706c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800706e:	81a3      	strhlt	r3, [r4, #12]
 8007070:	bd10      	pop	{r4, pc}

08007072 <__swrite>:
 8007072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007076:	461f      	mov	r7, r3
 8007078:	898b      	ldrh	r3, [r1, #12]
 800707a:	05db      	lsls	r3, r3, #23
 800707c:	4605      	mov	r5, r0
 800707e:	460c      	mov	r4, r1
 8007080:	4616      	mov	r6, r2
 8007082:	d505      	bpl.n	8007090 <__swrite+0x1e>
 8007084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007088:	2302      	movs	r3, #2
 800708a:	2200      	movs	r2, #0
 800708c:	f000 f840 	bl	8007110 <_lseek_r>
 8007090:	89a3      	ldrh	r3, [r4, #12]
 8007092:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007096:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800709a:	81a3      	strh	r3, [r4, #12]
 800709c:	4632      	mov	r2, r6
 800709e:	463b      	mov	r3, r7
 80070a0:	4628      	mov	r0, r5
 80070a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070a6:	f000 b857 	b.w	8007158 <_write_r>

080070aa <__sseek>:
 80070aa:	b510      	push	{r4, lr}
 80070ac:	460c      	mov	r4, r1
 80070ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070b2:	f000 f82d 	bl	8007110 <_lseek_r>
 80070b6:	1c43      	adds	r3, r0, #1
 80070b8:	89a3      	ldrh	r3, [r4, #12]
 80070ba:	bf15      	itete	ne
 80070bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80070be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80070c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80070c6:	81a3      	strheq	r3, [r4, #12]
 80070c8:	bf18      	it	ne
 80070ca:	81a3      	strhne	r3, [r4, #12]
 80070cc:	bd10      	pop	{r4, pc}

080070ce <__sclose>:
 80070ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d2:	f000 b80d 	b.w	80070f0 <_close_r>

080070d6 <memset>:
 80070d6:	4402      	add	r2, r0
 80070d8:	4603      	mov	r3, r0
 80070da:	4293      	cmp	r3, r2
 80070dc:	d100      	bne.n	80070e0 <memset+0xa>
 80070de:	4770      	bx	lr
 80070e0:	f803 1b01 	strb.w	r1, [r3], #1
 80070e4:	e7f9      	b.n	80070da <memset+0x4>
	...

080070e8 <_localeconv_r>:
 80070e8:	4800      	ldr	r0, [pc, #0]	@ (80070ec <_localeconv_r+0x4>)
 80070ea:	4770      	bx	lr
 80070ec:	20000158 	.word	0x20000158

080070f0 <_close_r>:
 80070f0:	b538      	push	{r3, r4, r5, lr}
 80070f2:	4d06      	ldr	r5, [pc, #24]	@ (800710c <_close_r+0x1c>)
 80070f4:	2300      	movs	r3, #0
 80070f6:	4604      	mov	r4, r0
 80070f8:	4608      	mov	r0, r1
 80070fa:	602b      	str	r3, [r5, #0]
 80070fc:	f7fa fe6d 	bl	8001dda <_close>
 8007100:	1c43      	adds	r3, r0, #1
 8007102:	d102      	bne.n	800710a <_close_r+0x1a>
 8007104:	682b      	ldr	r3, [r5, #0]
 8007106:	b103      	cbz	r3, 800710a <_close_r+0x1a>
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	bd38      	pop	{r3, r4, r5, pc}
 800710c:	200004e0 	.word	0x200004e0

08007110 <_lseek_r>:
 8007110:	b538      	push	{r3, r4, r5, lr}
 8007112:	4d07      	ldr	r5, [pc, #28]	@ (8007130 <_lseek_r+0x20>)
 8007114:	4604      	mov	r4, r0
 8007116:	4608      	mov	r0, r1
 8007118:	4611      	mov	r1, r2
 800711a:	2200      	movs	r2, #0
 800711c:	602a      	str	r2, [r5, #0]
 800711e:	461a      	mov	r2, r3
 8007120:	f7fa fe82 	bl	8001e28 <_lseek>
 8007124:	1c43      	adds	r3, r0, #1
 8007126:	d102      	bne.n	800712e <_lseek_r+0x1e>
 8007128:	682b      	ldr	r3, [r5, #0]
 800712a:	b103      	cbz	r3, 800712e <_lseek_r+0x1e>
 800712c:	6023      	str	r3, [r4, #0]
 800712e:	bd38      	pop	{r3, r4, r5, pc}
 8007130:	200004e0 	.word	0x200004e0

08007134 <_read_r>:
 8007134:	b538      	push	{r3, r4, r5, lr}
 8007136:	4d07      	ldr	r5, [pc, #28]	@ (8007154 <_read_r+0x20>)
 8007138:	4604      	mov	r4, r0
 800713a:	4608      	mov	r0, r1
 800713c:	4611      	mov	r1, r2
 800713e:	2200      	movs	r2, #0
 8007140:	602a      	str	r2, [r5, #0]
 8007142:	461a      	mov	r2, r3
 8007144:	f7fa fe2c 	bl	8001da0 <_read>
 8007148:	1c43      	adds	r3, r0, #1
 800714a:	d102      	bne.n	8007152 <_read_r+0x1e>
 800714c:	682b      	ldr	r3, [r5, #0]
 800714e:	b103      	cbz	r3, 8007152 <_read_r+0x1e>
 8007150:	6023      	str	r3, [r4, #0]
 8007152:	bd38      	pop	{r3, r4, r5, pc}
 8007154:	200004e0 	.word	0x200004e0

08007158 <_write_r>:
 8007158:	b538      	push	{r3, r4, r5, lr}
 800715a:	4d07      	ldr	r5, [pc, #28]	@ (8007178 <_write_r+0x20>)
 800715c:	4604      	mov	r4, r0
 800715e:	4608      	mov	r0, r1
 8007160:	4611      	mov	r1, r2
 8007162:	2200      	movs	r2, #0
 8007164:	602a      	str	r2, [r5, #0]
 8007166:	461a      	mov	r2, r3
 8007168:	f7f9 ffb6 	bl	80010d8 <_write>
 800716c:	1c43      	adds	r3, r0, #1
 800716e:	d102      	bne.n	8007176 <_write_r+0x1e>
 8007170:	682b      	ldr	r3, [r5, #0]
 8007172:	b103      	cbz	r3, 8007176 <_write_r+0x1e>
 8007174:	6023      	str	r3, [r4, #0]
 8007176:	bd38      	pop	{r3, r4, r5, pc}
 8007178:	200004e0 	.word	0x200004e0

0800717c <__errno>:
 800717c:	4b01      	ldr	r3, [pc, #4]	@ (8007184 <__errno+0x8>)
 800717e:	6818      	ldr	r0, [r3, #0]
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	20000018 	.word	0x20000018

08007188 <__libc_init_array>:
 8007188:	b570      	push	{r4, r5, r6, lr}
 800718a:	4d0d      	ldr	r5, [pc, #52]	@ (80071c0 <__libc_init_array+0x38>)
 800718c:	4c0d      	ldr	r4, [pc, #52]	@ (80071c4 <__libc_init_array+0x3c>)
 800718e:	1b64      	subs	r4, r4, r5
 8007190:	10a4      	asrs	r4, r4, #2
 8007192:	2600      	movs	r6, #0
 8007194:	42a6      	cmp	r6, r4
 8007196:	d109      	bne.n	80071ac <__libc_init_array+0x24>
 8007198:	4d0b      	ldr	r5, [pc, #44]	@ (80071c8 <__libc_init_array+0x40>)
 800719a:	4c0c      	ldr	r4, [pc, #48]	@ (80071cc <__libc_init_array+0x44>)
 800719c:	f001 febe 	bl	8008f1c <_init>
 80071a0:	1b64      	subs	r4, r4, r5
 80071a2:	10a4      	asrs	r4, r4, #2
 80071a4:	2600      	movs	r6, #0
 80071a6:	42a6      	cmp	r6, r4
 80071a8:	d105      	bne.n	80071b6 <__libc_init_array+0x2e>
 80071aa:	bd70      	pop	{r4, r5, r6, pc}
 80071ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80071b0:	4798      	blx	r3
 80071b2:	3601      	adds	r6, #1
 80071b4:	e7ee      	b.n	8007194 <__libc_init_array+0xc>
 80071b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ba:	4798      	blx	r3
 80071bc:	3601      	adds	r6, #1
 80071be:	e7f2      	b.n	80071a6 <__libc_init_array+0x1e>
 80071c0:	08009728 	.word	0x08009728
 80071c4:	08009728 	.word	0x08009728
 80071c8:	08009728 	.word	0x08009728
 80071cc:	0800972c 	.word	0x0800972c

080071d0 <__retarget_lock_init_recursive>:
 80071d0:	4770      	bx	lr

080071d2 <__retarget_lock_acquire_recursive>:
 80071d2:	4770      	bx	lr

080071d4 <__retarget_lock_release_recursive>:
 80071d4:	4770      	bx	lr

080071d6 <quorem>:
 80071d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071da:	6903      	ldr	r3, [r0, #16]
 80071dc:	690c      	ldr	r4, [r1, #16]
 80071de:	42a3      	cmp	r3, r4
 80071e0:	4607      	mov	r7, r0
 80071e2:	db7e      	blt.n	80072e2 <quorem+0x10c>
 80071e4:	3c01      	subs	r4, #1
 80071e6:	f101 0814 	add.w	r8, r1, #20
 80071ea:	00a3      	lsls	r3, r4, #2
 80071ec:	f100 0514 	add.w	r5, r0, #20
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071f6:	9301      	str	r3, [sp, #4]
 80071f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007200:	3301      	adds	r3, #1
 8007202:	429a      	cmp	r2, r3
 8007204:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007208:	fbb2 f6f3 	udiv	r6, r2, r3
 800720c:	d32e      	bcc.n	800726c <quorem+0x96>
 800720e:	f04f 0a00 	mov.w	sl, #0
 8007212:	46c4      	mov	ip, r8
 8007214:	46ae      	mov	lr, r5
 8007216:	46d3      	mov	fp, sl
 8007218:	f85c 3b04 	ldr.w	r3, [ip], #4
 800721c:	b298      	uxth	r0, r3
 800721e:	fb06 a000 	mla	r0, r6, r0, sl
 8007222:	0c02      	lsrs	r2, r0, #16
 8007224:	0c1b      	lsrs	r3, r3, #16
 8007226:	fb06 2303 	mla	r3, r6, r3, r2
 800722a:	f8de 2000 	ldr.w	r2, [lr]
 800722e:	b280      	uxth	r0, r0
 8007230:	b292      	uxth	r2, r2
 8007232:	1a12      	subs	r2, r2, r0
 8007234:	445a      	add	r2, fp
 8007236:	f8de 0000 	ldr.w	r0, [lr]
 800723a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800723e:	b29b      	uxth	r3, r3
 8007240:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007244:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007248:	b292      	uxth	r2, r2
 800724a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800724e:	45e1      	cmp	r9, ip
 8007250:	f84e 2b04 	str.w	r2, [lr], #4
 8007254:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007258:	d2de      	bcs.n	8007218 <quorem+0x42>
 800725a:	9b00      	ldr	r3, [sp, #0]
 800725c:	58eb      	ldr	r3, [r5, r3]
 800725e:	b92b      	cbnz	r3, 800726c <quorem+0x96>
 8007260:	9b01      	ldr	r3, [sp, #4]
 8007262:	3b04      	subs	r3, #4
 8007264:	429d      	cmp	r5, r3
 8007266:	461a      	mov	r2, r3
 8007268:	d32f      	bcc.n	80072ca <quorem+0xf4>
 800726a:	613c      	str	r4, [r7, #16]
 800726c:	4638      	mov	r0, r7
 800726e:	f001 f979 	bl	8008564 <__mcmp>
 8007272:	2800      	cmp	r0, #0
 8007274:	db25      	blt.n	80072c2 <quorem+0xec>
 8007276:	4629      	mov	r1, r5
 8007278:	2000      	movs	r0, #0
 800727a:	f858 2b04 	ldr.w	r2, [r8], #4
 800727e:	f8d1 c000 	ldr.w	ip, [r1]
 8007282:	fa1f fe82 	uxth.w	lr, r2
 8007286:	fa1f f38c 	uxth.w	r3, ip
 800728a:	eba3 030e 	sub.w	r3, r3, lr
 800728e:	4403      	add	r3, r0
 8007290:	0c12      	lsrs	r2, r2, #16
 8007292:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007296:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800729a:	b29b      	uxth	r3, r3
 800729c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072a0:	45c1      	cmp	r9, r8
 80072a2:	f841 3b04 	str.w	r3, [r1], #4
 80072a6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80072aa:	d2e6      	bcs.n	800727a <quorem+0xa4>
 80072ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072b4:	b922      	cbnz	r2, 80072c0 <quorem+0xea>
 80072b6:	3b04      	subs	r3, #4
 80072b8:	429d      	cmp	r5, r3
 80072ba:	461a      	mov	r2, r3
 80072bc:	d30b      	bcc.n	80072d6 <quorem+0x100>
 80072be:	613c      	str	r4, [r7, #16]
 80072c0:	3601      	adds	r6, #1
 80072c2:	4630      	mov	r0, r6
 80072c4:	b003      	add	sp, #12
 80072c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ca:	6812      	ldr	r2, [r2, #0]
 80072cc:	3b04      	subs	r3, #4
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	d1cb      	bne.n	800726a <quorem+0x94>
 80072d2:	3c01      	subs	r4, #1
 80072d4:	e7c6      	b.n	8007264 <quorem+0x8e>
 80072d6:	6812      	ldr	r2, [r2, #0]
 80072d8:	3b04      	subs	r3, #4
 80072da:	2a00      	cmp	r2, #0
 80072dc:	d1ef      	bne.n	80072be <quorem+0xe8>
 80072de:	3c01      	subs	r4, #1
 80072e0:	e7ea      	b.n	80072b8 <quorem+0xe2>
 80072e2:	2000      	movs	r0, #0
 80072e4:	e7ee      	b.n	80072c4 <quorem+0xee>
	...

080072e8 <_dtoa_r>:
 80072e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ec:	69c7      	ldr	r7, [r0, #28]
 80072ee:	b099      	sub	sp, #100	@ 0x64
 80072f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80072f4:	ec55 4b10 	vmov	r4, r5, d0
 80072f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80072fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80072fc:	4683      	mov	fp, r0
 80072fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8007300:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007302:	b97f      	cbnz	r7, 8007324 <_dtoa_r+0x3c>
 8007304:	2010      	movs	r0, #16
 8007306:	f000 fdfd 	bl	8007f04 <malloc>
 800730a:	4602      	mov	r2, r0
 800730c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007310:	b920      	cbnz	r0, 800731c <_dtoa_r+0x34>
 8007312:	4ba7      	ldr	r3, [pc, #668]	@ (80075b0 <_dtoa_r+0x2c8>)
 8007314:	21ef      	movs	r1, #239	@ 0xef
 8007316:	48a7      	ldr	r0, [pc, #668]	@ (80075b4 <_dtoa_r+0x2cc>)
 8007318:	f001 fccc 	bl	8008cb4 <__assert_func>
 800731c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007320:	6007      	str	r7, [r0, #0]
 8007322:	60c7      	str	r7, [r0, #12]
 8007324:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007328:	6819      	ldr	r1, [r3, #0]
 800732a:	b159      	cbz	r1, 8007344 <_dtoa_r+0x5c>
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	604a      	str	r2, [r1, #4]
 8007330:	2301      	movs	r3, #1
 8007332:	4093      	lsls	r3, r2
 8007334:	608b      	str	r3, [r1, #8]
 8007336:	4658      	mov	r0, fp
 8007338:	f000 feda 	bl	80080f0 <_Bfree>
 800733c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007340:	2200      	movs	r2, #0
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	1e2b      	subs	r3, r5, #0
 8007346:	bfb9      	ittee	lt
 8007348:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800734c:	9303      	strlt	r3, [sp, #12]
 800734e:	2300      	movge	r3, #0
 8007350:	6033      	strge	r3, [r6, #0]
 8007352:	9f03      	ldr	r7, [sp, #12]
 8007354:	4b98      	ldr	r3, [pc, #608]	@ (80075b8 <_dtoa_r+0x2d0>)
 8007356:	bfbc      	itt	lt
 8007358:	2201      	movlt	r2, #1
 800735a:	6032      	strlt	r2, [r6, #0]
 800735c:	43bb      	bics	r3, r7
 800735e:	d112      	bne.n	8007386 <_dtoa_r+0x9e>
 8007360:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007362:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007366:	6013      	str	r3, [r2, #0]
 8007368:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800736c:	4323      	orrs	r3, r4
 800736e:	f000 854d 	beq.w	8007e0c <_dtoa_r+0xb24>
 8007372:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007374:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80075cc <_dtoa_r+0x2e4>
 8007378:	2b00      	cmp	r3, #0
 800737a:	f000 854f 	beq.w	8007e1c <_dtoa_r+0xb34>
 800737e:	f10a 0303 	add.w	r3, sl, #3
 8007382:	f000 bd49 	b.w	8007e18 <_dtoa_r+0xb30>
 8007386:	ed9d 7b02 	vldr	d7, [sp, #8]
 800738a:	2200      	movs	r2, #0
 800738c:	ec51 0b17 	vmov	r0, r1, d7
 8007390:	2300      	movs	r3, #0
 8007392:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007396:	f7f9 fb97 	bl	8000ac8 <__aeabi_dcmpeq>
 800739a:	4680      	mov	r8, r0
 800739c:	b158      	cbz	r0, 80073b6 <_dtoa_r+0xce>
 800739e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80073a0:	2301      	movs	r3, #1
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80073a6:	b113      	cbz	r3, 80073ae <_dtoa_r+0xc6>
 80073a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80073aa:	4b84      	ldr	r3, [pc, #528]	@ (80075bc <_dtoa_r+0x2d4>)
 80073ac:	6013      	str	r3, [r2, #0]
 80073ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80075d0 <_dtoa_r+0x2e8>
 80073b2:	f000 bd33 	b.w	8007e1c <_dtoa_r+0xb34>
 80073b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80073ba:	aa16      	add	r2, sp, #88	@ 0x58
 80073bc:	a917      	add	r1, sp, #92	@ 0x5c
 80073be:	4658      	mov	r0, fp
 80073c0:	f001 f980 	bl	80086c4 <__d2b>
 80073c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80073c8:	4681      	mov	r9, r0
 80073ca:	2e00      	cmp	r6, #0
 80073cc:	d077      	beq.n	80074be <_dtoa_r+0x1d6>
 80073ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80073d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80073e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80073e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80073e8:	4619      	mov	r1, r3
 80073ea:	2200      	movs	r2, #0
 80073ec:	4b74      	ldr	r3, [pc, #464]	@ (80075c0 <_dtoa_r+0x2d8>)
 80073ee:	f7f8 ff4b 	bl	8000288 <__aeabi_dsub>
 80073f2:	a369      	add	r3, pc, #420	@ (adr r3, 8007598 <_dtoa_r+0x2b0>)
 80073f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f8:	f7f9 f8fe 	bl	80005f8 <__aeabi_dmul>
 80073fc:	a368      	add	r3, pc, #416	@ (adr r3, 80075a0 <_dtoa_r+0x2b8>)
 80073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007402:	f7f8 ff43 	bl	800028c <__adddf3>
 8007406:	4604      	mov	r4, r0
 8007408:	4630      	mov	r0, r6
 800740a:	460d      	mov	r5, r1
 800740c:	f7f9 f88a 	bl	8000524 <__aeabi_i2d>
 8007410:	a365      	add	r3, pc, #404	@ (adr r3, 80075a8 <_dtoa_r+0x2c0>)
 8007412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007416:	f7f9 f8ef 	bl	80005f8 <__aeabi_dmul>
 800741a:	4602      	mov	r2, r0
 800741c:	460b      	mov	r3, r1
 800741e:	4620      	mov	r0, r4
 8007420:	4629      	mov	r1, r5
 8007422:	f7f8 ff33 	bl	800028c <__adddf3>
 8007426:	4604      	mov	r4, r0
 8007428:	460d      	mov	r5, r1
 800742a:	f7f9 fb95 	bl	8000b58 <__aeabi_d2iz>
 800742e:	2200      	movs	r2, #0
 8007430:	4607      	mov	r7, r0
 8007432:	2300      	movs	r3, #0
 8007434:	4620      	mov	r0, r4
 8007436:	4629      	mov	r1, r5
 8007438:	f7f9 fb50 	bl	8000adc <__aeabi_dcmplt>
 800743c:	b140      	cbz	r0, 8007450 <_dtoa_r+0x168>
 800743e:	4638      	mov	r0, r7
 8007440:	f7f9 f870 	bl	8000524 <__aeabi_i2d>
 8007444:	4622      	mov	r2, r4
 8007446:	462b      	mov	r3, r5
 8007448:	f7f9 fb3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800744c:	b900      	cbnz	r0, 8007450 <_dtoa_r+0x168>
 800744e:	3f01      	subs	r7, #1
 8007450:	2f16      	cmp	r7, #22
 8007452:	d851      	bhi.n	80074f8 <_dtoa_r+0x210>
 8007454:	4b5b      	ldr	r3, [pc, #364]	@ (80075c4 <_dtoa_r+0x2dc>)
 8007456:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007462:	f7f9 fb3b 	bl	8000adc <__aeabi_dcmplt>
 8007466:	2800      	cmp	r0, #0
 8007468:	d048      	beq.n	80074fc <_dtoa_r+0x214>
 800746a:	3f01      	subs	r7, #1
 800746c:	2300      	movs	r3, #0
 800746e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007470:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007472:	1b9b      	subs	r3, r3, r6
 8007474:	1e5a      	subs	r2, r3, #1
 8007476:	bf44      	itt	mi
 8007478:	f1c3 0801 	rsbmi	r8, r3, #1
 800747c:	2300      	movmi	r3, #0
 800747e:	9208      	str	r2, [sp, #32]
 8007480:	bf54      	ite	pl
 8007482:	f04f 0800 	movpl.w	r8, #0
 8007486:	9308      	strmi	r3, [sp, #32]
 8007488:	2f00      	cmp	r7, #0
 800748a:	db39      	blt.n	8007500 <_dtoa_r+0x218>
 800748c:	9b08      	ldr	r3, [sp, #32]
 800748e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007490:	443b      	add	r3, r7
 8007492:	9308      	str	r3, [sp, #32]
 8007494:	2300      	movs	r3, #0
 8007496:	930a      	str	r3, [sp, #40]	@ 0x28
 8007498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749a:	2b09      	cmp	r3, #9
 800749c:	d864      	bhi.n	8007568 <_dtoa_r+0x280>
 800749e:	2b05      	cmp	r3, #5
 80074a0:	bfc4      	itt	gt
 80074a2:	3b04      	subgt	r3, #4
 80074a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80074a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074a8:	f1a3 0302 	sub.w	r3, r3, #2
 80074ac:	bfcc      	ite	gt
 80074ae:	2400      	movgt	r4, #0
 80074b0:	2401      	movle	r4, #1
 80074b2:	2b03      	cmp	r3, #3
 80074b4:	d863      	bhi.n	800757e <_dtoa_r+0x296>
 80074b6:	e8df f003 	tbb	[pc, r3]
 80074ba:	372a      	.short	0x372a
 80074bc:	5535      	.short	0x5535
 80074be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80074c2:	441e      	add	r6, r3
 80074c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80074c8:	2b20      	cmp	r3, #32
 80074ca:	bfc1      	itttt	gt
 80074cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80074d0:	409f      	lslgt	r7, r3
 80074d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80074d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80074da:	bfd6      	itet	le
 80074dc:	f1c3 0320 	rsble	r3, r3, #32
 80074e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80074e4:	fa04 f003 	lslle.w	r0, r4, r3
 80074e8:	f7f9 f80c 	bl	8000504 <__aeabi_ui2d>
 80074ec:	2201      	movs	r2, #1
 80074ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80074f2:	3e01      	subs	r6, #1
 80074f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80074f6:	e777      	b.n	80073e8 <_dtoa_r+0x100>
 80074f8:	2301      	movs	r3, #1
 80074fa:	e7b8      	b.n	800746e <_dtoa_r+0x186>
 80074fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80074fe:	e7b7      	b.n	8007470 <_dtoa_r+0x188>
 8007500:	427b      	negs	r3, r7
 8007502:	930a      	str	r3, [sp, #40]	@ 0x28
 8007504:	2300      	movs	r3, #0
 8007506:	eba8 0807 	sub.w	r8, r8, r7
 800750a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800750c:	e7c4      	b.n	8007498 <_dtoa_r+0x1b0>
 800750e:	2300      	movs	r3, #0
 8007510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007514:	2b00      	cmp	r3, #0
 8007516:	dc35      	bgt.n	8007584 <_dtoa_r+0x29c>
 8007518:	2301      	movs	r3, #1
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	9307      	str	r3, [sp, #28]
 800751e:	461a      	mov	r2, r3
 8007520:	920e      	str	r2, [sp, #56]	@ 0x38
 8007522:	e00b      	b.n	800753c <_dtoa_r+0x254>
 8007524:	2301      	movs	r3, #1
 8007526:	e7f3      	b.n	8007510 <_dtoa_r+0x228>
 8007528:	2300      	movs	r3, #0
 800752a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800752c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800752e:	18fb      	adds	r3, r7, r3
 8007530:	9300      	str	r3, [sp, #0]
 8007532:	3301      	adds	r3, #1
 8007534:	2b01      	cmp	r3, #1
 8007536:	9307      	str	r3, [sp, #28]
 8007538:	bfb8      	it	lt
 800753a:	2301      	movlt	r3, #1
 800753c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007540:	2100      	movs	r1, #0
 8007542:	2204      	movs	r2, #4
 8007544:	f102 0514 	add.w	r5, r2, #20
 8007548:	429d      	cmp	r5, r3
 800754a:	d91f      	bls.n	800758c <_dtoa_r+0x2a4>
 800754c:	6041      	str	r1, [r0, #4]
 800754e:	4658      	mov	r0, fp
 8007550:	f000 fd8e 	bl	8008070 <_Balloc>
 8007554:	4682      	mov	sl, r0
 8007556:	2800      	cmp	r0, #0
 8007558:	d13c      	bne.n	80075d4 <_dtoa_r+0x2ec>
 800755a:	4b1b      	ldr	r3, [pc, #108]	@ (80075c8 <_dtoa_r+0x2e0>)
 800755c:	4602      	mov	r2, r0
 800755e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007562:	e6d8      	b.n	8007316 <_dtoa_r+0x2e>
 8007564:	2301      	movs	r3, #1
 8007566:	e7e0      	b.n	800752a <_dtoa_r+0x242>
 8007568:	2401      	movs	r4, #1
 800756a:	2300      	movs	r3, #0
 800756c:	9309      	str	r3, [sp, #36]	@ 0x24
 800756e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007570:	f04f 33ff 	mov.w	r3, #4294967295
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	9307      	str	r3, [sp, #28]
 8007578:	2200      	movs	r2, #0
 800757a:	2312      	movs	r3, #18
 800757c:	e7d0      	b.n	8007520 <_dtoa_r+0x238>
 800757e:	2301      	movs	r3, #1
 8007580:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007582:	e7f5      	b.n	8007570 <_dtoa_r+0x288>
 8007584:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	9307      	str	r3, [sp, #28]
 800758a:	e7d7      	b.n	800753c <_dtoa_r+0x254>
 800758c:	3101      	adds	r1, #1
 800758e:	0052      	lsls	r2, r2, #1
 8007590:	e7d8      	b.n	8007544 <_dtoa_r+0x25c>
 8007592:	bf00      	nop
 8007594:	f3af 8000 	nop.w
 8007598:	636f4361 	.word	0x636f4361
 800759c:	3fd287a7 	.word	0x3fd287a7
 80075a0:	8b60c8b3 	.word	0x8b60c8b3
 80075a4:	3fc68a28 	.word	0x3fc68a28
 80075a8:	509f79fb 	.word	0x509f79fb
 80075ac:	3fd34413 	.word	0x3fd34413
 80075b0:	080093ed 	.word	0x080093ed
 80075b4:	08009404 	.word	0x08009404
 80075b8:	7ff00000 	.word	0x7ff00000
 80075bc:	080093bd 	.word	0x080093bd
 80075c0:	3ff80000 	.word	0x3ff80000
 80075c4:	08009500 	.word	0x08009500
 80075c8:	0800945c 	.word	0x0800945c
 80075cc:	080093e9 	.word	0x080093e9
 80075d0:	080093bc 	.word	0x080093bc
 80075d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075d8:	6018      	str	r0, [r3, #0]
 80075da:	9b07      	ldr	r3, [sp, #28]
 80075dc:	2b0e      	cmp	r3, #14
 80075de:	f200 80a4 	bhi.w	800772a <_dtoa_r+0x442>
 80075e2:	2c00      	cmp	r4, #0
 80075e4:	f000 80a1 	beq.w	800772a <_dtoa_r+0x442>
 80075e8:	2f00      	cmp	r7, #0
 80075ea:	dd33      	ble.n	8007654 <_dtoa_r+0x36c>
 80075ec:	4bad      	ldr	r3, [pc, #692]	@ (80078a4 <_dtoa_r+0x5bc>)
 80075ee:	f007 020f 	and.w	r2, r7, #15
 80075f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075f6:	ed93 7b00 	vldr	d7, [r3]
 80075fa:	05f8      	lsls	r0, r7, #23
 80075fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007600:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007604:	d516      	bpl.n	8007634 <_dtoa_r+0x34c>
 8007606:	4ba8      	ldr	r3, [pc, #672]	@ (80078a8 <_dtoa_r+0x5c0>)
 8007608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800760c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007610:	f7f9 f91c 	bl	800084c <__aeabi_ddiv>
 8007614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007618:	f004 040f 	and.w	r4, r4, #15
 800761c:	2603      	movs	r6, #3
 800761e:	4da2      	ldr	r5, [pc, #648]	@ (80078a8 <_dtoa_r+0x5c0>)
 8007620:	b954      	cbnz	r4, 8007638 <_dtoa_r+0x350>
 8007622:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800762a:	f7f9 f90f 	bl	800084c <__aeabi_ddiv>
 800762e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007632:	e028      	b.n	8007686 <_dtoa_r+0x39e>
 8007634:	2602      	movs	r6, #2
 8007636:	e7f2      	b.n	800761e <_dtoa_r+0x336>
 8007638:	07e1      	lsls	r1, r4, #31
 800763a:	d508      	bpl.n	800764e <_dtoa_r+0x366>
 800763c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007640:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007644:	f7f8 ffd8 	bl	80005f8 <__aeabi_dmul>
 8007648:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800764c:	3601      	adds	r6, #1
 800764e:	1064      	asrs	r4, r4, #1
 8007650:	3508      	adds	r5, #8
 8007652:	e7e5      	b.n	8007620 <_dtoa_r+0x338>
 8007654:	f000 80d2 	beq.w	80077fc <_dtoa_r+0x514>
 8007658:	427c      	negs	r4, r7
 800765a:	4b92      	ldr	r3, [pc, #584]	@ (80078a4 <_dtoa_r+0x5bc>)
 800765c:	4d92      	ldr	r5, [pc, #584]	@ (80078a8 <_dtoa_r+0x5c0>)
 800765e:	f004 020f 	and.w	r2, r4, #15
 8007662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800766e:	f7f8 ffc3 	bl	80005f8 <__aeabi_dmul>
 8007672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007676:	1124      	asrs	r4, r4, #4
 8007678:	2300      	movs	r3, #0
 800767a:	2602      	movs	r6, #2
 800767c:	2c00      	cmp	r4, #0
 800767e:	f040 80b2 	bne.w	80077e6 <_dtoa_r+0x4fe>
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1d3      	bne.n	800762e <_dtoa_r+0x346>
 8007686:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007688:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800768c:	2b00      	cmp	r3, #0
 800768e:	f000 80b7 	beq.w	8007800 <_dtoa_r+0x518>
 8007692:	4b86      	ldr	r3, [pc, #536]	@ (80078ac <_dtoa_r+0x5c4>)
 8007694:	2200      	movs	r2, #0
 8007696:	4620      	mov	r0, r4
 8007698:	4629      	mov	r1, r5
 800769a:	f7f9 fa1f 	bl	8000adc <__aeabi_dcmplt>
 800769e:	2800      	cmp	r0, #0
 80076a0:	f000 80ae 	beq.w	8007800 <_dtoa_r+0x518>
 80076a4:	9b07      	ldr	r3, [sp, #28]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 80aa 	beq.w	8007800 <_dtoa_r+0x518>
 80076ac:	9b00      	ldr	r3, [sp, #0]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	dd37      	ble.n	8007722 <_dtoa_r+0x43a>
 80076b2:	1e7b      	subs	r3, r7, #1
 80076b4:	9304      	str	r3, [sp, #16]
 80076b6:	4620      	mov	r0, r4
 80076b8:	4b7d      	ldr	r3, [pc, #500]	@ (80078b0 <_dtoa_r+0x5c8>)
 80076ba:	2200      	movs	r2, #0
 80076bc:	4629      	mov	r1, r5
 80076be:	f7f8 ff9b 	bl	80005f8 <__aeabi_dmul>
 80076c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076c6:	9c00      	ldr	r4, [sp, #0]
 80076c8:	3601      	adds	r6, #1
 80076ca:	4630      	mov	r0, r6
 80076cc:	f7f8 ff2a 	bl	8000524 <__aeabi_i2d>
 80076d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076d4:	f7f8 ff90 	bl	80005f8 <__aeabi_dmul>
 80076d8:	4b76      	ldr	r3, [pc, #472]	@ (80078b4 <_dtoa_r+0x5cc>)
 80076da:	2200      	movs	r2, #0
 80076dc:	f7f8 fdd6 	bl	800028c <__adddf3>
 80076e0:	4605      	mov	r5, r0
 80076e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80076e6:	2c00      	cmp	r4, #0
 80076e8:	f040 808d 	bne.w	8007806 <_dtoa_r+0x51e>
 80076ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076f0:	4b71      	ldr	r3, [pc, #452]	@ (80078b8 <_dtoa_r+0x5d0>)
 80076f2:	2200      	movs	r2, #0
 80076f4:	f7f8 fdc8 	bl	8000288 <__aeabi_dsub>
 80076f8:	4602      	mov	r2, r0
 80076fa:	460b      	mov	r3, r1
 80076fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007700:	462a      	mov	r2, r5
 8007702:	4633      	mov	r3, r6
 8007704:	f7f9 fa08 	bl	8000b18 <__aeabi_dcmpgt>
 8007708:	2800      	cmp	r0, #0
 800770a:	f040 828b 	bne.w	8007c24 <_dtoa_r+0x93c>
 800770e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007712:	462a      	mov	r2, r5
 8007714:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007718:	f7f9 f9e0 	bl	8000adc <__aeabi_dcmplt>
 800771c:	2800      	cmp	r0, #0
 800771e:	f040 8128 	bne.w	8007972 <_dtoa_r+0x68a>
 8007722:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007726:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800772a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800772c:	2b00      	cmp	r3, #0
 800772e:	f2c0 815a 	blt.w	80079e6 <_dtoa_r+0x6fe>
 8007732:	2f0e      	cmp	r7, #14
 8007734:	f300 8157 	bgt.w	80079e6 <_dtoa_r+0x6fe>
 8007738:	4b5a      	ldr	r3, [pc, #360]	@ (80078a4 <_dtoa_r+0x5bc>)
 800773a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800773e:	ed93 7b00 	vldr	d7, [r3]
 8007742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007744:	2b00      	cmp	r3, #0
 8007746:	ed8d 7b00 	vstr	d7, [sp]
 800774a:	da03      	bge.n	8007754 <_dtoa_r+0x46c>
 800774c:	9b07      	ldr	r3, [sp, #28]
 800774e:	2b00      	cmp	r3, #0
 8007750:	f340 8101 	ble.w	8007956 <_dtoa_r+0x66e>
 8007754:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007758:	4656      	mov	r6, sl
 800775a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800775e:	4620      	mov	r0, r4
 8007760:	4629      	mov	r1, r5
 8007762:	f7f9 f873 	bl	800084c <__aeabi_ddiv>
 8007766:	f7f9 f9f7 	bl	8000b58 <__aeabi_d2iz>
 800776a:	4680      	mov	r8, r0
 800776c:	f7f8 feda 	bl	8000524 <__aeabi_i2d>
 8007770:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007774:	f7f8 ff40 	bl	80005f8 <__aeabi_dmul>
 8007778:	4602      	mov	r2, r0
 800777a:	460b      	mov	r3, r1
 800777c:	4620      	mov	r0, r4
 800777e:	4629      	mov	r1, r5
 8007780:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007784:	f7f8 fd80 	bl	8000288 <__aeabi_dsub>
 8007788:	f806 4b01 	strb.w	r4, [r6], #1
 800778c:	9d07      	ldr	r5, [sp, #28]
 800778e:	eba6 040a 	sub.w	r4, r6, sl
 8007792:	42a5      	cmp	r5, r4
 8007794:	4602      	mov	r2, r0
 8007796:	460b      	mov	r3, r1
 8007798:	f040 8117 	bne.w	80079ca <_dtoa_r+0x6e2>
 800779c:	f7f8 fd76 	bl	800028c <__adddf3>
 80077a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077a4:	4604      	mov	r4, r0
 80077a6:	460d      	mov	r5, r1
 80077a8:	f7f9 f9b6 	bl	8000b18 <__aeabi_dcmpgt>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	f040 80f9 	bne.w	80079a4 <_dtoa_r+0x6bc>
 80077b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077b6:	4620      	mov	r0, r4
 80077b8:	4629      	mov	r1, r5
 80077ba:	f7f9 f985 	bl	8000ac8 <__aeabi_dcmpeq>
 80077be:	b118      	cbz	r0, 80077c8 <_dtoa_r+0x4e0>
 80077c0:	f018 0f01 	tst.w	r8, #1
 80077c4:	f040 80ee 	bne.w	80079a4 <_dtoa_r+0x6bc>
 80077c8:	4649      	mov	r1, r9
 80077ca:	4658      	mov	r0, fp
 80077cc:	f000 fc90 	bl	80080f0 <_Bfree>
 80077d0:	2300      	movs	r3, #0
 80077d2:	7033      	strb	r3, [r6, #0]
 80077d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80077d6:	3701      	adds	r7, #1
 80077d8:	601f      	str	r7, [r3, #0]
 80077da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 831d 	beq.w	8007e1c <_dtoa_r+0xb34>
 80077e2:	601e      	str	r6, [r3, #0]
 80077e4:	e31a      	b.n	8007e1c <_dtoa_r+0xb34>
 80077e6:	07e2      	lsls	r2, r4, #31
 80077e8:	d505      	bpl.n	80077f6 <_dtoa_r+0x50e>
 80077ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077ee:	f7f8 ff03 	bl	80005f8 <__aeabi_dmul>
 80077f2:	3601      	adds	r6, #1
 80077f4:	2301      	movs	r3, #1
 80077f6:	1064      	asrs	r4, r4, #1
 80077f8:	3508      	adds	r5, #8
 80077fa:	e73f      	b.n	800767c <_dtoa_r+0x394>
 80077fc:	2602      	movs	r6, #2
 80077fe:	e742      	b.n	8007686 <_dtoa_r+0x39e>
 8007800:	9c07      	ldr	r4, [sp, #28]
 8007802:	9704      	str	r7, [sp, #16]
 8007804:	e761      	b.n	80076ca <_dtoa_r+0x3e2>
 8007806:	4b27      	ldr	r3, [pc, #156]	@ (80078a4 <_dtoa_r+0x5bc>)
 8007808:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800780a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800780e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007812:	4454      	add	r4, sl
 8007814:	2900      	cmp	r1, #0
 8007816:	d053      	beq.n	80078c0 <_dtoa_r+0x5d8>
 8007818:	4928      	ldr	r1, [pc, #160]	@ (80078bc <_dtoa_r+0x5d4>)
 800781a:	2000      	movs	r0, #0
 800781c:	f7f9 f816 	bl	800084c <__aeabi_ddiv>
 8007820:	4633      	mov	r3, r6
 8007822:	462a      	mov	r2, r5
 8007824:	f7f8 fd30 	bl	8000288 <__aeabi_dsub>
 8007828:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800782c:	4656      	mov	r6, sl
 800782e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007832:	f7f9 f991 	bl	8000b58 <__aeabi_d2iz>
 8007836:	4605      	mov	r5, r0
 8007838:	f7f8 fe74 	bl	8000524 <__aeabi_i2d>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007844:	f7f8 fd20 	bl	8000288 <__aeabi_dsub>
 8007848:	3530      	adds	r5, #48	@ 0x30
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007852:	f806 5b01 	strb.w	r5, [r6], #1
 8007856:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800785a:	f7f9 f93f 	bl	8000adc <__aeabi_dcmplt>
 800785e:	2800      	cmp	r0, #0
 8007860:	d171      	bne.n	8007946 <_dtoa_r+0x65e>
 8007862:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007866:	4911      	ldr	r1, [pc, #68]	@ (80078ac <_dtoa_r+0x5c4>)
 8007868:	2000      	movs	r0, #0
 800786a:	f7f8 fd0d 	bl	8000288 <__aeabi_dsub>
 800786e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007872:	f7f9 f933 	bl	8000adc <__aeabi_dcmplt>
 8007876:	2800      	cmp	r0, #0
 8007878:	f040 8095 	bne.w	80079a6 <_dtoa_r+0x6be>
 800787c:	42a6      	cmp	r6, r4
 800787e:	f43f af50 	beq.w	8007722 <_dtoa_r+0x43a>
 8007882:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007886:	4b0a      	ldr	r3, [pc, #40]	@ (80078b0 <_dtoa_r+0x5c8>)
 8007888:	2200      	movs	r2, #0
 800788a:	f7f8 feb5 	bl	80005f8 <__aeabi_dmul>
 800788e:	4b08      	ldr	r3, [pc, #32]	@ (80078b0 <_dtoa_r+0x5c8>)
 8007890:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007894:	2200      	movs	r2, #0
 8007896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800789a:	f7f8 fead 	bl	80005f8 <__aeabi_dmul>
 800789e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a2:	e7c4      	b.n	800782e <_dtoa_r+0x546>
 80078a4:	08009500 	.word	0x08009500
 80078a8:	080094d8 	.word	0x080094d8
 80078ac:	3ff00000 	.word	0x3ff00000
 80078b0:	40240000 	.word	0x40240000
 80078b4:	401c0000 	.word	0x401c0000
 80078b8:	40140000 	.word	0x40140000
 80078bc:	3fe00000 	.word	0x3fe00000
 80078c0:	4631      	mov	r1, r6
 80078c2:	4628      	mov	r0, r5
 80078c4:	f7f8 fe98 	bl	80005f8 <__aeabi_dmul>
 80078c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80078cc:	9415      	str	r4, [sp, #84]	@ 0x54
 80078ce:	4656      	mov	r6, sl
 80078d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078d4:	f7f9 f940 	bl	8000b58 <__aeabi_d2iz>
 80078d8:	4605      	mov	r5, r0
 80078da:	f7f8 fe23 	bl	8000524 <__aeabi_i2d>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078e6:	f7f8 fccf 	bl	8000288 <__aeabi_dsub>
 80078ea:	3530      	adds	r5, #48	@ 0x30
 80078ec:	f806 5b01 	strb.w	r5, [r6], #1
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	42a6      	cmp	r6, r4
 80078f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078fa:	f04f 0200 	mov.w	r2, #0
 80078fe:	d124      	bne.n	800794a <_dtoa_r+0x662>
 8007900:	4bac      	ldr	r3, [pc, #688]	@ (8007bb4 <_dtoa_r+0x8cc>)
 8007902:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007906:	f7f8 fcc1 	bl	800028c <__adddf3>
 800790a:	4602      	mov	r2, r0
 800790c:	460b      	mov	r3, r1
 800790e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007912:	f7f9 f901 	bl	8000b18 <__aeabi_dcmpgt>
 8007916:	2800      	cmp	r0, #0
 8007918:	d145      	bne.n	80079a6 <_dtoa_r+0x6be>
 800791a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800791e:	49a5      	ldr	r1, [pc, #660]	@ (8007bb4 <_dtoa_r+0x8cc>)
 8007920:	2000      	movs	r0, #0
 8007922:	f7f8 fcb1 	bl	8000288 <__aeabi_dsub>
 8007926:	4602      	mov	r2, r0
 8007928:	460b      	mov	r3, r1
 800792a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800792e:	f7f9 f8d5 	bl	8000adc <__aeabi_dcmplt>
 8007932:	2800      	cmp	r0, #0
 8007934:	f43f aef5 	beq.w	8007722 <_dtoa_r+0x43a>
 8007938:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800793a:	1e73      	subs	r3, r6, #1
 800793c:	9315      	str	r3, [sp, #84]	@ 0x54
 800793e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007942:	2b30      	cmp	r3, #48	@ 0x30
 8007944:	d0f8      	beq.n	8007938 <_dtoa_r+0x650>
 8007946:	9f04      	ldr	r7, [sp, #16]
 8007948:	e73e      	b.n	80077c8 <_dtoa_r+0x4e0>
 800794a:	4b9b      	ldr	r3, [pc, #620]	@ (8007bb8 <_dtoa_r+0x8d0>)
 800794c:	f7f8 fe54 	bl	80005f8 <__aeabi_dmul>
 8007950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007954:	e7bc      	b.n	80078d0 <_dtoa_r+0x5e8>
 8007956:	d10c      	bne.n	8007972 <_dtoa_r+0x68a>
 8007958:	4b98      	ldr	r3, [pc, #608]	@ (8007bbc <_dtoa_r+0x8d4>)
 800795a:	2200      	movs	r2, #0
 800795c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007960:	f7f8 fe4a 	bl	80005f8 <__aeabi_dmul>
 8007964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007968:	f7f9 f8cc 	bl	8000b04 <__aeabi_dcmpge>
 800796c:	2800      	cmp	r0, #0
 800796e:	f000 8157 	beq.w	8007c20 <_dtoa_r+0x938>
 8007972:	2400      	movs	r4, #0
 8007974:	4625      	mov	r5, r4
 8007976:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007978:	43db      	mvns	r3, r3
 800797a:	9304      	str	r3, [sp, #16]
 800797c:	4656      	mov	r6, sl
 800797e:	2700      	movs	r7, #0
 8007980:	4621      	mov	r1, r4
 8007982:	4658      	mov	r0, fp
 8007984:	f000 fbb4 	bl	80080f0 <_Bfree>
 8007988:	2d00      	cmp	r5, #0
 800798a:	d0dc      	beq.n	8007946 <_dtoa_r+0x65e>
 800798c:	b12f      	cbz	r7, 800799a <_dtoa_r+0x6b2>
 800798e:	42af      	cmp	r7, r5
 8007990:	d003      	beq.n	800799a <_dtoa_r+0x6b2>
 8007992:	4639      	mov	r1, r7
 8007994:	4658      	mov	r0, fp
 8007996:	f000 fbab 	bl	80080f0 <_Bfree>
 800799a:	4629      	mov	r1, r5
 800799c:	4658      	mov	r0, fp
 800799e:	f000 fba7 	bl	80080f0 <_Bfree>
 80079a2:	e7d0      	b.n	8007946 <_dtoa_r+0x65e>
 80079a4:	9704      	str	r7, [sp, #16]
 80079a6:	4633      	mov	r3, r6
 80079a8:	461e      	mov	r6, r3
 80079aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079ae:	2a39      	cmp	r2, #57	@ 0x39
 80079b0:	d107      	bne.n	80079c2 <_dtoa_r+0x6da>
 80079b2:	459a      	cmp	sl, r3
 80079b4:	d1f8      	bne.n	80079a8 <_dtoa_r+0x6c0>
 80079b6:	9a04      	ldr	r2, [sp, #16]
 80079b8:	3201      	adds	r2, #1
 80079ba:	9204      	str	r2, [sp, #16]
 80079bc:	2230      	movs	r2, #48	@ 0x30
 80079be:	f88a 2000 	strb.w	r2, [sl]
 80079c2:	781a      	ldrb	r2, [r3, #0]
 80079c4:	3201      	adds	r2, #1
 80079c6:	701a      	strb	r2, [r3, #0]
 80079c8:	e7bd      	b.n	8007946 <_dtoa_r+0x65e>
 80079ca:	4b7b      	ldr	r3, [pc, #492]	@ (8007bb8 <_dtoa_r+0x8d0>)
 80079cc:	2200      	movs	r2, #0
 80079ce:	f7f8 fe13 	bl	80005f8 <__aeabi_dmul>
 80079d2:	2200      	movs	r2, #0
 80079d4:	2300      	movs	r3, #0
 80079d6:	4604      	mov	r4, r0
 80079d8:	460d      	mov	r5, r1
 80079da:	f7f9 f875 	bl	8000ac8 <__aeabi_dcmpeq>
 80079de:	2800      	cmp	r0, #0
 80079e0:	f43f aebb 	beq.w	800775a <_dtoa_r+0x472>
 80079e4:	e6f0      	b.n	80077c8 <_dtoa_r+0x4e0>
 80079e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80079e8:	2a00      	cmp	r2, #0
 80079ea:	f000 80db 	beq.w	8007ba4 <_dtoa_r+0x8bc>
 80079ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079f0:	2a01      	cmp	r2, #1
 80079f2:	f300 80bf 	bgt.w	8007b74 <_dtoa_r+0x88c>
 80079f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80079f8:	2a00      	cmp	r2, #0
 80079fa:	f000 80b7 	beq.w	8007b6c <_dtoa_r+0x884>
 80079fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007a02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a04:	4646      	mov	r6, r8
 8007a06:	9a08      	ldr	r2, [sp, #32]
 8007a08:	2101      	movs	r1, #1
 8007a0a:	441a      	add	r2, r3
 8007a0c:	4658      	mov	r0, fp
 8007a0e:	4498      	add	r8, r3
 8007a10:	9208      	str	r2, [sp, #32]
 8007a12:	f000 fc21 	bl	8008258 <__i2b>
 8007a16:	4605      	mov	r5, r0
 8007a18:	b15e      	cbz	r6, 8007a32 <_dtoa_r+0x74a>
 8007a1a:	9b08      	ldr	r3, [sp, #32]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dd08      	ble.n	8007a32 <_dtoa_r+0x74a>
 8007a20:	42b3      	cmp	r3, r6
 8007a22:	9a08      	ldr	r2, [sp, #32]
 8007a24:	bfa8      	it	ge
 8007a26:	4633      	movge	r3, r6
 8007a28:	eba8 0803 	sub.w	r8, r8, r3
 8007a2c:	1af6      	subs	r6, r6, r3
 8007a2e:	1ad3      	subs	r3, r2, r3
 8007a30:	9308      	str	r3, [sp, #32]
 8007a32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a34:	b1f3      	cbz	r3, 8007a74 <_dtoa_r+0x78c>
 8007a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 80b7 	beq.w	8007bac <_dtoa_r+0x8c4>
 8007a3e:	b18c      	cbz	r4, 8007a64 <_dtoa_r+0x77c>
 8007a40:	4629      	mov	r1, r5
 8007a42:	4622      	mov	r2, r4
 8007a44:	4658      	mov	r0, fp
 8007a46:	f000 fcc7 	bl	80083d8 <__pow5mult>
 8007a4a:	464a      	mov	r2, r9
 8007a4c:	4601      	mov	r1, r0
 8007a4e:	4605      	mov	r5, r0
 8007a50:	4658      	mov	r0, fp
 8007a52:	f000 fc17 	bl	8008284 <__multiply>
 8007a56:	4649      	mov	r1, r9
 8007a58:	9004      	str	r0, [sp, #16]
 8007a5a:	4658      	mov	r0, fp
 8007a5c:	f000 fb48 	bl	80080f0 <_Bfree>
 8007a60:	9b04      	ldr	r3, [sp, #16]
 8007a62:	4699      	mov	r9, r3
 8007a64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a66:	1b1a      	subs	r2, r3, r4
 8007a68:	d004      	beq.n	8007a74 <_dtoa_r+0x78c>
 8007a6a:	4649      	mov	r1, r9
 8007a6c:	4658      	mov	r0, fp
 8007a6e:	f000 fcb3 	bl	80083d8 <__pow5mult>
 8007a72:	4681      	mov	r9, r0
 8007a74:	2101      	movs	r1, #1
 8007a76:	4658      	mov	r0, fp
 8007a78:	f000 fbee 	bl	8008258 <__i2b>
 8007a7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a7e:	4604      	mov	r4, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 81cf 	beq.w	8007e24 <_dtoa_r+0xb3c>
 8007a86:	461a      	mov	r2, r3
 8007a88:	4601      	mov	r1, r0
 8007a8a:	4658      	mov	r0, fp
 8007a8c:	f000 fca4 	bl	80083d8 <__pow5mult>
 8007a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	4604      	mov	r4, r0
 8007a96:	f300 8095 	bgt.w	8007bc4 <_dtoa_r+0x8dc>
 8007a9a:	9b02      	ldr	r3, [sp, #8]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f040 8087 	bne.w	8007bb0 <_dtoa_r+0x8c8>
 8007aa2:	9b03      	ldr	r3, [sp, #12]
 8007aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	f040 8089 	bne.w	8007bc0 <_dtoa_r+0x8d8>
 8007aae:	9b03      	ldr	r3, [sp, #12]
 8007ab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ab4:	0d1b      	lsrs	r3, r3, #20
 8007ab6:	051b      	lsls	r3, r3, #20
 8007ab8:	b12b      	cbz	r3, 8007ac6 <_dtoa_r+0x7de>
 8007aba:	9b08      	ldr	r3, [sp, #32]
 8007abc:	3301      	adds	r3, #1
 8007abe:	9308      	str	r3, [sp, #32]
 8007ac0:	f108 0801 	add.w	r8, r8, #1
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ac8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	f000 81b0 	beq.w	8007e30 <_dtoa_r+0xb48>
 8007ad0:	6923      	ldr	r3, [r4, #16]
 8007ad2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ad6:	6918      	ldr	r0, [r3, #16]
 8007ad8:	f000 fb72 	bl	80081c0 <__hi0bits>
 8007adc:	f1c0 0020 	rsb	r0, r0, #32
 8007ae0:	9b08      	ldr	r3, [sp, #32]
 8007ae2:	4418      	add	r0, r3
 8007ae4:	f010 001f 	ands.w	r0, r0, #31
 8007ae8:	d077      	beq.n	8007bda <_dtoa_r+0x8f2>
 8007aea:	f1c0 0320 	rsb	r3, r0, #32
 8007aee:	2b04      	cmp	r3, #4
 8007af0:	dd6b      	ble.n	8007bca <_dtoa_r+0x8e2>
 8007af2:	9b08      	ldr	r3, [sp, #32]
 8007af4:	f1c0 001c 	rsb	r0, r0, #28
 8007af8:	4403      	add	r3, r0
 8007afa:	4480      	add	r8, r0
 8007afc:	4406      	add	r6, r0
 8007afe:	9308      	str	r3, [sp, #32]
 8007b00:	f1b8 0f00 	cmp.w	r8, #0
 8007b04:	dd05      	ble.n	8007b12 <_dtoa_r+0x82a>
 8007b06:	4649      	mov	r1, r9
 8007b08:	4642      	mov	r2, r8
 8007b0a:	4658      	mov	r0, fp
 8007b0c:	f000 fcbe 	bl	800848c <__lshift>
 8007b10:	4681      	mov	r9, r0
 8007b12:	9b08      	ldr	r3, [sp, #32]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	dd05      	ble.n	8007b24 <_dtoa_r+0x83c>
 8007b18:	4621      	mov	r1, r4
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	4658      	mov	r0, fp
 8007b1e:	f000 fcb5 	bl	800848c <__lshift>
 8007b22:	4604      	mov	r4, r0
 8007b24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d059      	beq.n	8007bde <_dtoa_r+0x8f6>
 8007b2a:	4621      	mov	r1, r4
 8007b2c:	4648      	mov	r0, r9
 8007b2e:	f000 fd19 	bl	8008564 <__mcmp>
 8007b32:	2800      	cmp	r0, #0
 8007b34:	da53      	bge.n	8007bde <_dtoa_r+0x8f6>
 8007b36:	1e7b      	subs	r3, r7, #1
 8007b38:	9304      	str	r3, [sp, #16]
 8007b3a:	4649      	mov	r1, r9
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	220a      	movs	r2, #10
 8007b40:	4658      	mov	r0, fp
 8007b42:	f000 faf7 	bl	8008134 <__multadd>
 8007b46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b48:	4681      	mov	r9, r0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f000 8172 	beq.w	8007e34 <_dtoa_r+0xb4c>
 8007b50:	2300      	movs	r3, #0
 8007b52:	4629      	mov	r1, r5
 8007b54:	220a      	movs	r2, #10
 8007b56:	4658      	mov	r0, fp
 8007b58:	f000 faec 	bl	8008134 <__multadd>
 8007b5c:	9b00      	ldr	r3, [sp, #0]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	4605      	mov	r5, r0
 8007b62:	dc67      	bgt.n	8007c34 <_dtoa_r+0x94c>
 8007b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	dc41      	bgt.n	8007bee <_dtoa_r+0x906>
 8007b6a:	e063      	b.n	8007c34 <_dtoa_r+0x94c>
 8007b6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007b6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007b72:	e746      	b.n	8007a02 <_dtoa_r+0x71a>
 8007b74:	9b07      	ldr	r3, [sp, #28]
 8007b76:	1e5c      	subs	r4, r3, #1
 8007b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b7a:	42a3      	cmp	r3, r4
 8007b7c:	bfbf      	itttt	lt
 8007b7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007b80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007b82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007b84:	1ae3      	sublt	r3, r4, r3
 8007b86:	bfb4      	ite	lt
 8007b88:	18d2      	addlt	r2, r2, r3
 8007b8a:	1b1c      	subge	r4, r3, r4
 8007b8c:	9b07      	ldr	r3, [sp, #28]
 8007b8e:	bfbc      	itt	lt
 8007b90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007b92:	2400      	movlt	r4, #0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	bfb5      	itete	lt
 8007b98:	eba8 0603 	sublt.w	r6, r8, r3
 8007b9c:	9b07      	ldrge	r3, [sp, #28]
 8007b9e:	2300      	movlt	r3, #0
 8007ba0:	4646      	movge	r6, r8
 8007ba2:	e730      	b.n	8007a06 <_dtoa_r+0x71e>
 8007ba4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ba6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007ba8:	4646      	mov	r6, r8
 8007baa:	e735      	b.n	8007a18 <_dtoa_r+0x730>
 8007bac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bae:	e75c      	b.n	8007a6a <_dtoa_r+0x782>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	e788      	b.n	8007ac6 <_dtoa_r+0x7de>
 8007bb4:	3fe00000 	.word	0x3fe00000
 8007bb8:	40240000 	.word	0x40240000
 8007bbc:	40140000 	.word	0x40140000
 8007bc0:	9b02      	ldr	r3, [sp, #8]
 8007bc2:	e780      	b.n	8007ac6 <_dtoa_r+0x7de>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bc8:	e782      	b.n	8007ad0 <_dtoa_r+0x7e8>
 8007bca:	d099      	beq.n	8007b00 <_dtoa_r+0x818>
 8007bcc:	9a08      	ldr	r2, [sp, #32]
 8007bce:	331c      	adds	r3, #28
 8007bd0:	441a      	add	r2, r3
 8007bd2:	4498      	add	r8, r3
 8007bd4:	441e      	add	r6, r3
 8007bd6:	9208      	str	r2, [sp, #32]
 8007bd8:	e792      	b.n	8007b00 <_dtoa_r+0x818>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	e7f6      	b.n	8007bcc <_dtoa_r+0x8e4>
 8007bde:	9b07      	ldr	r3, [sp, #28]
 8007be0:	9704      	str	r7, [sp, #16]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	dc20      	bgt.n	8007c28 <_dtoa_r+0x940>
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bea:	2b02      	cmp	r3, #2
 8007bec:	dd1e      	ble.n	8007c2c <_dtoa_r+0x944>
 8007bee:	9b00      	ldr	r3, [sp, #0]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f47f aec0 	bne.w	8007976 <_dtoa_r+0x68e>
 8007bf6:	4621      	mov	r1, r4
 8007bf8:	2205      	movs	r2, #5
 8007bfa:	4658      	mov	r0, fp
 8007bfc:	f000 fa9a 	bl	8008134 <__multadd>
 8007c00:	4601      	mov	r1, r0
 8007c02:	4604      	mov	r4, r0
 8007c04:	4648      	mov	r0, r9
 8007c06:	f000 fcad 	bl	8008564 <__mcmp>
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	f77f aeb3 	ble.w	8007976 <_dtoa_r+0x68e>
 8007c10:	4656      	mov	r6, sl
 8007c12:	2331      	movs	r3, #49	@ 0x31
 8007c14:	f806 3b01 	strb.w	r3, [r6], #1
 8007c18:	9b04      	ldr	r3, [sp, #16]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	9304      	str	r3, [sp, #16]
 8007c1e:	e6ae      	b.n	800797e <_dtoa_r+0x696>
 8007c20:	9c07      	ldr	r4, [sp, #28]
 8007c22:	9704      	str	r7, [sp, #16]
 8007c24:	4625      	mov	r5, r4
 8007c26:	e7f3      	b.n	8007c10 <_dtoa_r+0x928>
 8007c28:	9b07      	ldr	r3, [sp, #28]
 8007c2a:	9300      	str	r3, [sp, #0]
 8007c2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	f000 8104 	beq.w	8007e3c <_dtoa_r+0xb54>
 8007c34:	2e00      	cmp	r6, #0
 8007c36:	dd05      	ble.n	8007c44 <_dtoa_r+0x95c>
 8007c38:	4629      	mov	r1, r5
 8007c3a:	4632      	mov	r2, r6
 8007c3c:	4658      	mov	r0, fp
 8007c3e:	f000 fc25 	bl	800848c <__lshift>
 8007c42:	4605      	mov	r5, r0
 8007c44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d05a      	beq.n	8007d00 <_dtoa_r+0xa18>
 8007c4a:	6869      	ldr	r1, [r5, #4]
 8007c4c:	4658      	mov	r0, fp
 8007c4e:	f000 fa0f 	bl	8008070 <_Balloc>
 8007c52:	4606      	mov	r6, r0
 8007c54:	b928      	cbnz	r0, 8007c62 <_dtoa_r+0x97a>
 8007c56:	4b84      	ldr	r3, [pc, #528]	@ (8007e68 <_dtoa_r+0xb80>)
 8007c58:	4602      	mov	r2, r0
 8007c5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007c5e:	f7ff bb5a 	b.w	8007316 <_dtoa_r+0x2e>
 8007c62:	692a      	ldr	r2, [r5, #16]
 8007c64:	3202      	adds	r2, #2
 8007c66:	0092      	lsls	r2, r2, #2
 8007c68:	f105 010c 	add.w	r1, r5, #12
 8007c6c:	300c      	adds	r0, #12
 8007c6e:	f001 f813 	bl	8008c98 <memcpy>
 8007c72:	2201      	movs	r2, #1
 8007c74:	4631      	mov	r1, r6
 8007c76:	4658      	mov	r0, fp
 8007c78:	f000 fc08 	bl	800848c <__lshift>
 8007c7c:	f10a 0301 	add.w	r3, sl, #1
 8007c80:	9307      	str	r3, [sp, #28]
 8007c82:	9b00      	ldr	r3, [sp, #0]
 8007c84:	4453      	add	r3, sl
 8007c86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c88:	9b02      	ldr	r3, [sp, #8]
 8007c8a:	f003 0301 	and.w	r3, r3, #1
 8007c8e:	462f      	mov	r7, r5
 8007c90:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c92:	4605      	mov	r5, r0
 8007c94:	9b07      	ldr	r3, [sp, #28]
 8007c96:	4621      	mov	r1, r4
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	4648      	mov	r0, r9
 8007c9c:	9300      	str	r3, [sp, #0]
 8007c9e:	f7ff fa9a 	bl	80071d6 <quorem>
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	9002      	str	r0, [sp, #8]
 8007ca6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007caa:	4648      	mov	r0, r9
 8007cac:	f000 fc5a 	bl	8008564 <__mcmp>
 8007cb0:	462a      	mov	r2, r5
 8007cb2:	9008      	str	r0, [sp, #32]
 8007cb4:	4621      	mov	r1, r4
 8007cb6:	4658      	mov	r0, fp
 8007cb8:	f000 fc70 	bl	800859c <__mdiff>
 8007cbc:	68c2      	ldr	r2, [r0, #12]
 8007cbe:	4606      	mov	r6, r0
 8007cc0:	bb02      	cbnz	r2, 8007d04 <_dtoa_r+0xa1c>
 8007cc2:	4601      	mov	r1, r0
 8007cc4:	4648      	mov	r0, r9
 8007cc6:	f000 fc4d 	bl	8008564 <__mcmp>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	4631      	mov	r1, r6
 8007cce:	4658      	mov	r0, fp
 8007cd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007cd2:	f000 fa0d 	bl	80080f0 <_Bfree>
 8007cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cda:	9e07      	ldr	r6, [sp, #28]
 8007cdc:	ea43 0102 	orr.w	r1, r3, r2
 8007ce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ce2:	4319      	orrs	r1, r3
 8007ce4:	d110      	bne.n	8007d08 <_dtoa_r+0xa20>
 8007ce6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007cea:	d029      	beq.n	8007d40 <_dtoa_r+0xa58>
 8007cec:	9b08      	ldr	r3, [sp, #32]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	dd02      	ble.n	8007cf8 <_dtoa_r+0xa10>
 8007cf2:	9b02      	ldr	r3, [sp, #8]
 8007cf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007cf8:	9b00      	ldr	r3, [sp, #0]
 8007cfa:	f883 8000 	strb.w	r8, [r3]
 8007cfe:	e63f      	b.n	8007980 <_dtoa_r+0x698>
 8007d00:	4628      	mov	r0, r5
 8007d02:	e7bb      	b.n	8007c7c <_dtoa_r+0x994>
 8007d04:	2201      	movs	r2, #1
 8007d06:	e7e1      	b.n	8007ccc <_dtoa_r+0x9e4>
 8007d08:	9b08      	ldr	r3, [sp, #32]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	db04      	blt.n	8007d18 <_dtoa_r+0xa30>
 8007d0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d10:	430b      	orrs	r3, r1
 8007d12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007d14:	430b      	orrs	r3, r1
 8007d16:	d120      	bne.n	8007d5a <_dtoa_r+0xa72>
 8007d18:	2a00      	cmp	r2, #0
 8007d1a:	dded      	ble.n	8007cf8 <_dtoa_r+0xa10>
 8007d1c:	4649      	mov	r1, r9
 8007d1e:	2201      	movs	r2, #1
 8007d20:	4658      	mov	r0, fp
 8007d22:	f000 fbb3 	bl	800848c <__lshift>
 8007d26:	4621      	mov	r1, r4
 8007d28:	4681      	mov	r9, r0
 8007d2a:	f000 fc1b 	bl	8008564 <__mcmp>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	dc03      	bgt.n	8007d3a <_dtoa_r+0xa52>
 8007d32:	d1e1      	bne.n	8007cf8 <_dtoa_r+0xa10>
 8007d34:	f018 0f01 	tst.w	r8, #1
 8007d38:	d0de      	beq.n	8007cf8 <_dtoa_r+0xa10>
 8007d3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007d3e:	d1d8      	bne.n	8007cf2 <_dtoa_r+0xa0a>
 8007d40:	9a00      	ldr	r2, [sp, #0]
 8007d42:	2339      	movs	r3, #57	@ 0x39
 8007d44:	7013      	strb	r3, [r2, #0]
 8007d46:	4633      	mov	r3, r6
 8007d48:	461e      	mov	r6, r3
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007d50:	2a39      	cmp	r2, #57	@ 0x39
 8007d52:	d052      	beq.n	8007dfa <_dtoa_r+0xb12>
 8007d54:	3201      	adds	r2, #1
 8007d56:	701a      	strb	r2, [r3, #0]
 8007d58:	e612      	b.n	8007980 <_dtoa_r+0x698>
 8007d5a:	2a00      	cmp	r2, #0
 8007d5c:	dd07      	ble.n	8007d6e <_dtoa_r+0xa86>
 8007d5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007d62:	d0ed      	beq.n	8007d40 <_dtoa_r+0xa58>
 8007d64:	9a00      	ldr	r2, [sp, #0]
 8007d66:	f108 0301 	add.w	r3, r8, #1
 8007d6a:	7013      	strb	r3, [r2, #0]
 8007d6c:	e608      	b.n	8007980 <_dtoa_r+0x698>
 8007d6e:	9b07      	ldr	r3, [sp, #28]
 8007d70:	9a07      	ldr	r2, [sp, #28]
 8007d72:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d028      	beq.n	8007dce <_dtoa_r+0xae6>
 8007d7c:	4649      	mov	r1, r9
 8007d7e:	2300      	movs	r3, #0
 8007d80:	220a      	movs	r2, #10
 8007d82:	4658      	mov	r0, fp
 8007d84:	f000 f9d6 	bl	8008134 <__multadd>
 8007d88:	42af      	cmp	r7, r5
 8007d8a:	4681      	mov	r9, r0
 8007d8c:	f04f 0300 	mov.w	r3, #0
 8007d90:	f04f 020a 	mov.w	r2, #10
 8007d94:	4639      	mov	r1, r7
 8007d96:	4658      	mov	r0, fp
 8007d98:	d107      	bne.n	8007daa <_dtoa_r+0xac2>
 8007d9a:	f000 f9cb 	bl	8008134 <__multadd>
 8007d9e:	4607      	mov	r7, r0
 8007da0:	4605      	mov	r5, r0
 8007da2:	9b07      	ldr	r3, [sp, #28]
 8007da4:	3301      	adds	r3, #1
 8007da6:	9307      	str	r3, [sp, #28]
 8007da8:	e774      	b.n	8007c94 <_dtoa_r+0x9ac>
 8007daa:	f000 f9c3 	bl	8008134 <__multadd>
 8007dae:	4629      	mov	r1, r5
 8007db0:	4607      	mov	r7, r0
 8007db2:	2300      	movs	r3, #0
 8007db4:	220a      	movs	r2, #10
 8007db6:	4658      	mov	r0, fp
 8007db8:	f000 f9bc 	bl	8008134 <__multadd>
 8007dbc:	4605      	mov	r5, r0
 8007dbe:	e7f0      	b.n	8007da2 <_dtoa_r+0xaba>
 8007dc0:	9b00      	ldr	r3, [sp, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	bfcc      	ite	gt
 8007dc6:	461e      	movgt	r6, r3
 8007dc8:	2601      	movle	r6, #1
 8007dca:	4456      	add	r6, sl
 8007dcc:	2700      	movs	r7, #0
 8007dce:	4649      	mov	r1, r9
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	4658      	mov	r0, fp
 8007dd4:	f000 fb5a 	bl	800848c <__lshift>
 8007dd8:	4621      	mov	r1, r4
 8007dda:	4681      	mov	r9, r0
 8007ddc:	f000 fbc2 	bl	8008564 <__mcmp>
 8007de0:	2800      	cmp	r0, #0
 8007de2:	dcb0      	bgt.n	8007d46 <_dtoa_r+0xa5e>
 8007de4:	d102      	bne.n	8007dec <_dtoa_r+0xb04>
 8007de6:	f018 0f01 	tst.w	r8, #1
 8007dea:	d1ac      	bne.n	8007d46 <_dtoa_r+0xa5e>
 8007dec:	4633      	mov	r3, r6
 8007dee:	461e      	mov	r6, r3
 8007df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007df4:	2a30      	cmp	r2, #48	@ 0x30
 8007df6:	d0fa      	beq.n	8007dee <_dtoa_r+0xb06>
 8007df8:	e5c2      	b.n	8007980 <_dtoa_r+0x698>
 8007dfa:	459a      	cmp	sl, r3
 8007dfc:	d1a4      	bne.n	8007d48 <_dtoa_r+0xa60>
 8007dfe:	9b04      	ldr	r3, [sp, #16]
 8007e00:	3301      	adds	r3, #1
 8007e02:	9304      	str	r3, [sp, #16]
 8007e04:	2331      	movs	r3, #49	@ 0x31
 8007e06:	f88a 3000 	strb.w	r3, [sl]
 8007e0a:	e5b9      	b.n	8007980 <_dtoa_r+0x698>
 8007e0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007e6c <_dtoa_r+0xb84>
 8007e12:	b11b      	cbz	r3, 8007e1c <_dtoa_r+0xb34>
 8007e14:	f10a 0308 	add.w	r3, sl, #8
 8007e18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007e1a:	6013      	str	r3, [r2, #0]
 8007e1c:	4650      	mov	r0, sl
 8007e1e:	b019      	add	sp, #100	@ 0x64
 8007e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	f77f ae37 	ble.w	8007a9a <_dtoa_r+0x7b2>
 8007e2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e30:	2001      	movs	r0, #1
 8007e32:	e655      	b.n	8007ae0 <_dtoa_r+0x7f8>
 8007e34:	9b00      	ldr	r3, [sp, #0]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f77f aed6 	ble.w	8007be8 <_dtoa_r+0x900>
 8007e3c:	4656      	mov	r6, sl
 8007e3e:	4621      	mov	r1, r4
 8007e40:	4648      	mov	r0, r9
 8007e42:	f7ff f9c8 	bl	80071d6 <quorem>
 8007e46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007e4a:	f806 8b01 	strb.w	r8, [r6], #1
 8007e4e:	9b00      	ldr	r3, [sp, #0]
 8007e50:	eba6 020a 	sub.w	r2, r6, sl
 8007e54:	4293      	cmp	r3, r2
 8007e56:	ddb3      	ble.n	8007dc0 <_dtoa_r+0xad8>
 8007e58:	4649      	mov	r1, r9
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	220a      	movs	r2, #10
 8007e5e:	4658      	mov	r0, fp
 8007e60:	f000 f968 	bl	8008134 <__multadd>
 8007e64:	4681      	mov	r9, r0
 8007e66:	e7ea      	b.n	8007e3e <_dtoa_r+0xb56>
 8007e68:	0800945c 	.word	0x0800945c
 8007e6c:	080093e0 	.word	0x080093e0

08007e70 <_free_r>:
 8007e70:	b538      	push	{r3, r4, r5, lr}
 8007e72:	4605      	mov	r5, r0
 8007e74:	2900      	cmp	r1, #0
 8007e76:	d041      	beq.n	8007efc <_free_r+0x8c>
 8007e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e7c:	1f0c      	subs	r4, r1, #4
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	bfb8      	it	lt
 8007e82:	18e4      	addlt	r4, r4, r3
 8007e84:	f000 f8e8 	bl	8008058 <__malloc_lock>
 8007e88:	4a1d      	ldr	r2, [pc, #116]	@ (8007f00 <_free_r+0x90>)
 8007e8a:	6813      	ldr	r3, [r2, #0]
 8007e8c:	b933      	cbnz	r3, 8007e9c <_free_r+0x2c>
 8007e8e:	6063      	str	r3, [r4, #4]
 8007e90:	6014      	str	r4, [r2, #0]
 8007e92:	4628      	mov	r0, r5
 8007e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e98:	f000 b8e4 	b.w	8008064 <__malloc_unlock>
 8007e9c:	42a3      	cmp	r3, r4
 8007e9e:	d908      	bls.n	8007eb2 <_free_r+0x42>
 8007ea0:	6820      	ldr	r0, [r4, #0]
 8007ea2:	1821      	adds	r1, r4, r0
 8007ea4:	428b      	cmp	r3, r1
 8007ea6:	bf01      	itttt	eq
 8007ea8:	6819      	ldreq	r1, [r3, #0]
 8007eaa:	685b      	ldreq	r3, [r3, #4]
 8007eac:	1809      	addeq	r1, r1, r0
 8007eae:	6021      	streq	r1, [r4, #0]
 8007eb0:	e7ed      	b.n	8007e8e <_free_r+0x1e>
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	b10b      	cbz	r3, 8007ebc <_free_r+0x4c>
 8007eb8:	42a3      	cmp	r3, r4
 8007eba:	d9fa      	bls.n	8007eb2 <_free_r+0x42>
 8007ebc:	6811      	ldr	r1, [r2, #0]
 8007ebe:	1850      	adds	r0, r2, r1
 8007ec0:	42a0      	cmp	r0, r4
 8007ec2:	d10b      	bne.n	8007edc <_free_r+0x6c>
 8007ec4:	6820      	ldr	r0, [r4, #0]
 8007ec6:	4401      	add	r1, r0
 8007ec8:	1850      	adds	r0, r2, r1
 8007eca:	4283      	cmp	r3, r0
 8007ecc:	6011      	str	r1, [r2, #0]
 8007ece:	d1e0      	bne.n	8007e92 <_free_r+0x22>
 8007ed0:	6818      	ldr	r0, [r3, #0]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	6053      	str	r3, [r2, #4]
 8007ed6:	4408      	add	r0, r1
 8007ed8:	6010      	str	r0, [r2, #0]
 8007eda:	e7da      	b.n	8007e92 <_free_r+0x22>
 8007edc:	d902      	bls.n	8007ee4 <_free_r+0x74>
 8007ede:	230c      	movs	r3, #12
 8007ee0:	602b      	str	r3, [r5, #0]
 8007ee2:	e7d6      	b.n	8007e92 <_free_r+0x22>
 8007ee4:	6820      	ldr	r0, [r4, #0]
 8007ee6:	1821      	adds	r1, r4, r0
 8007ee8:	428b      	cmp	r3, r1
 8007eea:	bf04      	itt	eq
 8007eec:	6819      	ldreq	r1, [r3, #0]
 8007eee:	685b      	ldreq	r3, [r3, #4]
 8007ef0:	6063      	str	r3, [r4, #4]
 8007ef2:	bf04      	itt	eq
 8007ef4:	1809      	addeq	r1, r1, r0
 8007ef6:	6021      	streq	r1, [r4, #0]
 8007ef8:	6054      	str	r4, [r2, #4]
 8007efa:	e7ca      	b.n	8007e92 <_free_r+0x22>
 8007efc:	bd38      	pop	{r3, r4, r5, pc}
 8007efe:	bf00      	nop
 8007f00:	200004ec 	.word	0x200004ec

08007f04 <malloc>:
 8007f04:	4b02      	ldr	r3, [pc, #8]	@ (8007f10 <malloc+0xc>)
 8007f06:	4601      	mov	r1, r0
 8007f08:	6818      	ldr	r0, [r3, #0]
 8007f0a:	f000 b825 	b.w	8007f58 <_malloc_r>
 8007f0e:	bf00      	nop
 8007f10:	20000018 	.word	0x20000018

08007f14 <sbrk_aligned>:
 8007f14:	b570      	push	{r4, r5, r6, lr}
 8007f16:	4e0f      	ldr	r6, [pc, #60]	@ (8007f54 <sbrk_aligned+0x40>)
 8007f18:	460c      	mov	r4, r1
 8007f1a:	6831      	ldr	r1, [r6, #0]
 8007f1c:	4605      	mov	r5, r0
 8007f1e:	b911      	cbnz	r1, 8007f26 <sbrk_aligned+0x12>
 8007f20:	f000 feaa 	bl	8008c78 <_sbrk_r>
 8007f24:	6030      	str	r0, [r6, #0]
 8007f26:	4621      	mov	r1, r4
 8007f28:	4628      	mov	r0, r5
 8007f2a:	f000 fea5 	bl	8008c78 <_sbrk_r>
 8007f2e:	1c43      	adds	r3, r0, #1
 8007f30:	d103      	bne.n	8007f3a <sbrk_aligned+0x26>
 8007f32:	f04f 34ff 	mov.w	r4, #4294967295
 8007f36:	4620      	mov	r0, r4
 8007f38:	bd70      	pop	{r4, r5, r6, pc}
 8007f3a:	1cc4      	adds	r4, r0, #3
 8007f3c:	f024 0403 	bic.w	r4, r4, #3
 8007f40:	42a0      	cmp	r0, r4
 8007f42:	d0f8      	beq.n	8007f36 <sbrk_aligned+0x22>
 8007f44:	1a21      	subs	r1, r4, r0
 8007f46:	4628      	mov	r0, r5
 8007f48:	f000 fe96 	bl	8008c78 <_sbrk_r>
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d1f2      	bne.n	8007f36 <sbrk_aligned+0x22>
 8007f50:	e7ef      	b.n	8007f32 <sbrk_aligned+0x1e>
 8007f52:	bf00      	nop
 8007f54:	200004e8 	.word	0x200004e8

08007f58 <_malloc_r>:
 8007f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f5c:	1ccd      	adds	r5, r1, #3
 8007f5e:	f025 0503 	bic.w	r5, r5, #3
 8007f62:	3508      	adds	r5, #8
 8007f64:	2d0c      	cmp	r5, #12
 8007f66:	bf38      	it	cc
 8007f68:	250c      	movcc	r5, #12
 8007f6a:	2d00      	cmp	r5, #0
 8007f6c:	4606      	mov	r6, r0
 8007f6e:	db01      	blt.n	8007f74 <_malloc_r+0x1c>
 8007f70:	42a9      	cmp	r1, r5
 8007f72:	d904      	bls.n	8007f7e <_malloc_r+0x26>
 8007f74:	230c      	movs	r3, #12
 8007f76:	6033      	str	r3, [r6, #0]
 8007f78:	2000      	movs	r0, #0
 8007f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008054 <_malloc_r+0xfc>
 8007f82:	f000 f869 	bl	8008058 <__malloc_lock>
 8007f86:	f8d8 3000 	ldr.w	r3, [r8]
 8007f8a:	461c      	mov	r4, r3
 8007f8c:	bb44      	cbnz	r4, 8007fe0 <_malloc_r+0x88>
 8007f8e:	4629      	mov	r1, r5
 8007f90:	4630      	mov	r0, r6
 8007f92:	f7ff ffbf 	bl	8007f14 <sbrk_aligned>
 8007f96:	1c43      	adds	r3, r0, #1
 8007f98:	4604      	mov	r4, r0
 8007f9a:	d158      	bne.n	800804e <_malloc_r+0xf6>
 8007f9c:	f8d8 4000 	ldr.w	r4, [r8]
 8007fa0:	4627      	mov	r7, r4
 8007fa2:	2f00      	cmp	r7, #0
 8007fa4:	d143      	bne.n	800802e <_malloc_r+0xd6>
 8007fa6:	2c00      	cmp	r4, #0
 8007fa8:	d04b      	beq.n	8008042 <_malloc_r+0xea>
 8007faa:	6823      	ldr	r3, [r4, #0]
 8007fac:	4639      	mov	r1, r7
 8007fae:	4630      	mov	r0, r6
 8007fb0:	eb04 0903 	add.w	r9, r4, r3
 8007fb4:	f000 fe60 	bl	8008c78 <_sbrk_r>
 8007fb8:	4581      	cmp	r9, r0
 8007fba:	d142      	bne.n	8008042 <_malloc_r+0xea>
 8007fbc:	6821      	ldr	r1, [r4, #0]
 8007fbe:	1a6d      	subs	r5, r5, r1
 8007fc0:	4629      	mov	r1, r5
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	f7ff ffa6 	bl	8007f14 <sbrk_aligned>
 8007fc8:	3001      	adds	r0, #1
 8007fca:	d03a      	beq.n	8008042 <_malloc_r+0xea>
 8007fcc:	6823      	ldr	r3, [r4, #0]
 8007fce:	442b      	add	r3, r5
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8007fd6:	685a      	ldr	r2, [r3, #4]
 8007fd8:	bb62      	cbnz	r2, 8008034 <_malloc_r+0xdc>
 8007fda:	f8c8 7000 	str.w	r7, [r8]
 8007fde:	e00f      	b.n	8008000 <_malloc_r+0xa8>
 8007fe0:	6822      	ldr	r2, [r4, #0]
 8007fe2:	1b52      	subs	r2, r2, r5
 8007fe4:	d420      	bmi.n	8008028 <_malloc_r+0xd0>
 8007fe6:	2a0b      	cmp	r2, #11
 8007fe8:	d917      	bls.n	800801a <_malloc_r+0xc2>
 8007fea:	1961      	adds	r1, r4, r5
 8007fec:	42a3      	cmp	r3, r4
 8007fee:	6025      	str	r5, [r4, #0]
 8007ff0:	bf18      	it	ne
 8007ff2:	6059      	strne	r1, [r3, #4]
 8007ff4:	6863      	ldr	r3, [r4, #4]
 8007ff6:	bf08      	it	eq
 8007ff8:	f8c8 1000 	streq.w	r1, [r8]
 8007ffc:	5162      	str	r2, [r4, r5]
 8007ffe:	604b      	str	r3, [r1, #4]
 8008000:	4630      	mov	r0, r6
 8008002:	f000 f82f 	bl	8008064 <__malloc_unlock>
 8008006:	f104 000b 	add.w	r0, r4, #11
 800800a:	1d23      	adds	r3, r4, #4
 800800c:	f020 0007 	bic.w	r0, r0, #7
 8008010:	1ac2      	subs	r2, r0, r3
 8008012:	bf1c      	itt	ne
 8008014:	1a1b      	subne	r3, r3, r0
 8008016:	50a3      	strne	r3, [r4, r2]
 8008018:	e7af      	b.n	8007f7a <_malloc_r+0x22>
 800801a:	6862      	ldr	r2, [r4, #4]
 800801c:	42a3      	cmp	r3, r4
 800801e:	bf0c      	ite	eq
 8008020:	f8c8 2000 	streq.w	r2, [r8]
 8008024:	605a      	strne	r2, [r3, #4]
 8008026:	e7eb      	b.n	8008000 <_malloc_r+0xa8>
 8008028:	4623      	mov	r3, r4
 800802a:	6864      	ldr	r4, [r4, #4]
 800802c:	e7ae      	b.n	8007f8c <_malloc_r+0x34>
 800802e:	463c      	mov	r4, r7
 8008030:	687f      	ldr	r7, [r7, #4]
 8008032:	e7b6      	b.n	8007fa2 <_malloc_r+0x4a>
 8008034:	461a      	mov	r2, r3
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	42a3      	cmp	r3, r4
 800803a:	d1fb      	bne.n	8008034 <_malloc_r+0xdc>
 800803c:	2300      	movs	r3, #0
 800803e:	6053      	str	r3, [r2, #4]
 8008040:	e7de      	b.n	8008000 <_malloc_r+0xa8>
 8008042:	230c      	movs	r3, #12
 8008044:	6033      	str	r3, [r6, #0]
 8008046:	4630      	mov	r0, r6
 8008048:	f000 f80c 	bl	8008064 <__malloc_unlock>
 800804c:	e794      	b.n	8007f78 <_malloc_r+0x20>
 800804e:	6005      	str	r5, [r0, #0]
 8008050:	e7d6      	b.n	8008000 <_malloc_r+0xa8>
 8008052:	bf00      	nop
 8008054:	200004ec 	.word	0x200004ec

08008058 <__malloc_lock>:
 8008058:	4801      	ldr	r0, [pc, #4]	@ (8008060 <__malloc_lock+0x8>)
 800805a:	f7ff b8ba 	b.w	80071d2 <__retarget_lock_acquire_recursive>
 800805e:	bf00      	nop
 8008060:	200004e4 	.word	0x200004e4

08008064 <__malloc_unlock>:
 8008064:	4801      	ldr	r0, [pc, #4]	@ (800806c <__malloc_unlock+0x8>)
 8008066:	f7ff b8b5 	b.w	80071d4 <__retarget_lock_release_recursive>
 800806a:	bf00      	nop
 800806c:	200004e4 	.word	0x200004e4

08008070 <_Balloc>:
 8008070:	b570      	push	{r4, r5, r6, lr}
 8008072:	69c6      	ldr	r6, [r0, #28]
 8008074:	4604      	mov	r4, r0
 8008076:	460d      	mov	r5, r1
 8008078:	b976      	cbnz	r6, 8008098 <_Balloc+0x28>
 800807a:	2010      	movs	r0, #16
 800807c:	f7ff ff42 	bl	8007f04 <malloc>
 8008080:	4602      	mov	r2, r0
 8008082:	61e0      	str	r0, [r4, #28]
 8008084:	b920      	cbnz	r0, 8008090 <_Balloc+0x20>
 8008086:	4b18      	ldr	r3, [pc, #96]	@ (80080e8 <_Balloc+0x78>)
 8008088:	4818      	ldr	r0, [pc, #96]	@ (80080ec <_Balloc+0x7c>)
 800808a:	216b      	movs	r1, #107	@ 0x6b
 800808c:	f000 fe12 	bl	8008cb4 <__assert_func>
 8008090:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008094:	6006      	str	r6, [r0, #0]
 8008096:	60c6      	str	r6, [r0, #12]
 8008098:	69e6      	ldr	r6, [r4, #28]
 800809a:	68f3      	ldr	r3, [r6, #12]
 800809c:	b183      	cbz	r3, 80080c0 <_Balloc+0x50>
 800809e:	69e3      	ldr	r3, [r4, #28]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080a6:	b9b8      	cbnz	r0, 80080d8 <_Balloc+0x68>
 80080a8:	2101      	movs	r1, #1
 80080aa:	fa01 f605 	lsl.w	r6, r1, r5
 80080ae:	1d72      	adds	r2, r6, #5
 80080b0:	0092      	lsls	r2, r2, #2
 80080b2:	4620      	mov	r0, r4
 80080b4:	f000 fe1c 	bl	8008cf0 <_calloc_r>
 80080b8:	b160      	cbz	r0, 80080d4 <_Balloc+0x64>
 80080ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080be:	e00e      	b.n	80080de <_Balloc+0x6e>
 80080c0:	2221      	movs	r2, #33	@ 0x21
 80080c2:	2104      	movs	r1, #4
 80080c4:	4620      	mov	r0, r4
 80080c6:	f000 fe13 	bl	8008cf0 <_calloc_r>
 80080ca:	69e3      	ldr	r3, [r4, #28]
 80080cc:	60f0      	str	r0, [r6, #12]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d1e4      	bne.n	800809e <_Balloc+0x2e>
 80080d4:	2000      	movs	r0, #0
 80080d6:	bd70      	pop	{r4, r5, r6, pc}
 80080d8:	6802      	ldr	r2, [r0, #0]
 80080da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080de:	2300      	movs	r3, #0
 80080e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80080e4:	e7f7      	b.n	80080d6 <_Balloc+0x66>
 80080e6:	bf00      	nop
 80080e8:	080093ed 	.word	0x080093ed
 80080ec:	0800946d 	.word	0x0800946d

080080f0 <_Bfree>:
 80080f0:	b570      	push	{r4, r5, r6, lr}
 80080f2:	69c6      	ldr	r6, [r0, #28]
 80080f4:	4605      	mov	r5, r0
 80080f6:	460c      	mov	r4, r1
 80080f8:	b976      	cbnz	r6, 8008118 <_Bfree+0x28>
 80080fa:	2010      	movs	r0, #16
 80080fc:	f7ff ff02 	bl	8007f04 <malloc>
 8008100:	4602      	mov	r2, r0
 8008102:	61e8      	str	r0, [r5, #28]
 8008104:	b920      	cbnz	r0, 8008110 <_Bfree+0x20>
 8008106:	4b09      	ldr	r3, [pc, #36]	@ (800812c <_Bfree+0x3c>)
 8008108:	4809      	ldr	r0, [pc, #36]	@ (8008130 <_Bfree+0x40>)
 800810a:	218f      	movs	r1, #143	@ 0x8f
 800810c:	f000 fdd2 	bl	8008cb4 <__assert_func>
 8008110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008114:	6006      	str	r6, [r0, #0]
 8008116:	60c6      	str	r6, [r0, #12]
 8008118:	b13c      	cbz	r4, 800812a <_Bfree+0x3a>
 800811a:	69eb      	ldr	r3, [r5, #28]
 800811c:	6862      	ldr	r2, [r4, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008124:	6021      	str	r1, [r4, #0]
 8008126:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800812a:	bd70      	pop	{r4, r5, r6, pc}
 800812c:	080093ed 	.word	0x080093ed
 8008130:	0800946d 	.word	0x0800946d

08008134 <__multadd>:
 8008134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008138:	690d      	ldr	r5, [r1, #16]
 800813a:	4607      	mov	r7, r0
 800813c:	460c      	mov	r4, r1
 800813e:	461e      	mov	r6, r3
 8008140:	f101 0c14 	add.w	ip, r1, #20
 8008144:	2000      	movs	r0, #0
 8008146:	f8dc 3000 	ldr.w	r3, [ip]
 800814a:	b299      	uxth	r1, r3
 800814c:	fb02 6101 	mla	r1, r2, r1, r6
 8008150:	0c1e      	lsrs	r6, r3, #16
 8008152:	0c0b      	lsrs	r3, r1, #16
 8008154:	fb02 3306 	mla	r3, r2, r6, r3
 8008158:	b289      	uxth	r1, r1
 800815a:	3001      	adds	r0, #1
 800815c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008160:	4285      	cmp	r5, r0
 8008162:	f84c 1b04 	str.w	r1, [ip], #4
 8008166:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800816a:	dcec      	bgt.n	8008146 <__multadd+0x12>
 800816c:	b30e      	cbz	r6, 80081b2 <__multadd+0x7e>
 800816e:	68a3      	ldr	r3, [r4, #8]
 8008170:	42ab      	cmp	r3, r5
 8008172:	dc19      	bgt.n	80081a8 <__multadd+0x74>
 8008174:	6861      	ldr	r1, [r4, #4]
 8008176:	4638      	mov	r0, r7
 8008178:	3101      	adds	r1, #1
 800817a:	f7ff ff79 	bl	8008070 <_Balloc>
 800817e:	4680      	mov	r8, r0
 8008180:	b928      	cbnz	r0, 800818e <__multadd+0x5a>
 8008182:	4602      	mov	r2, r0
 8008184:	4b0c      	ldr	r3, [pc, #48]	@ (80081b8 <__multadd+0x84>)
 8008186:	480d      	ldr	r0, [pc, #52]	@ (80081bc <__multadd+0x88>)
 8008188:	21ba      	movs	r1, #186	@ 0xba
 800818a:	f000 fd93 	bl	8008cb4 <__assert_func>
 800818e:	6922      	ldr	r2, [r4, #16]
 8008190:	3202      	adds	r2, #2
 8008192:	f104 010c 	add.w	r1, r4, #12
 8008196:	0092      	lsls	r2, r2, #2
 8008198:	300c      	adds	r0, #12
 800819a:	f000 fd7d 	bl	8008c98 <memcpy>
 800819e:	4621      	mov	r1, r4
 80081a0:	4638      	mov	r0, r7
 80081a2:	f7ff ffa5 	bl	80080f0 <_Bfree>
 80081a6:	4644      	mov	r4, r8
 80081a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081ac:	3501      	adds	r5, #1
 80081ae:	615e      	str	r6, [r3, #20]
 80081b0:	6125      	str	r5, [r4, #16]
 80081b2:	4620      	mov	r0, r4
 80081b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081b8:	0800945c 	.word	0x0800945c
 80081bc:	0800946d 	.word	0x0800946d

080081c0 <__hi0bits>:
 80081c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80081c4:	4603      	mov	r3, r0
 80081c6:	bf36      	itet	cc
 80081c8:	0403      	lslcc	r3, r0, #16
 80081ca:	2000      	movcs	r0, #0
 80081cc:	2010      	movcc	r0, #16
 80081ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80081d2:	bf3c      	itt	cc
 80081d4:	021b      	lslcc	r3, r3, #8
 80081d6:	3008      	addcc	r0, #8
 80081d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081dc:	bf3c      	itt	cc
 80081de:	011b      	lslcc	r3, r3, #4
 80081e0:	3004      	addcc	r0, #4
 80081e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081e6:	bf3c      	itt	cc
 80081e8:	009b      	lslcc	r3, r3, #2
 80081ea:	3002      	addcc	r0, #2
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	db05      	blt.n	80081fc <__hi0bits+0x3c>
 80081f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80081f4:	f100 0001 	add.w	r0, r0, #1
 80081f8:	bf08      	it	eq
 80081fa:	2020      	moveq	r0, #32
 80081fc:	4770      	bx	lr

080081fe <__lo0bits>:
 80081fe:	6803      	ldr	r3, [r0, #0]
 8008200:	4602      	mov	r2, r0
 8008202:	f013 0007 	ands.w	r0, r3, #7
 8008206:	d00b      	beq.n	8008220 <__lo0bits+0x22>
 8008208:	07d9      	lsls	r1, r3, #31
 800820a:	d421      	bmi.n	8008250 <__lo0bits+0x52>
 800820c:	0798      	lsls	r0, r3, #30
 800820e:	bf49      	itett	mi
 8008210:	085b      	lsrmi	r3, r3, #1
 8008212:	089b      	lsrpl	r3, r3, #2
 8008214:	2001      	movmi	r0, #1
 8008216:	6013      	strmi	r3, [r2, #0]
 8008218:	bf5c      	itt	pl
 800821a:	6013      	strpl	r3, [r2, #0]
 800821c:	2002      	movpl	r0, #2
 800821e:	4770      	bx	lr
 8008220:	b299      	uxth	r1, r3
 8008222:	b909      	cbnz	r1, 8008228 <__lo0bits+0x2a>
 8008224:	0c1b      	lsrs	r3, r3, #16
 8008226:	2010      	movs	r0, #16
 8008228:	b2d9      	uxtb	r1, r3
 800822a:	b909      	cbnz	r1, 8008230 <__lo0bits+0x32>
 800822c:	3008      	adds	r0, #8
 800822e:	0a1b      	lsrs	r3, r3, #8
 8008230:	0719      	lsls	r1, r3, #28
 8008232:	bf04      	itt	eq
 8008234:	091b      	lsreq	r3, r3, #4
 8008236:	3004      	addeq	r0, #4
 8008238:	0799      	lsls	r1, r3, #30
 800823a:	bf04      	itt	eq
 800823c:	089b      	lsreq	r3, r3, #2
 800823e:	3002      	addeq	r0, #2
 8008240:	07d9      	lsls	r1, r3, #31
 8008242:	d403      	bmi.n	800824c <__lo0bits+0x4e>
 8008244:	085b      	lsrs	r3, r3, #1
 8008246:	f100 0001 	add.w	r0, r0, #1
 800824a:	d003      	beq.n	8008254 <__lo0bits+0x56>
 800824c:	6013      	str	r3, [r2, #0]
 800824e:	4770      	bx	lr
 8008250:	2000      	movs	r0, #0
 8008252:	4770      	bx	lr
 8008254:	2020      	movs	r0, #32
 8008256:	4770      	bx	lr

08008258 <__i2b>:
 8008258:	b510      	push	{r4, lr}
 800825a:	460c      	mov	r4, r1
 800825c:	2101      	movs	r1, #1
 800825e:	f7ff ff07 	bl	8008070 <_Balloc>
 8008262:	4602      	mov	r2, r0
 8008264:	b928      	cbnz	r0, 8008272 <__i2b+0x1a>
 8008266:	4b05      	ldr	r3, [pc, #20]	@ (800827c <__i2b+0x24>)
 8008268:	4805      	ldr	r0, [pc, #20]	@ (8008280 <__i2b+0x28>)
 800826a:	f240 1145 	movw	r1, #325	@ 0x145
 800826e:	f000 fd21 	bl	8008cb4 <__assert_func>
 8008272:	2301      	movs	r3, #1
 8008274:	6144      	str	r4, [r0, #20]
 8008276:	6103      	str	r3, [r0, #16]
 8008278:	bd10      	pop	{r4, pc}
 800827a:	bf00      	nop
 800827c:	0800945c 	.word	0x0800945c
 8008280:	0800946d 	.word	0x0800946d

08008284 <__multiply>:
 8008284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008288:	4614      	mov	r4, r2
 800828a:	690a      	ldr	r2, [r1, #16]
 800828c:	6923      	ldr	r3, [r4, #16]
 800828e:	429a      	cmp	r2, r3
 8008290:	bfa8      	it	ge
 8008292:	4623      	movge	r3, r4
 8008294:	460f      	mov	r7, r1
 8008296:	bfa4      	itt	ge
 8008298:	460c      	movge	r4, r1
 800829a:	461f      	movge	r7, r3
 800829c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80082a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80082a4:	68a3      	ldr	r3, [r4, #8]
 80082a6:	6861      	ldr	r1, [r4, #4]
 80082a8:	eb0a 0609 	add.w	r6, sl, r9
 80082ac:	42b3      	cmp	r3, r6
 80082ae:	b085      	sub	sp, #20
 80082b0:	bfb8      	it	lt
 80082b2:	3101      	addlt	r1, #1
 80082b4:	f7ff fedc 	bl	8008070 <_Balloc>
 80082b8:	b930      	cbnz	r0, 80082c8 <__multiply+0x44>
 80082ba:	4602      	mov	r2, r0
 80082bc:	4b44      	ldr	r3, [pc, #272]	@ (80083d0 <__multiply+0x14c>)
 80082be:	4845      	ldr	r0, [pc, #276]	@ (80083d4 <__multiply+0x150>)
 80082c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80082c4:	f000 fcf6 	bl	8008cb4 <__assert_func>
 80082c8:	f100 0514 	add.w	r5, r0, #20
 80082cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80082d0:	462b      	mov	r3, r5
 80082d2:	2200      	movs	r2, #0
 80082d4:	4543      	cmp	r3, r8
 80082d6:	d321      	bcc.n	800831c <__multiply+0x98>
 80082d8:	f107 0114 	add.w	r1, r7, #20
 80082dc:	f104 0214 	add.w	r2, r4, #20
 80082e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80082e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80082e8:	9302      	str	r3, [sp, #8]
 80082ea:	1b13      	subs	r3, r2, r4
 80082ec:	3b15      	subs	r3, #21
 80082ee:	f023 0303 	bic.w	r3, r3, #3
 80082f2:	3304      	adds	r3, #4
 80082f4:	f104 0715 	add.w	r7, r4, #21
 80082f8:	42ba      	cmp	r2, r7
 80082fa:	bf38      	it	cc
 80082fc:	2304      	movcc	r3, #4
 80082fe:	9301      	str	r3, [sp, #4]
 8008300:	9b02      	ldr	r3, [sp, #8]
 8008302:	9103      	str	r1, [sp, #12]
 8008304:	428b      	cmp	r3, r1
 8008306:	d80c      	bhi.n	8008322 <__multiply+0x9e>
 8008308:	2e00      	cmp	r6, #0
 800830a:	dd03      	ble.n	8008314 <__multiply+0x90>
 800830c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008310:	2b00      	cmp	r3, #0
 8008312:	d05b      	beq.n	80083cc <__multiply+0x148>
 8008314:	6106      	str	r6, [r0, #16]
 8008316:	b005      	add	sp, #20
 8008318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831c:	f843 2b04 	str.w	r2, [r3], #4
 8008320:	e7d8      	b.n	80082d4 <__multiply+0x50>
 8008322:	f8b1 a000 	ldrh.w	sl, [r1]
 8008326:	f1ba 0f00 	cmp.w	sl, #0
 800832a:	d024      	beq.n	8008376 <__multiply+0xf2>
 800832c:	f104 0e14 	add.w	lr, r4, #20
 8008330:	46a9      	mov	r9, r5
 8008332:	f04f 0c00 	mov.w	ip, #0
 8008336:	f85e 7b04 	ldr.w	r7, [lr], #4
 800833a:	f8d9 3000 	ldr.w	r3, [r9]
 800833e:	fa1f fb87 	uxth.w	fp, r7
 8008342:	b29b      	uxth	r3, r3
 8008344:	fb0a 330b 	mla	r3, sl, fp, r3
 8008348:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800834c:	f8d9 7000 	ldr.w	r7, [r9]
 8008350:	4463      	add	r3, ip
 8008352:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008356:	fb0a c70b 	mla	r7, sl, fp, ip
 800835a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800835e:	b29b      	uxth	r3, r3
 8008360:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008364:	4572      	cmp	r2, lr
 8008366:	f849 3b04 	str.w	r3, [r9], #4
 800836a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800836e:	d8e2      	bhi.n	8008336 <__multiply+0xb2>
 8008370:	9b01      	ldr	r3, [sp, #4]
 8008372:	f845 c003 	str.w	ip, [r5, r3]
 8008376:	9b03      	ldr	r3, [sp, #12]
 8008378:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800837c:	3104      	adds	r1, #4
 800837e:	f1b9 0f00 	cmp.w	r9, #0
 8008382:	d021      	beq.n	80083c8 <__multiply+0x144>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	f104 0c14 	add.w	ip, r4, #20
 800838a:	46ae      	mov	lr, r5
 800838c:	f04f 0a00 	mov.w	sl, #0
 8008390:	f8bc b000 	ldrh.w	fp, [ip]
 8008394:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008398:	fb09 770b 	mla	r7, r9, fp, r7
 800839c:	4457      	add	r7, sl
 800839e:	b29b      	uxth	r3, r3
 80083a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80083a4:	f84e 3b04 	str.w	r3, [lr], #4
 80083a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80083ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80083b0:	f8be 3000 	ldrh.w	r3, [lr]
 80083b4:	fb09 330a 	mla	r3, r9, sl, r3
 80083b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80083bc:	4562      	cmp	r2, ip
 80083be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80083c2:	d8e5      	bhi.n	8008390 <__multiply+0x10c>
 80083c4:	9f01      	ldr	r7, [sp, #4]
 80083c6:	51eb      	str	r3, [r5, r7]
 80083c8:	3504      	adds	r5, #4
 80083ca:	e799      	b.n	8008300 <__multiply+0x7c>
 80083cc:	3e01      	subs	r6, #1
 80083ce:	e79b      	b.n	8008308 <__multiply+0x84>
 80083d0:	0800945c 	.word	0x0800945c
 80083d4:	0800946d 	.word	0x0800946d

080083d8 <__pow5mult>:
 80083d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083dc:	4615      	mov	r5, r2
 80083de:	f012 0203 	ands.w	r2, r2, #3
 80083e2:	4607      	mov	r7, r0
 80083e4:	460e      	mov	r6, r1
 80083e6:	d007      	beq.n	80083f8 <__pow5mult+0x20>
 80083e8:	4c25      	ldr	r4, [pc, #148]	@ (8008480 <__pow5mult+0xa8>)
 80083ea:	3a01      	subs	r2, #1
 80083ec:	2300      	movs	r3, #0
 80083ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80083f2:	f7ff fe9f 	bl	8008134 <__multadd>
 80083f6:	4606      	mov	r6, r0
 80083f8:	10ad      	asrs	r5, r5, #2
 80083fa:	d03d      	beq.n	8008478 <__pow5mult+0xa0>
 80083fc:	69fc      	ldr	r4, [r7, #28]
 80083fe:	b97c      	cbnz	r4, 8008420 <__pow5mult+0x48>
 8008400:	2010      	movs	r0, #16
 8008402:	f7ff fd7f 	bl	8007f04 <malloc>
 8008406:	4602      	mov	r2, r0
 8008408:	61f8      	str	r0, [r7, #28]
 800840a:	b928      	cbnz	r0, 8008418 <__pow5mult+0x40>
 800840c:	4b1d      	ldr	r3, [pc, #116]	@ (8008484 <__pow5mult+0xac>)
 800840e:	481e      	ldr	r0, [pc, #120]	@ (8008488 <__pow5mult+0xb0>)
 8008410:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008414:	f000 fc4e 	bl	8008cb4 <__assert_func>
 8008418:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800841c:	6004      	str	r4, [r0, #0]
 800841e:	60c4      	str	r4, [r0, #12]
 8008420:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008424:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008428:	b94c      	cbnz	r4, 800843e <__pow5mult+0x66>
 800842a:	f240 2171 	movw	r1, #625	@ 0x271
 800842e:	4638      	mov	r0, r7
 8008430:	f7ff ff12 	bl	8008258 <__i2b>
 8008434:	2300      	movs	r3, #0
 8008436:	f8c8 0008 	str.w	r0, [r8, #8]
 800843a:	4604      	mov	r4, r0
 800843c:	6003      	str	r3, [r0, #0]
 800843e:	f04f 0900 	mov.w	r9, #0
 8008442:	07eb      	lsls	r3, r5, #31
 8008444:	d50a      	bpl.n	800845c <__pow5mult+0x84>
 8008446:	4631      	mov	r1, r6
 8008448:	4622      	mov	r2, r4
 800844a:	4638      	mov	r0, r7
 800844c:	f7ff ff1a 	bl	8008284 <__multiply>
 8008450:	4631      	mov	r1, r6
 8008452:	4680      	mov	r8, r0
 8008454:	4638      	mov	r0, r7
 8008456:	f7ff fe4b 	bl	80080f0 <_Bfree>
 800845a:	4646      	mov	r6, r8
 800845c:	106d      	asrs	r5, r5, #1
 800845e:	d00b      	beq.n	8008478 <__pow5mult+0xa0>
 8008460:	6820      	ldr	r0, [r4, #0]
 8008462:	b938      	cbnz	r0, 8008474 <__pow5mult+0x9c>
 8008464:	4622      	mov	r2, r4
 8008466:	4621      	mov	r1, r4
 8008468:	4638      	mov	r0, r7
 800846a:	f7ff ff0b 	bl	8008284 <__multiply>
 800846e:	6020      	str	r0, [r4, #0]
 8008470:	f8c0 9000 	str.w	r9, [r0]
 8008474:	4604      	mov	r4, r0
 8008476:	e7e4      	b.n	8008442 <__pow5mult+0x6a>
 8008478:	4630      	mov	r0, r6
 800847a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800847e:	bf00      	nop
 8008480:	080094c8 	.word	0x080094c8
 8008484:	080093ed 	.word	0x080093ed
 8008488:	0800946d 	.word	0x0800946d

0800848c <__lshift>:
 800848c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008490:	460c      	mov	r4, r1
 8008492:	6849      	ldr	r1, [r1, #4]
 8008494:	6923      	ldr	r3, [r4, #16]
 8008496:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800849a:	68a3      	ldr	r3, [r4, #8]
 800849c:	4607      	mov	r7, r0
 800849e:	4691      	mov	r9, r2
 80084a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084a4:	f108 0601 	add.w	r6, r8, #1
 80084a8:	42b3      	cmp	r3, r6
 80084aa:	db0b      	blt.n	80084c4 <__lshift+0x38>
 80084ac:	4638      	mov	r0, r7
 80084ae:	f7ff fddf 	bl	8008070 <_Balloc>
 80084b2:	4605      	mov	r5, r0
 80084b4:	b948      	cbnz	r0, 80084ca <__lshift+0x3e>
 80084b6:	4602      	mov	r2, r0
 80084b8:	4b28      	ldr	r3, [pc, #160]	@ (800855c <__lshift+0xd0>)
 80084ba:	4829      	ldr	r0, [pc, #164]	@ (8008560 <__lshift+0xd4>)
 80084bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80084c0:	f000 fbf8 	bl	8008cb4 <__assert_func>
 80084c4:	3101      	adds	r1, #1
 80084c6:	005b      	lsls	r3, r3, #1
 80084c8:	e7ee      	b.n	80084a8 <__lshift+0x1c>
 80084ca:	2300      	movs	r3, #0
 80084cc:	f100 0114 	add.w	r1, r0, #20
 80084d0:	f100 0210 	add.w	r2, r0, #16
 80084d4:	4618      	mov	r0, r3
 80084d6:	4553      	cmp	r3, sl
 80084d8:	db33      	blt.n	8008542 <__lshift+0xb6>
 80084da:	6920      	ldr	r0, [r4, #16]
 80084dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80084e0:	f104 0314 	add.w	r3, r4, #20
 80084e4:	f019 091f 	ands.w	r9, r9, #31
 80084e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80084ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80084f0:	d02b      	beq.n	800854a <__lshift+0xbe>
 80084f2:	f1c9 0e20 	rsb	lr, r9, #32
 80084f6:	468a      	mov	sl, r1
 80084f8:	2200      	movs	r2, #0
 80084fa:	6818      	ldr	r0, [r3, #0]
 80084fc:	fa00 f009 	lsl.w	r0, r0, r9
 8008500:	4310      	orrs	r0, r2
 8008502:	f84a 0b04 	str.w	r0, [sl], #4
 8008506:	f853 2b04 	ldr.w	r2, [r3], #4
 800850a:	459c      	cmp	ip, r3
 800850c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008510:	d8f3      	bhi.n	80084fa <__lshift+0x6e>
 8008512:	ebac 0304 	sub.w	r3, ip, r4
 8008516:	3b15      	subs	r3, #21
 8008518:	f023 0303 	bic.w	r3, r3, #3
 800851c:	3304      	adds	r3, #4
 800851e:	f104 0015 	add.w	r0, r4, #21
 8008522:	4584      	cmp	ip, r0
 8008524:	bf38      	it	cc
 8008526:	2304      	movcc	r3, #4
 8008528:	50ca      	str	r2, [r1, r3]
 800852a:	b10a      	cbz	r2, 8008530 <__lshift+0xa4>
 800852c:	f108 0602 	add.w	r6, r8, #2
 8008530:	3e01      	subs	r6, #1
 8008532:	4638      	mov	r0, r7
 8008534:	612e      	str	r6, [r5, #16]
 8008536:	4621      	mov	r1, r4
 8008538:	f7ff fdda 	bl	80080f0 <_Bfree>
 800853c:	4628      	mov	r0, r5
 800853e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008542:	f842 0f04 	str.w	r0, [r2, #4]!
 8008546:	3301      	adds	r3, #1
 8008548:	e7c5      	b.n	80084d6 <__lshift+0x4a>
 800854a:	3904      	subs	r1, #4
 800854c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008550:	f841 2f04 	str.w	r2, [r1, #4]!
 8008554:	459c      	cmp	ip, r3
 8008556:	d8f9      	bhi.n	800854c <__lshift+0xc0>
 8008558:	e7ea      	b.n	8008530 <__lshift+0xa4>
 800855a:	bf00      	nop
 800855c:	0800945c 	.word	0x0800945c
 8008560:	0800946d 	.word	0x0800946d

08008564 <__mcmp>:
 8008564:	690a      	ldr	r2, [r1, #16]
 8008566:	4603      	mov	r3, r0
 8008568:	6900      	ldr	r0, [r0, #16]
 800856a:	1a80      	subs	r0, r0, r2
 800856c:	b530      	push	{r4, r5, lr}
 800856e:	d10e      	bne.n	800858e <__mcmp+0x2a>
 8008570:	3314      	adds	r3, #20
 8008572:	3114      	adds	r1, #20
 8008574:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008578:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800857c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008580:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008584:	4295      	cmp	r5, r2
 8008586:	d003      	beq.n	8008590 <__mcmp+0x2c>
 8008588:	d205      	bcs.n	8008596 <__mcmp+0x32>
 800858a:	f04f 30ff 	mov.w	r0, #4294967295
 800858e:	bd30      	pop	{r4, r5, pc}
 8008590:	42a3      	cmp	r3, r4
 8008592:	d3f3      	bcc.n	800857c <__mcmp+0x18>
 8008594:	e7fb      	b.n	800858e <__mcmp+0x2a>
 8008596:	2001      	movs	r0, #1
 8008598:	e7f9      	b.n	800858e <__mcmp+0x2a>
	...

0800859c <__mdiff>:
 800859c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a0:	4689      	mov	r9, r1
 80085a2:	4606      	mov	r6, r0
 80085a4:	4611      	mov	r1, r2
 80085a6:	4648      	mov	r0, r9
 80085a8:	4614      	mov	r4, r2
 80085aa:	f7ff ffdb 	bl	8008564 <__mcmp>
 80085ae:	1e05      	subs	r5, r0, #0
 80085b0:	d112      	bne.n	80085d8 <__mdiff+0x3c>
 80085b2:	4629      	mov	r1, r5
 80085b4:	4630      	mov	r0, r6
 80085b6:	f7ff fd5b 	bl	8008070 <_Balloc>
 80085ba:	4602      	mov	r2, r0
 80085bc:	b928      	cbnz	r0, 80085ca <__mdiff+0x2e>
 80085be:	4b3f      	ldr	r3, [pc, #252]	@ (80086bc <__mdiff+0x120>)
 80085c0:	f240 2137 	movw	r1, #567	@ 0x237
 80085c4:	483e      	ldr	r0, [pc, #248]	@ (80086c0 <__mdiff+0x124>)
 80085c6:	f000 fb75 	bl	8008cb4 <__assert_func>
 80085ca:	2301      	movs	r3, #1
 80085cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085d0:	4610      	mov	r0, r2
 80085d2:	b003      	add	sp, #12
 80085d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d8:	bfbc      	itt	lt
 80085da:	464b      	movlt	r3, r9
 80085dc:	46a1      	movlt	r9, r4
 80085de:	4630      	mov	r0, r6
 80085e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80085e4:	bfba      	itte	lt
 80085e6:	461c      	movlt	r4, r3
 80085e8:	2501      	movlt	r5, #1
 80085ea:	2500      	movge	r5, #0
 80085ec:	f7ff fd40 	bl	8008070 <_Balloc>
 80085f0:	4602      	mov	r2, r0
 80085f2:	b918      	cbnz	r0, 80085fc <__mdiff+0x60>
 80085f4:	4b31      	ldr	r3, [pc, #196]	@ (80086bc <__mdiff+0x120>)
 80085f6:	f240 2145 	movw	r1, #581	@ 0x245
 80085fa:	e7e3      	b.n	80085c4 <__mdiff+0x28>
 80085fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008600:	6926      	ldr	r6, [r4, #16]
 8008602:	60c5      	str	r5, [r0, #12]
 8008604:	f109 0310 	add.w	r3, r9, #16
 8008608:	f109 0514 	add.w	r5, r9, #20
 800860c:	f104 0e14 	add.w	lr, r4, #20
 8008610:	f100 0b14 	add.w	fp, r0, #20
 8008614:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008618:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800861c:	9301      	str	r3, [sp, #4]
 800861e:	46d9      	mov	r9, fp
 8008620:	f04f 0c00 	mov.w	ip, #0
 8008624:	9b01      	ldr	r3, [sp, #4]
 8008626:	f85e 0b04 	ldr.w	r0, [lr], #4
 800862a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800862e:	9301      	str	r3, [sp, #4]
 8008630:	fa1f f38a 	uxth.w	r3, sl
 8008634:	4619      	mov	r1, r3
 8008636:	b283      	uxth	r3, r0
 8008638:	1acb      	subs	r3, r1, r3
 800863a:	0c00      	lsrs	r0, r0, #16
 800863c:	4463      	add	r3, ip
 800863e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008642:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008646:	b29b      	uxth	r3, r3
 8008648:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800864c:	4576      	cmp	r6, lr
 800864e:	f849 3b04 	str.w	r3, [r9], #4
 8008652:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008656:	d8e5      	bhi.n	8008624 <__mdiff+0x88>
 8008658:	1b33      	subs	r3, r6, r4
 800865a:	3b15      	subs	r3, #21
 800865c:	f023 0303 	bic.w	r3, r3, #3
 8008660:	3415      	adds	r4, #21
 8008662:	3304      	adds	r3, #4
 8008664:	42a6      	cmp	r6, r4
 8008666:	bf38      	it	cc
 8008668:	2304      	movcc	r3, #4
 800866a:	441d      	add	r5, r3
 800866c:	445b      	add	r3, fp
 800866e:	461e      	mov	r6, r3
 8008670:	462c      	mov	r4, r5
 8008672:	4544      	cmp	r4, r8
 8008674:	d30e      	bcc.n	8008694 <__mdiff+0xf8>
 8008676:	f108 0103 	add.w	r1, r8, #3
 800867a:	1b49      	subs	r1, r1, r5
 800867c:	f021 0103 	bic.w	r1, r1, #3
 8008680:	3d03      	subs	r5, #3
 8008682:	45a8      	cmp	r8, r5
 8008684:	bf38      	it	cc
 8008686:	2100      	movcc	r1, #0
 8008688:	440b      	add	r3, r1
 800868a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800868e:	b191      	cbz	r1, 80086b6 <__mdiff+0x11a>
 8008690:	6117      	str	r7, [r2, #16]
 8008692:	e79d      	b.n	80085d0 <__mdiff+0x34>
 8008694:	f854 1b04 	ldr.w	r1, [r4], #4
 8008698:	46e6      	mov	lr, ip
 800869a:	0c08      	lsrs	r0, r1, #16
 800869c:	fa1c fc81 	uxtah	ip, ip, r1
 80086a0:	4471      	add	r1, lr
 80086a2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80086a6:	b289      	uxth	r1, r1
 80086a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80086ac:	f846 1b04 	str.w	r1, [r6], #4
 80086b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80086b4:	e7dd      	b.n	8008672 <__mdiff+0xd6>
 80086b6:	3f01      	subs	r7, #1
 80086b8:	e7e7      	b.n	800868a <__mdiff+0xee>
 80086ba:	bf00      	nop
 80086bc:	0800945c 	.word	0x0800945c
 80086c0:	0800946d 	.word	0x0800946d

080086c4 <__d2b>:
 80086c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086c8:	460f      	mov	r7, r1
 80086ca:	2101      	movs	r1, #1
 80086cc:	ec59 8b10 	vmov	r8, r9, d0
 80086d0:	4616      	mov	r6, r2
 80086d2:	f7ff fccd 	bl	8008070 <_Balloc>
 80086d6:	4604      	mov	r4, r0
 80086d8:	b930      	cbnz	r0, 80086e8 <__d2b+0x24>
 80086da:	4602      	mov	r2, r0
 80086dc:	4b23      	ldr	r3, [pc, #140]	@ (800876c <__d2b+0xa8>)
 80086de:	4824      	ldr	r0, [pc, #144]	@ (8008770 <__d2b+0xac>)
 80086e0:	f240 310f 	movw	r1, #783	@ 0x30f
 80086e4:	f000 fae6 	bl	8008cb4 <__assert_func>
 80086e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80086ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086f0:	b10d      	cbz	r5, 80086f6 <__d2b+0x32>
 80086f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086f6:	9301      	str	r3, [sp, #4]
 80086f8:	f1b8 0300 	subs.w	r3, r8, #0
 80086fc:	d023      	beq.n	8008746 <__d2b+0x82>
 80086fe:	4668      	mov	r0, sp
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	f7ff fd7c 	bl	80081fe <__lo0bits>
 8008706:	e9dd 1200 	ldrd	r1, r2, [sp]
 800870a:	b1d0      	cbz	r0, 8008742 <__d2b+0x7e>
 800870c:	f1c0 0320 	rsb	r3, r0, #32
 8008710:	fa02 f303 	lsl.w	r3, r2, r3
 8008714:	430b      	orrs	r3, r1
 8008716:	40c2      	lsrs	r2, r0
 8008718:	6163      	str	r3, [r4, #20]
 800871a:	9201      	str	r2, [sp, #4]
 800871c:	9b01      	ldr	r3, [sp, #4]
 800871e:	61a3      	str	r3, [r4, #24]
 8008720:	2b00      	cmp	r3, #0
 8008722:	bf0c      	ite	eq
 8008724:	2201      	moveq	r2, #1
 8008726:	2202      	movne	r2, #2
 8008728:	6122      	str	r2, [r4, #16]
 800872a:	b1a5      	cbz	r5, 8008756 <__d2b+0x92>
 800872c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008730:	4405      	add	r5, r0
 8008732:	603d      	str	r5, [r7, #0]
 8008734:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008738:	6030      	str	r0, [r6, #0]
 800873a:	4620      	mov	r0, r4
 800873c:	b003      	add	sp, #12
 800873e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008742:	6161      	str	r1, [r4, #20]
 8008744:	e7ea      	b.n	800871c <__d2b+0x58>
 8008746:	a801      	add	r0, sp, #4
 8008748:	f7ff fd59 	bl	80081fe <__lo0bits>
 800874c:	9b01      	ldr	r3, [sp, #4]
 800874e:	6163      	str	r3, [r4, #20]
 8008750:	3020      	adds	r0, #32
 8008752:	2201      	movs	r2, #1
 8008754:	e7e8      	b.n	8008728 <__d2b+0x64>
 8008756:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800875a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800875e:	6038      	str	r0, [r7, #0]
 8008760:	6918      	ldr	r0, [r3, #16]
 8008762:	f7ff fd2d 	bl	80081c0 <__hi0bits>
 8008766:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800876a:	e7e5      	b.n	8008738 <__d2b+0x74>
 800876c:	0800945c 	.word	0x0800945c
 8008770:	0800946d 	.word	0x0800946d

08008774 <__sfputc_r>:
 8008774:	6893      	ldr	r3, [r2, #8]
 8008776:	3b01      	subs	r3, #1
 8008778:	2b00      	cmp	r3, #0
 800877a:	b410      	push	{r4}
 800877c:	6093      	str	r3, [r2, #8]
 800877e:	da08      	bge.n	8008792 <__sfputc_r+0x1e>
 8008780:	6994      	ldr	r4, [r2, #24]
 8008782:	42a3      	cmp	r3, r4
 8008784:	db01      	blt.n	800878a <__sfputc_r+0x16>
 8008786:	290a      	cmp	r1, #10
 8008788:	d103      	bne.n	8008792 <__sfputc_r+0x1e>
 800878a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800878e:	f000 b9df 	b.w	8008b50 <__swbuf_r>
 8008792:	6813      	ldr	r3, [r2, #0]
 8008794:	1c58      	adds	r0, r3, #1
 8008796:	6010      	str	r0, [r2, #0]
 8008798:	7019      	strb	r1, [r3, #0]
 800879a:	4608      	mov	r0, r1
 800879c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087a0:	4770      	bx	lr

080087a2 <__sfputs_r>:
 80087a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a4:	4606      	mov	r6, r0
 80087a6:	460f      	mov	r7, r1
 80087a8:	4614      	mov	r4, r2
 80087aa:	18d5      	adds	r5, r2, r3
 80087ac:	42ac      	cmp	r4, r5
 80087ae:	d101      	bne.n	80087b4 <__sfputs_r+0x12>
 80087b0:	2000      	movs	r0, #0
 80087b2:	e007      	b.n	80087c4 <__sfputs_r+0x22>
 80087b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b8:	463a      	mov	r2, r7
 80087ba:	4630      	mov	r0, r6
 80087bc:	f7ff ffda 	bl	8008774 <__sfputc_r>
 80087c0:	1c43      	adds	r3, r0, #1
 80087c2:	d1f3      	bne.n	80087ac <__sfputs_r+0xa>
 80087c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080087c8 <_vfiprintf_r>:
 80087c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087cc:	460d      	mov	r5, r1
 80087ce:	b09d      	sub	sp, #116	@ 0x74
 80087d0:	4614      	mov	r4, r2
 80087d2:	4698      	mov	r8, r3
 80087d4:	4606      	mov	r6, r0
 80087d6:	b118      	cbz	r0, 80087e0 <_vfiprintf_r+0x18>
 80087d8:	6a03      	ldr	r3, [r0, #32]
 80087da:	b90b      	cbnz	r3, 80087e0 <_vfiprintf_r+0x18>
 80087dc:	f7fe fbf0 	bl	8006fc0 <__sinit>
 80087e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087e2:	07d9      	lsls	r1, r3, #31
 80087e4:	d405      	bmi.n	80087f2 <_vfiprintf_r+0x2a>
 80087e6:	89ab      	ldrh	r3, [r5, #12]
 80087e8:	059a      	lsls	r2, r3, #22
 80087ea:	d402      	bmi.n	80087f2 <_vfiprintf_r+0x2a>
 80087ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087ee:	f7fe fcf0 	bl	80071d2 <__retarget_lock_acquire_recursive>
 80087f2:	89ab      	ldrh	r3, [r5, #12]
 80087f4:	071b      	lsls	r3, r3, #28
 80087f6:	d501      	bpl.n	80087fc <_vfiprintf_r+0x34>
 80087f8:	692b      	ldr	r3, [r5, #16]
 80087fa:	b99b      	cbnz	r3, 8008824 <_vfiprintf_r+0x5c>
 80087fc:	4629      	mov	r1, r5
 80087fe:	4630      	mov	r0, r6
 8008800:	f000 f9e4 	bl	8008bcc <__swsetup_r>
 8008804:	b170      	cbz	r0, 8008824 <_vfiprintf_r+0x5c>
 8008806:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008808:	07dc      	lsls	r4, r3, #31
 800880a:	d504      	bpl.n	8008816 <_vfiprintf_r+0x4e>
 800880c:	f04f 30ff 	mov.w	r0, #4294967295
 8008810:	b01d      	add	sp, #116	@ 0x74
 8008812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008816:	89ab      	ldrh	r3, [r5, #12]
 8008818:	0598      	lsls	r0, r3, #22
 800881a:	d4f7      	bmi.n	800880c <_vfiprintf_r+0x44>
 800881c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800881e:	f7fe fcd9 	bl	80071d4 <__retarget_lock_release_recursive>
 8008822:	e7f3      	b.n	800880c <_vfiprintf_r+0x44>
 8008824:	2300      	movs	r3, #0
 8008826:	9309      	str	r3, [sp, #36]	@ 0x24
 8008828:	2320      	movs	r3, #32
 800882a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800882e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008832:	2330      	movs	r3, #48	@ 0x30
 8008834:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80089e4 <_vfiprintf_r+0x21c>
 8008838:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800883c:	f04f 0901 	mov.w	r9, #1
 8008840:	4623      	mov	r3, r4
 8008842:	469a      	mov	sl, r3
 8008844:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008848:	b10a      	cbz	r2, 800884e <_vfiprintf_r+0x86>
 800884a:	2a25      	cmp	r2, #37	@ 0x25
 800884c:	d1f9      	bne.n	8008842 <_vfiprintf_r+0x7a>
 800884e:	ebba 0b04 	subs.w	fp, sl, r4
 8008852:	d00b      	beq.n	800886c <_vfiprintf_r+0xa4>
 8008854:	465b      	mov	r3, fp
 8008856:	4622      	mov	r2, r4
 8008858:	4629      	mov	r1, r5
 800885a:	4630      	mov	r0, r6
 800885c:	f7ff ffa1 	bl	80087a2 <__sfputs_r>
 8008860:	3001      	adds	r0, #1
 8008862:	f000 80a7 	beq.w	80089b4 <_vfiprintf_r+0x1ec>
 8008866:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008868:	445a      	add	r2, fp
 800886a:	9209      	str	r2, [sp, #36]	@ 0x24
 800886c:	f89a 3000 	ldrb.w	r3, [sl]
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 809f 	beq.w	80089b4 <_vfiprintf_r+0x1ec>
 8008876:	2300      	movs	r3, #0
 8008878:	f04f 32ff 	mov.w	r2, #4294967295
 800887c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008880:	f10a 0a01 	add.w	sl, sl, #1
 8008884:	9304      	str	r3, [sp, #16]
 8008886:	9307      	str	r3, [sp, #28]
 8008888:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800888c:	931a      	str	r3, [sp, #104]	@ 0x68
 800888e:	4654      	mov	r4, sl
 8008890:	2205      	movs	r2, #5
 8008892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008896:	4853      	ldr	r0, [pc, #332]	@ (80089e4 <_vfiprintf_r+0x21c>)
 8008898:	f7f7 fc9a 	bl	80001d0 <memchr>
 800889c:	9a04      	ldr	r2, [sp, #16]
 800889e:	b9d8      	cbnz	r0, 80088d8 <_vfiprintf_r+0x110>
 80088a0:	06d1      	lsls	r1, r2, #27
 80088a2:	bf44      	itt	mi
 80088a4:	2320      	movmi	r3, #32
 80088a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088aa:	0713      	lsls	r3, r2, #28
 80088ac:	bf44      	itt	mi
 80088ae:	232b      	movmi	r3, #43	@ 0x2b
 80088b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088b4:	f89a 3000 	ldrb.w	r3, [sl]
 80088b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80088ba:	d015      	beq.n	80088e8 <_vfiprintf_r+0x120>
 80088bc:	9a07      	ldr	r2, [sp, #28]
 80088be:	4654      	mov	r4, sl
 80088c0:	2000      	movs	r0, #0
 80088c2:	f04f 0c0a 	mov.w	ip, #10
 80088c6:	4621      	mov	r1, r4
 80088c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088cc:	3b30      	subs	r3, #48	@ 0x30
 80088ce:	2b09      	cmp	r3, #9
 80088d0:	d94b      	bls.n	800896a <_vfiprintf_r+0x1a2>
 80088d2:	b1b0      	cbz	r0, 8008902 <_vfiprintf_r+0x13a>
 80088d4:	9207      	str	r2, [sp, #28]
 80088d6:	e014      	b.n	8008902 <_vfiprintf_r+0x13a>
 80088d8:	eba0 0308 	sub.w	r3, r0, r8
 80088dc:	fa09 f303 	lsl.w	r3, r9, r3
 80088e0:	4313      	orrs	r3, r2
 80088e2:	9304      	str	r3, [sp, #16]
 80088e4:	46a2      	mov	sl, r4
 80088e6:	e7d2      	b.n	800888e <_vfiprintf_r+0xc6>
 80088e8:	9b03      	ldr	r3, [sp, #12]
 80088ea:	1d19      	adds	r1, r3, #4
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	9103      	str	r1, [sp, #12]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	bfbb      	ittet	lt
 80088f4:	425b      	neglt	r3, r3
 80088f6:	f042 0202 	orrlt.w	r2, r2, #2
 80088fa:	9307      	strge	r3, [sp, #28]
 80088fc:	9307      	strlt	r3, [sp, #28]
 80088fe:	bfb8      	it	lt
 8008900:	9204      	strlt	r2, [sp, #16]
 8008902:	7823      	ldrb	r3, [r4, #0]
 8008904:	2b2e      	cmp	r3, #46	@ 0x2e
 8008906:	d10a      	bne.n	800891e <_vfiprintf_r+0x156>
 8008908:	7863      	ldrb	r3, [r4, #1]
 800890a:	2b2a      	cmp	r3, #42	@ 0x2a
 800890c:	d132      	bne.n	8008974 <_vfiprintf_r+0x1ac>
 800890e:	9b03      	ldr	r3, [sp, #12]
 8008910:	1d1a      	adds	r2, r3, #4
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	9203      	str	r2, [sp, #12]
 8008916:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800891a:	3402      	adds	r4, #2
 800891c:	9305      	str	r3, [sp, #20]
 800891e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80089f4 <_vfiprintf_r+0x22c>
 8008922:	7821      	ldrb	r1, [r4, #0]
 8008924:	2203      	movs	r2, #3
 8008926:	4650      	mov	r0, sl
 8008928:	f7f7 fc52 	bl	80001d0 <memchr>
 800892c:	b138      	cbz	r0, 800893e <_vfiprintf_r+0x176>
 800892e:	9b04      	ldr	r3, [sp, #16]
 8008930:	eba0 000a 	sub.w	r0, r0, sl
 8008934:	2240      	movs	r2, #64	@ 0x40
 8008936:	4082      	lsls	r2, r0
 8008938:	4313      	orrs	r3, r2
 800893a:	3401      	adds	r4, #1
 800893c:	9304      	str	r3, [sp, #16]
 800893e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008942:	4829      	ldr	r0, [pc, #164]	@ (80089e8 <_vfiprintf_r+0x220>)
 8008944:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008948:	2206      	movs	r2, #6
 800894a:	f7f7 fc41 	bl	80001d0 <memchr>
 800894e:	2800      	cmp	r0, #0
 8008950:	d03f      	beq.n	80089d2 <_vfiprintf_r+0x20a>
 8008952:	4b26      	ldr	r3, [pc, #152]	@ (80089ec <_vfiprintf_r+0x224>)
 8008954:	bb1b      	cbnz	r3, 800899e <_vfiprintf_r+0x1d6>
 8008956:	9b03      	ldr	r3, [sp, #12]
 8008958:	3307      	adds	r3, #7
 800895a:	f023 0307 	bic.w	r3, r3, #7
 800895e:	3308      	adds	r3, #8
 8008960:	9303      	str	r3, [sp, #12]
 8008962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008964:	443b      	add	r3, r7
 8008966:	9309      	str	r3, [sp, #36]	@ 0x24
 8008968:	e76a      	b.n	8008840 <_vfiprintf_r+0x78>
 800896a:	fb0c 3202 	mla	r2, ip, r2, r3
 800896e:	460c      	mov	r4, r1
 8008970:	2001      	movs	r0, #1
 8008972:	e7a8      	b.n	80088c6 <_vfiprintf_r+0xfe>
 8008974:	2300      	movs	r3, #0
 8008976:	3401      	adds	r4, #1
 8008978:	9305      	str	r3, [sp, #20]
 800897a:	4619      	mov	r1, r3
 800897c:	f04f 0c0a 	mov.w	ip, #10
 8008980:	4620      	mov	r0, r4
 8008982:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008986:	3a30      	subs	r2, #48	@ 0x30
 8008988:	2a09      	cmp	r2, #9
 800898a:	d903      	bls.n	8008994 <_vfiprintf_r+0x1cc>
 800898c:	2b00      	cmp	r3, #0
 800898e:	d0c6      	beq.n	800891e <_vfiprintf_r+0x156>
 8008990:	9105      	str	r1, [sp, #20]
 8008992:	e7c4      	b.n	800891e <_vfiprintf_r+0x156>
 8008994:	fb0c 2101 	mla	r1, ip, r1, r2
 8008998:	4604      	mov	r4, r0
 800899a:	2301      	movs	r3, #1
 800899c:	e7f0      	b.n	8008980 <_vfiprintf_r+0x1b8>
 800899e:	ab03      	add	r3, sp, #12
 80089a0:	9300      	str	r3, [sp, #0]
 80089a2:	462a      	mov	r2, r5
 80089a4:	4b12      	ldr	r3, [pc, #72]	@ (80089f0 <_vfiprintf_r+0x228>)
 80089a6:	a904      	add	r1, sp, #16
 80089a8:	4630      	mov	r0, r6
 80089aa:	f7fd fec5 	bl	8006738 <_printf_float>
 80089ae:	4607      	mov	r7, r0
 80089b0:	1c78      	adds	r0, r7, #1
 80089b2:	d1d6      	bne.n	8008962 <_vfiprintf_r+0x19a>
 80089b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089b6:	07d9      	lsls	r1, r3, #31
 80089b8:	d405      	bmi.n	80089c6 <_vfiprintf_r+0x1fe>
 80089ba:	89ab      	ldrh	r3, [r5, #12]
 80089bc:	059a      	lsls	r2, r3, #22
 80089be:	d402      	bmi.n	80089c6 <_vfiprintf_r+0x1fe>
 80089c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089c2:	f7fe fc07 	bl	80071d4 <__retarget_lock_release_recursive>
 80089c6:	89ab      	ldrh	r3, [r5, #12]
 80089c8:	065b      	lsls	r3, r3, #25
 80089ca:	f53f af1f 	bmi.w	800880c <_vfiprintf_r+0x44>
 80089ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80089d0:	e71e      	b.n	8008810 <_vfiprintf_r+0x48>
 80089d2:	ab03      	add	r3, sp, #12
 80089d4:	9300      	str	r3, [sp, #0]
 80089d6:	462a      	mov	r2, r5
 80089d8:	4b05      	ldr	r3, [pc, #20]	@ (80089f0 <_vfiprintf_r+0x228>)
 80089da:	a904      	add	r1, sp, #16
 80089dc:	4630      	mov	r0, r6
 80089de:	f7fe f943 	bl	8006c68 <_printf_i>
 80089e2:	e7e4      	b.n	80089ae <_vfiprintf_r+0x1e6>
 80089e4:	080095c8 	.word	0x080095c8
 80089e8:	080095d2 	.word	0x080095d2
 80089ec:	08006739 	.word	0x08006739
 80089f0:	080087a3 	.word	0x080087a3
 80089f4:	080095ce 	.word	0x080095ce

080089f8 <__sflush_r>:
 80089f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a00:	0716      	lsls	r6, r2, #28
 8008a02:	4605      	mov	r5, r0
 8008a04:	460c      	mov	r4, r1
 8008a06:	d454      	bmi.n	8008ab2 <__sflush_r+0xba>
 8008a08:	684b      	ldr	r3, [r1, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	dc02      	bgt.n	8008a14 <__sflush_r+0x1c>
 8008a0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	dd48      	ble.n	8008aa6 <__sflush_r+0xae>
 8008a14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a16:	2e00      	cmp	r6, #0
 8008a18:	d045      	beq.n	8008aa6 <__sflush_r+0xae>
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008a20:	682f      	ldr	r7, [r5, #0]
 8008a22:	6a21      	ldr	r1, [r4, #32]
 8008a24:	602b      	str	r3, [r5, #0]
 8008a26:	d030      	beq.n	8008a8a <__sflush_r+0x92>
 8008a28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008a2a:	89a3      	ldrh	r3, [r4, #12]
 8008a2c:	0759      	lsls	r1, r3, #29
 8008a2e:	d505      	bpl.n	8008a3c <__sflush_r+0x44>
 8008a30:	6863      	ldr	r3, [r4, #4]
 8008a32:	1ad2      	subs	r2, r2, r3
 8008a34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a36:	b10b      	cbz	r3, 8008a3c <__sflush_r+0x44>
 8008a38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008a3a:	1ad2      	subs	r2, r2, r3
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a40:	6a21      	ldr	r1, [r4, #32]
 8008a42:	4628      	mov	r0, r5
 8008a44:	47b0      	blx	r6
 8008a46:	1c43      	adds	r3, r0, #1
 8008a48:	89a3      	ldrh	r3, [r4, #12]
 8008a4a:	d106      	bne.n	8008a5a <__sflush_r+0x62>
 8008a4c:	6829      	ldr	r1, [r5, #0]
 8008a4e:	291d      	cmp	r1, #29
 8008a50:	d82b      	bhi.n	8008aaa <__sflush_r+0xb2>
 8008a52:	4a2a      	ldr	r2, [pc, #168]	@ (8008afc <__sflush_r+0x104>)
 8008a54:	410a      	asrs	r2, r1
 8008a56:	07d6      	lsls	r6, r2, #31
 8008a58:	d427      	bmi.n	8008aaa <__sflush_r+0xb2>
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	6062      	str	r2, [r4, #4]
 8008a5e:	04d9      	lsls	r1, r3, #19
 8008a60:	6922      	ldr	r2, [r4, #16]
 8008a62:	6022      	str	r2, [r4, #0]
 8008a64:	d504      	bpl.n	8008a70 <__sflush_r+0x78>
 8008a66:	1c42      	adds	r2, r0, #1
 8008a68:	d101      	bne.n	8008a6e <__sflush_r+0x76>
 8008a6a:	682b      	ldr	r3, [r5, #0]
 8008a6c:	b903      	cbnz	r3, 8008a70 <__sflush_r+0x78>
 8008a6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008a70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a72:	602f      	str	r7, [r5, #0]
 8008a74:	b1b9      	cbz	r1, 8008aa6 <__sflush_r+0xae>
 8008a76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a7a:	4299      	cmp	r1, r3
 8008a7c:	d002      	beq.n	8008a84 <__sflush_r+0x8c>
 8008a7e:	4628      	mov	r0, r5
 8008a80:	f7ff f9f6 	bl	8007e70 <_free_r>
 8008a84:	2300      	movs	r3, #0
 8008a86:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a88:	e00d      	b.n	8008aa6 <__sflush_r+0xae>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	4628      	mov	r0, r5
 8008a8e:	47b0      	blx	r6
 8008a90:	4602      	mov	r2, r0
 8008a92:	1c50      	adds	r0, r2, #1
 8008a94:	d1c9      	bne.n	8008a2a <__sflush_r+0x32>
 8008a96:	682b      	ldr	r3, [r5, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d0c6      	beq.n	8008a2a <__sflush_r+0x32>
 8008a9c:	2b1d      	cmp	r3, #29
 8008a9e:	d001      	beq.n	8008aa4 <__sflush_r+0xac>
 8008aa0:	2b16      	cmp	r3, #22
 8008aa2:	d11e      	bne.n	8008ae2 <__sflush_r+0xea>
 8008aa4:	602f      	str	r7, [r5, #0]
 8008aa6:	2000      	movs	r0, #0
 8008aa8:	e022      	b.n	8008af0 <__sflush_r+0xf8>
 8008aaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008aae:	b21b      	sxth	r3, r3
 8008ab0:	e01b      	b.n	8008aea <__sflush_r+0xf2>
 8008ab2:	690f      	ldr	r7, [r1, #16]
 8008ab4:	2f00      	cmp	r7, #0
 8008ab6:	d0f6      	beq.n	8008aa6 <__sflush_r+0xae>
 8008ab8:	0793      	lsls	r3, r2, #30
 8008aba:	680e      	ldr	r6, [r1, #0]
 8008abc:	bf08      	it	eq
 8008abe:	694b      	ldreq	r3, [r1, #20]
 8008ac0:	600f      	str	r7, [r1, #0]
 8008ac2:	bf18      	it	ne
 8008ac4:	2300      	movne	r3, #0
 8008ac6:	eba6 0807 	sub.w	r8, r6, r7
 8008aca:	608b      	str	r3, [r1, #8]
 8008acc:	f1b8 0f00 	cmp.w	r8, #0
 8008ad0:	dde9      	ble.n	8008aa6 <__sflush_r+0xae>
 8008ad2:	6a21      	ldr	r1, [r4, #32]
 8008ad4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008ad6:	4643      	mov	r3, r8
 8008ad8:	463a      	mov	r2, r7
 8008ada:	4628      	mov	r0, r5
 8008adc:	47b0      	blx	r6
 8008ade:	2800      	cmp	r0, #0
 8008ae0:	dc08      	bgt.n	8008af4 <__sflush_r+0xfc>
 8008ae2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008aea:	81a3      	strh	r3, [r4, #12]
 8008aec:	f04f 30ff 	mov.w	r0, #4294967295
 8008af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008af4:	4407      	add	r7, r0
 8008af6:	eba8 0800 	sub.w	r8, r8, r0
 8008afa:	e7e7      	b.n	8008acc <__sflush_r+0xd4>
 8008afc:	dfbffffe 	.word	0xdfbffffe

08008b00 <_fflush_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	690b      	ldr	r3, [r1, #16]
 8008b04:	4605      	mov	r5, r0
 8008b06:	460c      	mov	r4, r1
 8008b08:	b913      	cbnz	r3, 8008b10 <_fflush_r+0x10>
 8008b0a:	2500      	movs	r5, #0
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	bd38      	pop	{r3, r4, r5, pc}
 8008b10:	b118      	cbz	r0, 8008b1a <_fflush_r+0x1a>
 8008b12:	6a03      	ldr	r3, [r0, #32]
 8008b14:	b90b      	cbnz	r3, 8008b1a <_fflush_r+0x1a>
 8008b16:	f7fe fa53 	bl	8006fc0 <__sinit>
 8008b1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d0f3      	beq.n	8008b0a <_fflush_r+0xa>
 8008b22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008b24:	07d0      	lsls	r0, r2, #31
 8008b26:	d404      	bmi.n	8008b32 <_fflush_r+0x32>
 8008b28:	0599      	lsls	r1, r3, #22
 8008b2a:	d402      	bmi.n	8008b32 <_fflush_r+0x32>
 8008b2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b2e:	f7fe fb50 	bl	80071d2 <__retarget_lock_acquire_recursive>
 8008b32:	4628      	mov	r0, r5
 8008b34:	4621      	mov	r1, r4
 8008b36:	f7ff ff5f 	bl	80089f8 <__sflush_r>
 8008b3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b3c:	07da      	lsls	r2, r3, #31
 8008b3e:	4605      	mov	r5, r0
 8008b40:	d4e4      	bmi.n	8008b0c <_fflush_r+0xc>
 8008b42:	89a3      	ldrh	r3, [r4, #12]
 8008b44:	059b      	lsls	r3, r3, #22
 8008b46:	d4e1      	bmi.n	8008b0c <_fflush_r+0xc>
 8008b48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b4a:	f7fe fb43 	bl	80071d4 <__retarget_lock_release_recursive>
 8008b4e:	e7dd      	b.n	8008b0c <_fflush_r+0xc>

08008b50 <__swbuf_r>:
 8008b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b52:	460e      	mov	r6, r1
 8008b54:	4614      	mov	r4, r2
 8008b56:	4605      	mov	r5, r0
 8008b58:	b118      	cbz	r0, 8008b62 <__swbuf_r+0x12>
 8008b5a:	6a03      	ldr	r3, [r0, #32]
 8008b5c:	b90b      	cbnz	r3, 8008b62 <__swbuf_r+0x12>
 8008b5e:	f7fe fa2f 	bl	8006fc0 <__sinit>
 8008b62:	69a3      	ldr	r3, [r4, #24]
 8008b64:	60a3      	str	r3, [r4, #8]
 8008b66:	89a3      	ldrh	r3, [r4, #12]
 8008b68:	071a      	lsls	r2, r3, #28
 8008b6a:	d501      	bpl.n	8008b70 <__swbuf_r+0x20>
 8008b6c:	6923      	ldr	r3, [r4, #16]
 8008b6e:	b943      	cbnz	r3, 8008b82 <__swbuf_r+0x32>
 8008b70:	4621      	mov	r1, r4
 8008b72:	4628      	mov	r0, r5
 8008b74:	f000 f82a 	bl	8008bcc <__swsetup_r>
 8008b78:	b118      	cbz	r0, 8008b82 <__swbuf_r+0x32>
 8008b7a:	f04f 37ff 	mov.w	r7, #4294967295
 8008b7e:	4638      	mov	r0, r7
 8008b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b82:	6823      	ldr	r3, [r4, #0]
 8008b84:	6922      	ldr	r2, [r4, #16]
 8008b86:	1a98      	subs	r0, r3, r2
 8008b88:	6963      	ldr	r3, [r4, #20]
 8008b8a:	b2f6      	uxtb	r6, r6
 8008b8c:	4283      	cmp	r3, r0
 8008b8e:	4637      	mov	r7, r6
 8008b90:	dc05      	bgt.n	8008b9e <__swbuf_r+0x4e>
 8008b92:	4621      	mov	r1, r4
 8008b94:	4628      	mov	r0, r5
 8008b96:	f7ff ffb3 	bl	8008b00 <_fflush_r>
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	d1ed      	bne.n	8008b7a <__swbuf_r+0x2a>
 8008b9e:	68a3      	ldr	r3, [r4, #8]
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	60a3      	str	r3, [r4, #8]
 8008ba4:	6823      	ldr	r3, [r4, #0]
 8008ba6:	1c5a      	adds	r2, r3, #1
 8008ba8:	6022      	str	r2, [r4, #0]
 8008baa:	701e      	strb	r6, [r3, #0]
 8008bac:	6962      	ldr	r2, [r4, #20]
 8008bae:	1c43      	adds	r3, r0, #1
 8008bb0:	429a      	cmp	r2, r3
 8008bb2:	d004      	beq.n	8008bbe <__swbuf_r+0x6e>
 8008bb4:	89a3      	ldrh	r3, [r4, #12]
 8008bb6:	07db      	lsls	r3, r3, #31
 8008bb8:	d5e1      	bpl.n	8008b7e <__swbuf_r+0x2e>
 8008bba:	2e0a      	cmp	r6, #10
 8008bbc:	d1df      	bne.n	8008b7e <__swbuf_r+0x2e>
 8008bbe:	4621      	mov	r1, r4
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	f7ff ff9d 	bl	8008b00 <_fflush_r>
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	d0d9      	beq.n	8008b7e <__swbuf_r+0x2e>
 8008bca:	e7d6      	b.n	8008b7a <__swbuf_r+0x2a>

08008bcc <__swsetup_r>:
 8008bcc:	b538      	push	{r3, r4, r5, lr}
 8008bce:	4b29      	ldr	r3, [pc, #164]	@ (8008c74 <__swsetup_r+0xa8>)
 8008bd0:	4605      	mov	r5, r0
 8008bd2:	6818      	ldr	r0, [r3, #0]
 8008bd4:	460c      	mov	r4, r1
 8008bd6:	b118      	cbz	r0, 8008be0 <__swsetup_r+0x14>
 8008bd8:	6a03      	ldr	r3, [r0, #32]
 8008bda:	b90b      	cbnz	r3, 8008be0 <__swsetup_r+0x14>
 8008bdc:	f7fe f9f0 	bl	8006fc0 <__sinit>
 8008be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be4:	0719      	lsls	r1, r3, #28
 8008be6:	d422      	bmi.n	8008c2e <__swsetup_r+0x62>
 8008be8:	06da      	lsls	r2, r3, #27
 8008bea:	d407      	bmi.n	8008bfc <__swsetup_r+0x30>
 8008bec:	2209      	movs	r2, #9
 8008bee:	602a      	str	r2, [r5, #0]
 8008bf0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bf4:	81a3      	strh	r3, [r4, #12]
 8008bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfa:	e033      	b.n	8008c64 <__swsetup_r+0x98>
 8008bfc:	0758      	lsls	r0, r3, #29
 8008bfe:	d512      	bpl.n	8008c26 <__swsetup_r+0x5a>
 8008c00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c02:	b141      	cbz	r1, 8008c16 <__swsetup_r+0x4a>
 8008c04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c08:	4299      	cmp	r1, r3
 8008c0a:	d002      	beq.n	8008c12 <__swsetup_r+0x46>
 8008c0c:	4628      	mov	r0, r5
 8008c0e:	f7ff f92f 	bl	8007e70 <_free_r>
 8008c12:	2300      	movs	r3, #0
 8008c14:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008c1c:	81a3      	strh	r3, [r4, #12]
 8008c1e:	2300      	movs	r3, #0
 8008c20:	6063      	str	r3, [r4, #4]
 8008c22:	6923      	ldr	r3, [r4, #16]
 8008c24:	6023      	str	r3, [r4, #0]
 8008c26:	89a3      	ldrh	r3, [r4, #12]
 8008c28:	f043 0308 	orr.w	r3, r3, #8
 8008c2c:	81a3      	strh	r3, [r4, #12]
 8008c2e:	6923      	ldr	r3, [r4, #16]
 8008c30:	b94b      	cbnz	r3, 8008c46 <__swsetup_r+0x7a>
 8008c32:	89a3      	ldrh	r3, [r4, #12]
 8008c34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008c38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c3c:	d003      	beq.n	8008c46 <__swsetup_r+0x7a>
 8008c3e:	4621      	mov	r1, r4
 8008c40:	4628      	mov	r0, r5
 8008c42:	f000 f8c1 	bl	8008dc8 <__smakebuf_r>
 8008c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c4a:	f013 0201 	ands.w	r2, r3, #1
 8008c4e:	d00a      	beq.n	8008c66 <__swsetup_r+0x9a>
 8008c50:	2200      	movs	r2, #0
 8008c52:	60a2      	str	r2, [r4, #8]
 8008c54:	6962      	ldr	r2, [r4, #20]
 8008c56:	4252      	negs	r2, r2
 8008c58:	61a2      	str	r2, [r4, #24]
 8008c5a:	6922      	ldr	r2, [r4, #16]
 8008c5c:	b942      	cbnz	r2, 8008c70 <__swsetup_r+0xa4>
 8008c5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008c62:	d1c5      	bne.n	8008bf0 <__swsetup_r+0x24>
 8008c64:	bd38      	pop	{r3, r4, r5, pc}
 8008c66:	0799      	lsls	r1, r3, #30
 8008c68:	bf58      	it	pl
 8008c6a:	6962      	ldrpl	r2, [r4, #20]
 8008c6c:	60a2      	str	r2, [r4, #8]
 8008c6e:	e7f4      	b.n	8008c5a <__swsetup_r+0x8e>
 8008c70:	2000      	movs	r0, #0
 8008c72:	e7f7      	b.n	8008c64 <__swsetup_r+0x98>
 8008c74:	20000018 	.word	0x20000018

08008c78 <_sbrk_r>:
 8008c78:	b538      	push	{r3, r4, r5, lr}
 8008c7a:	4d06      	ldr	r5, [pc, #24]	@ (8008c94 <_sbrk_r+0x1c>)
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	4604      	mov	r4, r0
 8008c80:	4608      	mov	r0, r1
 8008c82:	602b      	str	r3, [r5, #0]
 8008c84:	f7f9 f8de 	bl	8001e44 <_sbrk>
 8008c88:	1c43      	adds	r3, r0, #1
 8008c8a:	d102      	bne.n	8008c92 <_sbrk_r+0x1a>
 8008c8c:	682b      	ldr	r3, [r5, #0]
 8008c8e:	b103      	cbz	r3, 8008c92 <_sbrk_r+0x1a>
 8008c90:	6023      	str	r3, [r4, #0]
 8008c92:	bd38      	pop	{r3, r4, r5, pc}
 8008c94:	200004e0 	.word	0x200004e0

08008c98 <memcpy>:
 8008c98:	440a      	add	r2, r1
 8008c9a:	4291      	cmp	r1, r2
 8008c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ca0:	d100      	bne.n	8008ca4 <memcpy+0xc>
 8008ca2:	4770      	bx	lr
 8008ca4:	b510      	push	{r4, lr}
 8008ca6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008caa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cae:	4291      	cmp	r1, r2
 8008cb0:	d1f9      	bne.n	8008ca6 <memcpy+0xe>
 8008cb2:	bd10      	pop	{r4, pc}

08008cb4 <__assert_func>:
 8008cb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008cb6:	4614      	mov	r4, r2
 8008cb8:	461a      	mov	r2, r3
 8008cba:	4b09      	ldr	r3, [pc, #36]	@ (8008ce0 <__assert_func+0x2c>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	4605      	mov	r5, r0
 8008cc0:	68d8      	ldr	r0, [r3, #12]
 8008cc2:	b954      	cbnz	r4, 8008cda <__assert_func+0x26>
 8008cc4:	4b07      	ldr	r3, [pc, #28]	@ (8008ce4 <__assert_func+0x30>)
 8008cc6:	461c      	mov	r4, r3
 8008cc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ccc:	9100      	str	r1, [sp, #0]
 8008cce:	462b      	mov	r3, r5
 8008cd0:	4905      	ldr	r1, [pc, #20]	@ (8008ce8 <__assert_func+0x34>)
 8008cd2:	f000 f841 	bl	8008d58 <fiprintf>
 8008cd6:	f000 f8d5 	bl	8008e84 <abort>
 8008cda:	4b04      	ldr	r3, [pc, #16]	@ (8008cec <__assert_func+0x38>)
 8008cdc:	e7f4      	b.n	8008cc8 <__assert_func+0x14>
 8008cde:	bf00      	nop
 8008ce0:	20000018 	.word	0x20000018
 8008ce4:	0800961e 	.word	0x0800961e
 8008ce8:	080095f0 	.word	0x080095f0
 8008cec:	080095e3 	.word	0x080095e3

08008cf0 <_calloc_r>:
 8008cf0:	b570      	push	{r4, r5, r6, lr}
 8008cf2:	fba1 5402 	umull	r5, r4, r1, r2
 8008cf6:	b93c      	cbnz	r4, 8008d08 <_calloc_r+0x18>
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	f7ff f92d 	bl	8007f58 <_malloc_r>
 8008cfe:	4606      	mov	r6, r0
 8008d00:	b928      	cbnz	r0, 8008d0e <_calloc_r+0x1e>
 8008d02:	2600      	movs	r6, #0
 8008d04:	4630      	mov	r0, r6
 8008d06:	bd70      	pop	{r4, r5, r6, pc}
 8008d08:	220c      	movs	r2, #12
 8008d0a:	6002      	str	r2, [r0, #0]
 8008d0c:	e7f9      	b.n	8008d02 <_calloc_r+0x12>
 8008d0e:	462a      	mov	r2, r5
 8008d10:	4621      	mov	r1, r4
 8008d12:	f7fe f9e0 	bl	80070d6 <memset>
 8008d16:	e7f5      	b.n	8008d04 <_calloc_r+0x14>

08008d18 <__ascii_mbtowc>:
 8008d18:	b082      	sub	sp, #8
 8008d1a:	b901      	cbnz	r1, 8008d1e <__ascii_mbtowc+0x6>
 8008d1c:	a901      	add	r1, sp, #4
 8008d1e:	b142      	cbz	r2, 8008d32 <__ascii_mbtowc+0x1a>
 8008d20:	b14b      	cbz	r3, 8008d36 <__ascii_mbtowc+0x1e>
 8008d22:	7813      	ldrb	r3, [r2, #0]
 8008d24:	600b      	str	r3, [r1, #0]
 8008d26:	7812      	ldrb	r2, [r2, #0]
 8008d28:	1e10      	subs	r0, r2, #0
 8008d2a:	bf18      	it	ne
 8008d2c:	2001      	movne	r0, #1
 8008d2e:	b002      	add	sp, #8
 8008d30:	4770      	bx	lr
 8008d32:	4610      	mov	r0, r2
 8008d34:	e7fb      	b.n	8008d2e <__ascii_mbtowc+0x16>
 8008d36:	f06f 0001 	mvn.w	r0, #1
 8008d3a:	e7f8      	b.n	8008d2e <__ascii_mbtowc+0x16>

08008d3c <__ascii_wctomb>:
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	4608      	mov	r0, r1
 8008d40:	b141      	cbz	r1, 8008d54 <__ascii_wctomb+0x18>
 8008d42:	2aff      	cmp	r2, #255	@ 0xff
 8008d44:	d904      	bls.n	8008d50 <__ascii_wctomb+0x14>
 8008d46:	228a      	movs	r2, #138	@ 0x8a
 8008d48:	601a      	str	r2, [r3, #0]
 8008d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d4e:	4770      	bx	lr
 8008d50:	700a      	strb	r2, [r1, #0]
 8008d52:	2001      	movs	r0, #1
 8008d54:	4770      	bx	lr
	...

08008d58 <fiprintf>:
 8008d58:	b40e      	push	{r1, r2, r3}
 8008d5a:	b503      	push	{r0, r1, lr}
 8008d5c:	4601      	mov	r1, r0
 8008d5e:	ab03      	add	r3, sp, #12
 8008d60:	4805      	ldr	r0, [pc, #20]	@ (8008d78 <fiprintf+0x20>)
 8008d62:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d66:	6800      	ldr	r0, [r0, #0]
 8008d68:	9301      	str	r3, [sp, #4]
 8008d6a:	f7ff fd2d 	bl	80087c8 <_vfiprintf_r>
 8008d6e:	b002      	add	sp, #8
 8008d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d74:	b003      	add	sp, #12
 8008d76:	4770      	bx	lr
 8008d78:	20000018 	.word	0x20000018

08008d7c <__swhatbuf_r>:
 8008d7c:	b570      	push	{r4, r5, r6, lr}
 8008d7e:	460c      	mov	r4, r1
 8008d80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d84:	2900      	cmp	r1, #0
 8008d86:	b096      	sub	sp, #88	@ 0x58
 8008d88:	4615      	mov	r5, r2
 8008d8a:	461e      	mov	r6, r3
 8008d8c:	da0d      	bge.n	8008daa <__swhatbuf_r+0x2e>
 8008d8e:	89a3      	ldrh	r3, [r4, #12]
 8008d90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d94:	f04f 0100 	mov.w	r1, #0
 8008d98:	bf14      	ite	ne
 8008d9a:	2340      	movne	r3, #64	@ 0x40
 8008d9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008da0:	2000      	movs	r0, #0
 8008da2:	6031      	str	r1, [r6, #0]
 8008da4:	602b      	str	r3, [r5, #0]
 8008da6:	b016      	add	sp, #88	@ 0x58
 8008da8:	bd70      	pop	{r4, r5, r6, pc}
 8008daa:	466a      	mov	r2, sp
 8008dac:	f000 f848 	bl	8008e40 <_fstat_r>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	dbec      	blt.n	8008d8e <__swhatbuf_r+0x12>
 8008db4:	9901      	ldr	r1, [sp, #4]
 8008db6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008dba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008dbe:	4259      	negs	r1, r3
 8008dc0:	4159      	adcs	r1, r3
 8008dc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008dc6:	e7eb      	b.n	8008da0 <__swhatbuf_r+0x24>

08008dc8 <__smakebuf_r>:
 8008dc8:	898b      	ldrh	r3, [r1, #12]
 8008dca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008dcc:	079d      	lsls	r5, r3, #30
 8008dce:	4606      	mov	r6, r0
 8008dd0:	460c      	mov	r4, r1
 8008dd2:	d507      	bpl.n	8008de4 <__smakebuf_r+0x1c>
 8008dd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008dd8:	6023      	str	r3, [r4, #0]
 8008dda:	6123      	str	r3, [r4, #16]
 8008ddc:	2301      	movs	r3, #1
 8008dde:	6163      	str	r3, [r4, #20]
 8008de0:	b003      	add	sp, #12
 8008de2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008de4:	ab01      	add	r3, sp, #4
 8008de6:	466a      	mov	r2, sp
 8008de8:	f7ff ffc8 	bl	8008d7c <__swhatbuf_r>
 8008dec:	9f00      	ldr	r7, [sp, #0]
 8008dee:	4605      	mov	r5, r0
 8008df0:	4639      	mov	r1, r7
 8008df2:	4630      	mov	r0, r6
 8008df4:	f7ff f8b0 	bl	8007f58 <_malloc_r>
 8008df8:	b948      	cbnz	r0, 8008e0e <__smakebuf_r+0x46>
 8008dfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dfe:	059a      	lsls	r2, r3, #22
 8008e00:	d4ee      	bmi.n	8008de0 <__smakebuf_r+0x18>
 8008e02:	f023 0303 	bic.w	r3, r3, #3
 8008e06:	f043 0302 	orr.w	r3, r3, #2
 8008e0a:	81a3      	strh	r3, [r4, #12]
 8008e0c:	e7e2      	b.n	8008dd4 <__smakebuf_r+0xc>
 8008e0e:	89a3      	ldrh	r3, [r4, #12]
 8008e10:	6020      	str	r0, [r4, #0]
 8008e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e16:	81a3      	strh	r3, [r4, #12]
 8008e18:	9b01      	ldr	r3, [sp, #4]
 8008e1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e1e:	b15b      	cbz	r3, 8008e38 <__smakebuf_r+0x70>
 8008e20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e24:	4630      	mov	r0, r6
 8008e26:	f000 f81d 	bl	8008e64 <_isatty_r>
 8008e2a:	b128      	cbz	r0, 8008e38 <__smakebuf_r+0x70>
 8008e2c:	89a3      	ldrh	r3, [r4, #12]
 8008e2e:	f023 0303 	bic.w	r3, r3, #3
 8008e32:	f043 0301 	orr.w	r3, r3, #1
 8008e36:	81a3      	strh	r3, [r4, #12]
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	431d      	orrs	r5, r3
 8008e3c:	81a5      	strh	r5, [r4, #12]
 8008e3e:	e7cf      	b.n	8008de0 <__smakebuf_r+0x18>

08008e40 <_fstat_r>:
 8008e40:	b538      	push	{r3, r4, r5, lr}
 8008e42:	4d07      	ldr	r5, [pc, #28]	@ (8008e60 <_fstat_r+0x20>)
 8008e44:	2300      	movs	r3, #0
 8008e46:	4604      	mov	r4, r0
 8008e48:	4608      	mov	r0, r1
 8008e4a:	4611      	mov	r1, r2
 8008e4c:	602b      	str	r3, [r5, #0]
 8008e4e:	f7f8 ffd0 	bl	8001df2 <_fstat>
 8008e52:	1c43      	adds	r3, r0, #1
 8008e54:	d102      	bne.n	8008e5c <_fstat_r+0x1c>
 8008e56:	682b      	ldr	r3, [r5, #0]
 8008e58:	b103      	cbz	r3, 8008e5c <_fstat_r+0x1c>
 8008e5a:	6023      	str	r3, [r4, #0]
 8008e5c:	bd38      	pop	{r3, r4, r5, pc}
 8008e5e:	bf00      	nop
 8008e60:	200004e0 	.word	0x200004e0

08008e64 <_isatty_r>:
 8008e64:	b538      	push	{r3, r4, r5, lr}
 8008e66:	4d06      	ldr	r5, [pc, #24]	@ (8008e80 <_isatty_r+0x1c>)
 8008e68:	2300      	movs	r3, #0
 8008e6a:	4604      	mov	r4, r0
 8008e6c:	4608      	mov	r0, r1
 8008e6e:	602b      	str	r3, [r5, #0]
 8008e70:	f7f8 ffcf 	bl	8001e12 <_isatty>
 8008e74:	1c43      	adds	r3, r0, #1
 8008e76:	d102      	bne.n	8008e7e <_isatty_r+0x1a>
 8008e78:	682b      	ldr	r3, [r5, #0]
 8008e7a:	b103      	cbz	r3, 8008e7e <_isatty_r+0x1a>
 8008e7c:	6023      	str	r3, [r4, #0]
 8008e7e:	bd38      	pop	{r3, r4, r5, pc}
 8008e80:	200004e0 	.word	0x200004e0

08008e84 <abort>:
 8008e84:	b508      	push	{r3, lr}
 8008e86:	2006      	movs	r0, #6
 8008e88:	f000 f82c 	bl	8008ee4 <raise>
 8008e8c:	2001      	movs	r0, #1
 8008e8e:	f7f8 ff7c 	bl	8001d8a <_exit>

08008e92 <_raise_r>:
 8008e92:	291f      	cmp	r1, #31
 8008e94:	b538      	push	{r3, r4, r5, lr}
 8008e96:	4605      	mov	r5, r0
 8008e98:	460c      	mov	r4, r1
 8008e9a:	d904      	bls.n	8008ea6 <_raise_r+0x14>
 8008e9c:	2316      	movs	r3, #22
 8008e9e:	6003      	str	r3, [r0, #0]
 8008ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea4:	bd38      	pop	{r3, r4, r5, pc}
 8008ea6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ea8:	b112      	cbz	r2, 8008eb0 <_raise_r+0x1e>
 8008eaa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008eae:	b94b      	cbnz	r3, 8008ec4 <_raise_r+0x32>
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	f000 f831 	bl	8008f18 <_getpid_r>
 8008eb6:	4622      	mov	r2, r4
 8008eb8:	4601      	mov	r1, r0
 8008eba:	4628      	mov	r0, r5
 8008ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ec0:	f000 b818 	b.w	8008ef4 <_kill_r>
 8008ec4:	2b01      	cmp	r3, #1
 8008ec6:	d00a      	beq.n	8008ede <_raise_r+0x4c>
 8008ec8:	1c59      	adds	r1, r3, #1
 8008eca:	d103      	bne.n	8008ed4 <_raise_r+0x42>
 8008ecc:	2316      	movs	r3, #22
 8008ece:	6003      	str	r3, [r0, #0]
 8008ed0:	2001      	movs	r0, #1
 8008ed2:	e7e7      	b.n	8008ea4 <_raise_r+0x12>
 8008ed4:	2100      	movs	r1, #0
 8008ed6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008eda:	4620      	mov	r0, r4
 8008edc:	4798      	blx	r3
 8008ede:	2000      	movs	r0, #0
 8008ee0:	e7e0      	b.n	8008ea4 <_raise_r+0x12>
	...

08008ee4 <raise>:
 8008ee4:	4b02      	ldr	r3, [pc, #8]	@ (8008ef0 <raise+0xc>)
 8008ee6:	4601      	mov	r1, r0
 8008ee8:	6818      	ldr	r0, [r3, #0]
 8008eea:	f7ff bfd2 	b.w	8008e92 <_raise_r>
 8008eee:	bf00      	nop
 8008ef0:	20000018 	.word	0x20000018

08008ef4 <_kill_r>:
 8008ef4:	b538      	push	{r3, r4, r5, lr}
 8008ef6:	4d07      	ldr	r5, [pc, #28]	@ (8008f14 <_kill_r+0x20>)
 8008ef8:	2300      	movs	r3, #0
 8008efa:	4604      	mov	r4, r0
 8008efc:	4608      	mov	r0, r1
 8008efe:	4611      	mov	r1, r2
 8008f00:	602b      	str	r3, [r5, #0]
 8008f02:	f7f8 ff32 	bl	8001d6a <_kill>
 8008f06:	1c43      	adds	r3, r0, #1
 8008f08:	d102      	bne.n	8008f10 <_kill_r+0x1c>
 8008f0a:	682b      	ldr	r3, [r5, #0]
 8008f0c:	b103      	cbz	r3, 8008f10 <_kill_r+0x1c>
 8008f0e:	6023      	str	r3, [r4, #0]
 8008f10:	bd38      	pop	{r3, r4, r5, pc}
 8008f12:	bf00      	nop
 8008f14:	200004e0 	.word	0x200004e0

08008f18 <_getpid_r>:
 8008f18:	f7f8 bf1f 	b.w	8001d5a <_getpid>

08008f1c <_init>:
 8008f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f1e:	bf00      	nop
 8008f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f22:	bc08      	pop	{r3}
 8008f24:	469e      	mov	lr, r3
 8008f26:	4770      	bx	lr

08008f28 <_fini>:
 8008f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f2a:	bf00      	nop
 8008f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f2e:	bc08      	pop	{r3}
 8008f30:	469e      	mov	lr, r3
 8008f32:	4770      	bx	lr
