================================================================================ 
Commit: 3cbdb237eaf9aaec5b5b7d5eb46479f351772bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 09:12:33 2019 +0530 
-------------------------------------------------------------------------------- 
Autogen FSP and Docs Update 1332

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
CometLakeFspBinPkg/Include/FspmUpd.h
CometLakeFspBinPkg/Include/FspsUpd.h
CometLakeFspBinPkg/Include/FsptUpd.h
CometLakeFspPkg/BuildFv.cmd
CometLakeFspPkg/BuildFv.sh
CometLakeFspPkg/Docs/CometLake_FSP_Integration_Guide.pdf
CometLakeFspPkg/Include/FspmUpd.h
CometLakeFspPkg/Include/FspsUpd.h
CometLakePlatSamplePkg/Docs/PlatApi.chm
CometLakeSiliconPkg/CmlvPch/AcpiTables/Dsdt/PchNvs.asl
CometLakeSiliconPkg/CmlvPch/Include/Private/PchNvsAreaDef.h
CometLakeSiliconPkg/Docs/SiPkgApi.chm
CometLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d23abde949f507ad048629a30b47c535ccf1cfdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:56:30 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "CML-U[62][42][Corp/Cons][BIOS][DDR4][Regression]: Audio recording is not happening with 3.5mm jack headset"

This reverts commit 91ff53f39731cd339abb301d2c9970d8d7611a32.

Hsd-es-id: 1607586501
Original commit date: Tue Aug 13 00:20:31 2019 -0700
Change-Id: I30f9d1551fa2a7fe8f0a8a7006670e297bf337c1
Original commit hash: ebe514472e8991a6bffee6c3edb589cd0ac56eb6

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 9e6d8ef856c2f74e9534d7574d009275694da5f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:56:24 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Aug 13 01:10:41 2019 -0700
Original commit date: Tue Aug 13 01:10:41 2019 -0700
Original commit hash: 7b83ed0bbce8d073ac00916a6df197730aace090

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c4aa83aa8ec68fed8df895e2db1d5bcd842bcf69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:56:12 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 13 06:37:24 2019 +0000
Original commit date: Tue Aug 13 06:37:24 2019 +0000
Original commit hash: 1e007e51069e26ed93f9d697322ed3ce40cf2e25

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1f7e5a0ab6094f70c72ba43c42dfd217bdf3cd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:56:06 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit FSP CI [TeamCity] Auto-Commit FSP

Mon Aug 12 23:24:53 2019 -0700
Original commit date: Mon Aug 12 23:24:53 2019 -0700
Original commit hash: 29873673881bf11c820d915687e7aa153a26794d

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspBinPkg/Fsp.bsf
CometLakeFspBinPkg/Include/FspsUpd.h
CometLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 78d051d71c5f17c333dc3431042b99fee8ddae29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:55:58 2019 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][2208171544][CML2 MRC][Fixes for StrongWkLeaker calculation and programming]

Issue:
  StrongWkLeaker Up/Dn codes have big delta in SAGV Low point, and leaker is not strong enough during Park mode.
Root cause:
  StrongWkLeaker Up/Dn codes were calculated too early in DdrioInit, before VssHiGndSel is programmed for LP4.
  RdOdt target of 100 Ohm is too weak for the leaker.
Solution:
  Move CalcStrongLeaker() down in DdrioInit routine, right after initial COMP programming.
  Use 50 Ohm RdOdt target in CalcStrongLeaker().

Hsd-es-id: 2208171544
Original commit date: Thu Aug 8 22:50:49 2019 -0700
Change-Id: I55b4beb4eab97b90eeacaa09494c4cda808c48ef
Original commit hash: 0a46ab87cab49e9dba142cd9571ff7d4ed9f4ad9

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 03e9bc22cf4ef0cb907d0d18052a76e6a9c793fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:55:50 2019 +0530 
-------------------------------------------------------------------------------- 
[CML S102] Update to Turbo ratio limits MSR configuration and control

Hsd-es-id: 1607279834
Original commit date: Tue Aug 6 22:58:40 2019 +0530
Change-Id: I86a2b0dfd0058f9e32a8bce03f5a94a0d6bd4b31
Original commit hash: bc51e6c6b84c1fe27f5de45af0920f3df7abde75

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CometLakePlatSamplePkg/Include/OemSetup.h
CometLakePlatSamplePkg/Include/SetupVariable.h
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CometLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
CometLakePlatSamplePkg/Setup/CpuSetup.c
CometLakePlatSamplePkg/Setup/CpuSetup.hfr
CometLakePlatSamplePkg/Setup/CpuSetup.uni
CometLakePlatSamplePkg/Setup/SetupCallbackExList.h
CometLakePlatSamplePkg/Setup/SetupId.h
CometLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
CometLakeSiliconPkg/Cpu/Include/CpuRegs.h
CometLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
CometLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
CometLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: b28c5aadd837c3e55604da8c518267300a5bafa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:55:25 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Aug 12 11:40:10 2019 -0700
Original commit date: Mon Aug 12 11:40:10 2019 -0700
Original commit hash: 15a39cf8c95a06938220880252ead2927d1af31b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: e8874f6a89c84b00c0b78aa0856fa3dc555e8407 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:54:46 2019 +0530 
-------------------------------------------------------------------------------- 
[CML-U 6+2] DbC device disappears during boot

Change PcdUsb3SerialStatusCodeEnable to FALSE by default.
When it's enabled USB3DebugPortLib is included which overrides the DCI USB device's VID/PID that breaks DbC connection.
Board without serail port can use closed chassis debug transport(usb cable, CCA) and output DEBUG to tracehub as an alternative.

Hsd-es-id: 1306675111
Original commit date: Mon Aug 12 13:23:17 2019 +0800
Change-Id: I8bdb9dd35766b15c43c0cf2407231f00bf223fe0
Original commit hash: 5f6eed9371ab92ef955d60cfccc7212fd89809e1

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 5ac2d665bc219f90584660960e34677299d52aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:54:23 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Weekly Update_FSP/RC

Sun Aug 11 12:06:53 2019 -0700
Original commit date: Sun Aug 11 12:06:53 2019 -0700
Original commit hash: 64e31509cacebf5e2e38cd9d5b2606a73b26385d

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 8df6d9837ddf5aff6544b216b113a305716d60df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:54:13 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Aug 11 01:10:48 2019 -0700
Original commit date: Sun Aug 11 01:10:48 2019 -0700
Original commit hash: 20fd5377fc0afc50610dca7b9ea24f3f659b7b6a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9b7dc3c682e3bc8397f3403503ef1c4507c46025 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:54:00 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Aug 10 11:34:41 2019 -0700
Original commit date: Sat Aug 10 11:34:41 2019 -0700
Original commit hash: 535a2a790ff56f35f5fb08a6b9ebf234fa9460d2

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: ee3de0ad412f964880c61e3ee88f1313d8c69ef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:53:47 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Aug 10 01:10:46 2019 -0700
Original commit date: Sat Aug 10 01:10:46 2019 -0700
Original commit hash: 5df0af2f17ed63c46a223503ad695a5385191c1a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3dec09122c5d905d3d0123586bfdaafbf92f7827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:52:59 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Aug 9 11:37:54 2019 -0700
Original commit date: Fri Aug 9 11:37:54 2019 -0700
Original commit hash: f25f7227f954f2b0b33b17abe17947cba7d7cebc

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: ab7ea794714e3d1fa263bee9a538a3d234727ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:52:22 2019 +0530 
-------------------------------------------------------------------------------- 
Remove ClientSiliconPkg dependency in C1S

The reason for this change is ClientSiliconPkg dependency
in EagleStream BIOS. It is confusing for customers.
Second think is that C1S package should free for this dependency
by design. There are only two things that have been done:
1. Copy ConfigBlock header files to:
   ClientOneSiliconPkg/Include/ConfigBlock.h
   ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
   ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
   ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
2. Remove ClientSiliconPkg/ClientSiliconPkg.dec from C1S INF files

Hsd-es-id: 1808220583
Original commit date: Fri Aug 2 15:29:58 2019 +0200
Change-Id: I781c930e9f9ea9f81639dd4c2812fe221e4cd10c
Original commit hash: 5959cc173fc033de654040ca41dcba02aced422d

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLibDisable.inf

================================================================================ 
Commit: 9fc18d053825282289868299c4c94518c5ceecd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:52:07 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 9 10:40:34 2019 +0000
Original commit date: Fri Aug 9 10:40:34 2019 +0000
Original commit hash: c3dc883bedc447a81b0d7f5206a91d449a402491

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 989ce7044e55f29ca14a3519b98fe0f373b965f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:52:04 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "CometLakeSiliconPkg: [1409753855][CML1]]P0][MRC] Turn Around Trip training fails with 2DPC memory configurations"

This reverts commit fb299993c721234a8e699a5f73ecb17a50b53ba6.
Hsd-es-id: 1409753855

Original commit date: Fri Aug 9 02:15:14 2019 -0700
Change-Id: I8b85c6f2a12e37219ba24f33a6ce32ecbbd14146
Original commit hash: 0f2cbd74cc88cc0af1bd2e175989d712ece367ec

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ac7c1d3f1dca0701cb940e892eb6b7458b84bf42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:51:42 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Aug 9 01:11:27 2019 -0700
Original commit date: Fri Aug 9 01:11:27 2019 -0700
Original commit hash: 2945663186f4944c2dae68bfdb99ad5e0c693b9e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e5092c61e3e49d43d603dee4125a36e782051ab5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:51:11 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 9 04:48:42 2019 +0000
Original commit date: Fri Aug 9 04:48:42 2019 +0000
Original commit hash: e14d28af3f04766afef954cbd0174186301ec934

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 461043e57067c74deb3491e4c4b228d131d5d9ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:50:59 2019 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1306646053][CML2 MRC][Fixes for LP4 LCT, RMT CmdT and DDR4 CMDVC, remove SafeConfig]

LP4: Fix RMT BDAT to track results per subchannel (merge from ICL)
Enable CMDVC step
LCT: CmdTimingCentering: go back to MidPoint and issue JEDEC reset between the two parts of binary search.
LCT: SelectReutRanks: bug fix, RankCount was set to 7 incorrectly when SkipRankL2P is TRUE.
DDR4: Fix CMDVC where it was using wrong encoding for 0 offset.
RMT: LP4: CmdLinearFindEdgesLpddr was shifting wrong CMD group
Move MrcPowerDownConfig from MrcNormalMode to MrcMcActivate
Enable per-bit / 2D steps
LP4: Adjust tRDWR_sr/dr and tWRWR_dr at 1067/1333 due to tODTLon/off value from 1600.
Remove SafeConfig:
 - disable TAT relaxation
 - enable LP4 Tx DqDqs retraining
 - enable CKE power down (PPD)
 - enable Weaklock

Hsd-es-id: 1306646053
Original commit date: Wed Jul 31 04:08:56 2019 -0700
Change-Id: I4b67e2863d59e0c9e2a5d3f693f2fb87e90035bb
Original commit hash: 1e4bbd21e1bdd2a5da94ce7e231b97416b32bb4c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Setup/SaSetup.hfr
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/Include/MrcInterface.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: db9671d0cf6a13880e068b8d590e44255f974fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:50:40 2019 +0530 
-------------------------------------------------------------------------------- 
CMP-V Updated SATA LTR value per recommendation

Changed the SATA SIR Index CCh[31:0] value from 883C9001 to 883C1001.

Hsd-es-id: 1607598563

Original commit date: Tue Aug 6 13:49:51 2019 -0700
Change-Id: If050b293a6b5b5d17a265072b9f9fd21b580e42c
Original commit hash: a43524a8c1f39061069b4f8e6bf2bfc5de3314ed

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/CmlvPch/Library/Private/PeiPchInitLib/PchSata.c

================================================================================ 
Commit: c73e7fa24e5309e0bf70a763385e8f65d14306fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:50:17 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 8 21:09:55 2019 +0000
Original commit date: Thu Aug 8 21:09:55 2019 +0000
Original commit hash: 54a818f5b4a8303a7139e4cef627f1886e3b9626

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6183d154cf6792450221ad469611a7027a2483e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:50:14 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakeSiliconPkg: [1407895442][CML1][MRC][TXT] Scrubbing code implementation for LP3 Si SKU

MRC needs to issue Memory Scrub when directed by TXT ACM. This is to support the SCLEAN flow.

Hsd-es-id: 1407895442
Original commit date: Mon Jul 29 15:31:56 2019 -0700
Change-Id: Iac27dd06376065a7a97817db61a4c2c4c14dbaa9
Original commit hash: 6ccbca6c107d2450c7e32d5a1102db1d60bdd30c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/Private/PeiTxtLibNull/TxtPeiNull.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 2fc52076eb8bbba0ff2b917c30c5af547a38d5bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:50:06 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Aug 8 11:38:18 2019 -0700
Original commit date: Thu Aug 8 11:38:18 2019 -0700
Original commit hash: 7f09f25c6af2a425411748a35d9cc6911f707977

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 638690ce593e1d2e0e2194325264265b42857801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:49:27 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit FSP CI [TeamCity] Auto-Commit FSP

Thu Aug 8 06:38:54 2019 -0700
Original commit date: Thu Aug 8 06:38:54 2019 -0700
Original commit hash: abe8682be413ab60cee90df7b4f414fe0a7d7b3b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspBinPkg/Fsp.bsf
CometLakeFspBinPkg/Include/FspmUpd.h
CometLakeFspBinPkg/Include/FspsUpd.h
CometLakeFspPkg/Include/FspmUpd.h
CometLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 9adb9c6716b059ada29f5abf4865838f46f8fe2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:49:21 2019 +0530 
-------------------------------------------------------------------------------- 
Fix reserved bits in SCS_HOB

b31ceb311a150ac4f4d0e58a89b79f0a5969686a removes
SCS_HOB fields without increasing the number of reserved
fields which can result in alignment problems.

Hsd-es-id: 1807097285
Original commit date: Wed Aug 7 11:30:00 2019 +0200
Change-Id: Ibaa89ea98fbd65ac3d336b2d1b821c595e530ec1
Original commit hash: aa53a3fc24637b0ff8f4348825920290abaf6184

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h

================================================================================ 
Commit: 80ee4e2766c37dc90b0fca8fe5c60f1d5f13bb4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:49:15 2019 +0530 
-------------------------------------------------------------------------------- 
CML-U[62][42][Corp/Cons][BIOS][DDR4][Regression]: Audio recording is not happening with 3.5mm jack headset

Move Hda reset after link configuration.

Hsd-es-id: 1607586501
Original commit date: Thu Aug 8 12:56:45 2019 +0200
Change-Id: Ia1e81c7f63e740e0ea327b3385130b43529ba467
Original commit hash: 91ff53f39731cd339abb301d2c9970d8d7611a32

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: da5a73a5950818471e0fb279c7a590e37fd23340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:49:07 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] CML R0 production patch - B8 Version

Hsd-es-id: NA
Original commit date: Thu Aug 8 15:16:27 2019 +0530
Change-Id: If9ab05ef6d896cf8de28ed0c1be966c4e3aaf1e7
Original commit hash: 8143486cf1f99b8b8d353a71ea416f000c984046

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b879a90686180b153481ade06e454d1754674707 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:49:04 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] Integrate latest GOP V9.0.1096

Hsd-es-id: NA
Original commit date: Thu Aug 8 13:01:42 2019 +0530
Change-Id: Icdcc5b65dd8a1b1d7220ae77df2d7f82dbfda2ea
Original commit hash: 9a246742e172dfc036327e2f779cf3182a0aa6de

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CometLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

================================================================================ 
Commit: bfb0dd0cf57bb442f5a279f5898853311a16a7a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:49:00 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakePlatSamplePkg: Add support for CML-H Board RVP5 with Dual TBT

Add RTD3 and UsbPort mapping ACPI tables.

Hsd-es-id: 1607462915
Original commit date: Tue Aug 6 21:04:02 2019 +0800
Change-Id: I1a340bf3d5935914d26799ae2212cca741a7d4a9
Original commit hash: a6370e1e25afb31ba7e45911fbe746a4a04c9f13

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlHRvpDualTbtRtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlVRtd3Common.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlHDualTbtRvp.asl
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CometLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 54988b6ded24bed8a3dde5f54d1b35ccc8e76674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:56 2019 +0530 
-------------------------------------------------------------------------------- 
[CML-S][CMP-V][Audio][SI] : DMIC driver is not enumerating in Device Manager

Removed #ifndef CMLV_FLAG before enabling DMIC endpoints

Hsd-es-id: 1607549520
Original commit date: Wed Aug 7 09:36:12 2019 +0200
Change-Id: I9efb5d05eac432a3fdd773ee6a31e4edb7699c09
Original commit hash: c1cfafe55671d0869eb4e8f3b7d4b6e8300b2fd2

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c

================================================================================ 
Commit: 31a614d77990d934d035895826ec1de50f9213b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:54 2019 +0530 
-------------------------------------------------------------------------------- 
[CMLV] Defined the empty PSD0 and PSD3 method under Sb scope

Removed the PSD0 and PSD3 methods defined under root port. It is defined under SB scope to make it compliant with CML.

Hsd-es-id: NA
Original commit date: Wed Aug 7 08:11:39 2019 +0530
Change-Id: I94d754b139cd8900f62bb046e236c210bbe75764
Original commit hash: ef5941677302156d9f350335eab9e650f7fccd97

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/CmlvPch/AcpiTables/Dsdt/HsioLib.asl
CometLakeSiliconPkg/CmlvPch/AcpiTables/Dsdt/Pch.asl
CometLakeSiliconPkg/CmlvPch/AcpiTables/Dsdt/PchPcie.asl

================================================================================ 
Commit: 48e674ed906d50bf65b25211d397a4843b14fd46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:51 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] Integration of Legacy PXELOM.

Hsd-es-id: 1607600040

Original commit date: Wed Aug 7 17:21:52 2019 +0530
Change-Id: I614603de1b1fb3558f748b61b027176e37f0301c
Original commit hash: fd5f1a8c9fa0e697d326aea0472ea40b59f52de4

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 3436f918c46ad25ce97488b05a15fa4de2f60758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:47 2019 +0530 
-------------------------------------------------------------------------------- 
Add support for CML U V1 DG1 MDRVP Board - Phase I

CML-U DG1 MDRVP Board Porting on below:
  -- GPIO, HSIO, Clock Mapping , PCD udpate, USB OC mapping, VBT Specific,
  -- MRC Porting based out CML V1 DDR4
Hsd-es-id:https://hsdes.intel.com/appstore/article/#/1607462920

Original commit date: Mon Jul 29 20:20:48 2019 +0530
Change-Id: I6d4832e9fe950142335b3c02c2c60f5f71c117fb
Original commit hash: 4755bdb48ad6d1840612e3b240398f0d342f2c42

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CometLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlUDg.h
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlUDgPreMem.h
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h
CometLakePlatSamplePkg/Features/Tbt/Library/DxeCheckIommuSupportLib/DxeCheckIommuSupportLib.c
CometLakePlatSamplePkg/Include/PlatformBoardId.h
CometLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 192f50904fd31524ae5f0df95b7fc23ff032ad71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:24 2019 +0530 
-------------------------------------------------------------------------------- 
[CML S102][PO][DGR] Unblock fail to boot to EFI Shell and OS with CBnT and TXT enabled

- Disabled DGR on CML S102
- Increased MSEG size to 0x96000

Hsd-es-id: None
Original commit date: Tue Aug 6 17:20:19 2019 +0800
Change-Id: Idbf2aeb2ff9c2bd91dafba865c05429a2d3f4cb9
Original commit hash: 2e5550e0d6219a34d70d02ad440aa0f4484e16ae

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/PlatformPkg.dsc
CometLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: c5b1b9d4c23e2dbcc1685b648bc96a55ee9fa749 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:16 2019 +0530 
-------------------------------------------------------------------------------- 
[CML-S+CMP-V PO] Unable to get SLP_S0 since SRCCLKREQ 7 (from PEG) is not getting de-asserted

SRCCLKREQ 7 is not programmed as Native and ClockReq support is disbaled

Hsd-es-id: 1409779194

Original commit date: Thu Aug 8 11:49:03 2019 +0530
Change-Id: I1d8b1b46acf47138b112b974ca59d1e67d2ab72b
Original commit hash: 43fadf6cd400d41bb1e5c0800673f9293d1bad0e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCmlvPchPolicyUpdate.c

================================================================================ 
Commit: e8f21320001102ff3effd32abe5dce1a22956ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:13 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Aug 8 01:12:05 2019 -0700
Original commit date: Thu Aug 8 01:12:05 2019 -0700
Original commit hash: de42db96f478dc1c84e54de1dbbad49cf30d078f

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7e0b023d2668de9a9d2196f6152abe1e899fe5bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:48:05 2019 +0530 
-------------------------------------------------------------------------------- 
Title:[CML]-DGR: ppam - Diagnostic bits are set

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1306465175

Description: Updated BIOS to set Smm Page access as Supervisor for
             GDT, TSS pages.

Original commit date: Thu Aug 1 15:04:50 2019 +0530
Change-Id: I325f2ed8094009a43f834c07f8fe76f29403878c
Original commit hash: c64bc64530cd71003d3274cb48a6953a67357466

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
CometLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 7e83e2cd58ad227f1ea410a976b9900fc3ca7d2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:47:21 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 7 23:55:29 2019 +0000
Original commit date: Wed Aug 7 23:55:29 2019 +0000
Original commit hash: fd58a4c48eae6239dff2ce65685d470e6d8c4ff2

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e220e91b8fc456a6acb237719729eae62b97dad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:47:08 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakeSiliconPkg: [1409753855][CML1]]P0][MRC] Turn Around Trip training fails with 2DPC memory configurations

MRC Training failures are seen when Turn Around Trip training step is enabled.
Root Cause:
When ChangeMargin is called, with EnMultiCast bit set, then the Margin Parameter will be updated on both Channels. However, the Rx/Tx RankMuxDelay updates are only executed for the Channel specified by the function inputs.

Solution:
When ChangeMargin is called with EnMulticast, make sure that Rx/Tx RankMuxDelays are updated on both channels.
Re-Enable TurnAround training step by default

Hsd-es-id: 1409753855
Original commit date: Mon Aug 5 16:31:34 2019 -0700
Change-Id: I0bde36d7ad856ef933440a0409527abf585c7b21
Original commit hash: fb299993c721234a8e699a5f73ecb17a50b53ba6

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d43ad1ed28c1ef81bd11484de4ad0446e53d5876 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:47:02 2019 +0530 
-------------------------------------------------------------------------------- 
[CMPV] disable the clock if RP is disabled- ForceClkDisableWhenRpDisable
Missing changes from Platform side
Hsd-es-id: 1607576661

Original commit date: Wed Aug 7 06:55:31 2019 +0530
Change-Id: I33bb4cd50201477acbeab0686a70fea616b05402
Original commit hash: ff1af3412a35fd58eb4f8a08e02d7d42648d1b0e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCmlvPchPolicyUpdate.c

================================================================================ 
Commit: 881c5c436e7bd400dbed0f48ab0c460a91fc37b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:46:51 2019 +0530 
-------------------------------------------------------------------------------- 
Manually Update MRC Version and Release Notes

Adding missing MRC Version increment and Release Notes entry for DDR4 DRAM Timings Change

Hsd-es-id: NO_HSD
Original commit date: Wed Aug 7 13:39:43 2019 -0700
Change-Id: Ifa21e9c0aba76b3cfdf218664f5a844b22305845
Original commit hash: de23dbdcfa4d4d5a35aca391064bbc77baa0fb99

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d84a413975ca2780b870c040afa748c098026c47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:45:52 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] [CMLV] [ITSS] Skip checking Interrupt settings of special requirement regarding InterruptPin if device not present in Itss Interrupt Policy

If device is not present in Itss Interrupt Policy it is not checked against special requirement regarding InterruptPin settings
in CheckInterruptSettings() function in point 5.

Hsd-es-id: 1607450659
Original commit date: Tue Jul 9 13:41:05 2019 +0200
Change-Id: I15340837747935553dbaa3aa6d9f9ed7df3c2399
Original commit hash: 3a40fc77a1b169d90e5f29e0fccba7c964cd3f34

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 63a3e35e9bdc5772aa3500294011f95f34d5100e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:45:46 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 7 08:46:14 2019 +0000
Original commit date: Wed Aug 7 08:46:14 2019 +0000
Original commit hash: 62f6689331ebfa07734070eb69ec20a71e9398ed

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0420ee4c99b67b57b0c5930ba4afb2f5b4a9aaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:45:41 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Aug 7 01:14:59 2019 -0700
Original commit date: Wed Aug 7 01:14:59 2019 -0700
Original commit hash: e4092f37102a0d39c08d7c58c012765d020c85c1

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bd7b18e52054e6884678ac8c8daa0b6f5805563d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:45:33 2019 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][feature][1607447800][requirement]GPIO E16 Enable for Audio Power should be enabled at Pre Mem Stage of BIOS

GPIO E16 Enable for Audio Power should be enabled at Pre Mem Stage of BIOS for CML U SR SKUs

Hsd-es-id: https://hsdes.intel.com/resource/1607447800
Original commit date: Mon Aug 5 22:08:11 2019 +0530
Change-Id: Iaf5260db0e137d65cef33b5e89cce8f6884edd20
Original commit hash: 59166a4f357fc237c19f6cae26375c5e6cb329ef

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlULpddr4.h
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlUPreMem.h

================================================================================ 
Commit: b5feba808eec8677bcbb88edcf602ba0460224ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:45:30 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 7 04:49:51 2019 +0000
Original commit date: Wed Aug 7 04:49:51 2019 +0000
Original commit hash: 6e345ab801cd3a09714e3b8d12ad2eb3383c3a2e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5299c34a82504aa868e8451aefb787d8950571a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:45:24 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakePlatSamplePkg: Add support for CML-H Board RVP5 with Dual TBT Part #1
Adding board related porting for CML-H Dual TBT RVP5.

Impacted: All CML platforms.

Hsd-es-id: 1607462915
Original commit date: Mon Aug 5 17:53:44 2019 +0800
Change-Id: I3e69bce72194ae14c3b404e98a02b83b75add3ac
Original commit hash: 0eb7a8a1434765cbe027a3f7be202a451d7d033c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CometLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlHDdr4DualTbt.h
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCmlHDdr4DualTbtPreMem.h
CometLakePlatSamplePkg/Features/Tbt/Library/DxeCheckIommuSupportLib/DxeCheckIommuSupportLib.c
CometLakePlatSamplePkg/Include/PlatformBoardId.h
CometLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: f4545a65b7d2f6180b5b72ae29b0ddafac45b5e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:45:07 2019 +0530 
-------------------------------------------------------------------------------- 
[CMP-V PO] BIOS Guard - Remove CMLV KBL ERB Workaround

Revert W/A for CMLV KBL ERB Board

Hsd-es-id: 1409720939
Original commit date: Thu Jul 25 14:03:25 2019 -0700
Change-Id: I8f6787a4c2cee4fbc2f7598a32a4f7dbd5fc7110
Original commit hash: 5ed3344476a6ce80920d2fabe58a9d2c866fe7ba

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CometLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 4ca39225e911b7b1ca9f4a2754c33eb900ec51c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:44:54 2019 +0530 
-------------------------------------------------------------------------------- 
[1409690520][CML1][MRC] Implement DDR4 DRAM Timings Based on Spec Update

JEDEC DDR4 SDRAM Spec Update (JESD79-4C) adds new DRAM timing definitions for 2933 and 3200 devices.

MRC will be updating certain DRAM timings based on new JEDEC Spec Revision

Hsd-es-id: 1409690520
Original commit date: Tue Jul 9 16:21:52 2019 -0700
Change-Id: I0af44150a55988c71adec235edcbd8b7a07b7630
Original commit hash: a0a4e066cc19b9172df6d305c4413e7829f8607d

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcSpdData.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: ee06d59ef60deccca1105c56bbab00b5a08f9d60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:44:20 2019 +0530 
-------------------------------------------------------------------------------- 
[CMLV] Added Thermal device enable setup option

Added PCH Thermal Device setup option. Though the setup variable is defnied the corresponding setup option is not present.

Hsd-es-id: 1409728643
Original commit date: Fri Aug 2 15:11:35 2019 +0530
Change-Id: I09cd812e7e31be91a434c0fc84c278a5a12c6762
Original commit hash: b3e1d7dea162c5f7a626aed2f046a8d4be15a1cb

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/Setup/CmlvPchSetup.hfr
CometLakePlatSamplePkg/Setup/CmlvPchSetup.uni
CometLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: c6cb67cc5184012401dab1de089072663f2892d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:44:09 2019 +0530 
-------------------------------------------------------------------------------- 
CML-H and CFL-H USB Exposed Port System Test Failed due to "mismatch in number of port mapping".

Correcting Type-C USB port mapping with TBT AIC card connected.

Hsd-es-id: 1607500873
Original commit date: Tue Jul 30 15:39:00 2019 +0530
Change-Id: Iff2012a98b49ff5d970e12d56c7da62c978b7653
Original commit hash: 11fffabceafa8321d2ec5a3e912f9c1933fa8cbf

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4TbtRvp.asl
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: f61eabeec79f22ccadc5f43e5eaf4ba1e30664c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:44:03 2019 +0530 
-------------------------------------------------------------------------------- 
CML K0 U code patch - B8 Version

Hsd-es-id: NA

Original commit date: Tue Aug 6 12:30:54 2019 +0530
Change-Id: Ied5440793149d17316f6a2a140c1624187e2b277
Original commit hash: bd14a2f54e108e51adb7aa2a33150f06c5813bac

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 84e2dbb28e8bb9fc5cbafbeb4087a027fd72ab62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:43:56 2019 +0530 
-------------------------------------------------------------------------------- 
Add support for customer DLL tuning for SD and eMMC

This new BIOS feature allows customer to provide
the BIOS with DLL values for SD and eMMC tuned specifically
for their platform. To support this RC exposes a set of new policies

typedef struct {
  UINT32  TxCmdDelayControl;
  UINT32  TxDataDelayControl1;
  UINT32  TxDataDelayControl2;
  UINT32  RxCmdDataDelayControl1;
  UINT32  RxCmdDataDelayControl2;
  UINT32  RxStrobeDelayControl;
} SCS_SD_DLL;

That allow customer to provide their custom values to be programed instead of
BIOS defaults. Customer is supposed to fill all DLL values with valid values(selective tuning is not supported)
and set the UseTunedDlls flag in SDCARD/EMMC config. This new interface supersedes
old tuning interface for eMMC(HS400 tuning policies) and SD card.

Hsd-es-id: 1807097285
Original commit date: Wed Jul 3 18:41:55 2019 +0200
Change-Id: Iab708714a4343b2349f250a34534340ecd2c0b1b
Original commit hash: b31ceb311a150ac4f4d0e58a89b79f0a5969686a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CometLakeSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h
CometLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CometLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
CometLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitInternal.h
CometLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c
CometLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
CometLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf

================================================================================ 
Commit: d0be3f113d4a0c68f1244755dbbb27f3bd7186c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:43:45 2019 +0530 
-------------------------------------------------------------------------------- 
[CMPV-PO]CML-S+CMP-V : CEC_EN bit (PM_CFG4) is not getting set

Problem is setting at bit0 instead of bit31 at PM_CFG4, due to wrong placement of CECE field at OpRegion

Hsd-es-id: 1409728825
Original commit date: Sat Aug 3 00:18:36 2019 +0530
Change-Id: I57f582eab2b56c14391c1c6f32d4e6ed639662ac
Original commit hash: cfaa6b841986d1ad31705434b10c339d9be1c19a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/CmlvPch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: d963fbaa21dd09d1b44aa4e186f849f291e8142f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:43:42 2019 +0530 
-------------------------------------------------------------------------------- 
[CMPV] disable the clock if RP is disabled- ForceClkDisableWhenRpDisable
Updated changes in silicon pkg.
Hsd-es-id: 1607576661

Original commit date: Tue Aug 6 04:40:00 2019 +0530
Change-Id: Ia6076803cec481f4d96dbbdcc6a6b97815357844
Original commit hash: 85a074ece731cd79737726c6bbeebae3be192577

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/CmlvPch/Include/ConfigBlock/PcieRpConfig.h
CometLakeSiliconPkg/CmlvPch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 36eefa291a3d95b7be2b979d66f66753779122cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:42:49 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 5 23:41:05 2019 +0000
Original commit date: Mon Aug 5 23:41:05 2019 +0000
Original commit hash: f9370f1a54415e4038f7cb1d2e618c04b45b4b86

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eae51191ed6b405889cc1aad368484b21c376bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:42:44 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakeSiliconPkg: [1409753828][CML1][P0][MRC] DataControl4 MRC data structure is not be properly updated causing programmed values to be overwritten.

MRC training failures seen during Turn Around Trip training have been root caused to unexpected values within new DataControl4 register and fields.

Solution:
During MC Configuration, the initial values for DataControl4 should be saved in Internal data structure.
Rx/Tx Rank mux delay calculations should also update the DataControl4 Internal data structure.

Additional Changes:
Disable TAT step by default for CML-P0

Hsd-es-id: 1409753828
Original commit date: Tue Jul 30 21:06:28 2019 -0700
Change-Id: I9c65d55c2d857515df742d7c422470851c1a74f1
Original commit hash: 6c47c38646b931630d24a5fcc354bdad48f193ce

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9f19fc01438adb77fb733c9c2bf1212f4e7f7b6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:41:49 2019 +0530 
-------------------------------------------------------------------------------- 
Use Sndw beep as status code handler.

Topis of the patch seeries:
Provide PC Beep support for SoundWire Interface from BIOS

Hsd-es-id: 1607289546
Original commit date: Fri Aug 2 11:35:11 2019 +0200
Change-Id: Id0c6c9d487a0f94417c885ca34cdeaebd36ec07e
Original commit hash: 1d6b36af27b0dd80c1457694b6ea8db63c20313d

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SndwBeepStatusCodeWorker.c
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SndwBeepStatusCodeWorker.c
CometLakePlatSamplePkg/Include/SndwBeep.h
CometLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f6176519786f90741a73a3e6721f8fb273a5d77b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:41:38 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] From TGL, remove BP Core Version references under BIOS information in BIOS page and from FVI entries

Hsd-es-id: 2208018908
Original commit date: Wed Jul 24 18:41:45 2019 +0800
Change-Id: I6bb77589b86cea5573b032fcf5a059063f7cbbbb
Original commit hash: f60adc001363cc78433bb3f811bcb0ba18e52bfa

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
CometLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
CometLakePlatSamplePkg/Setup/CmlvSetup.inf
CometLakePlatSamplePkg/Setup/Setup.c
CometLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: e136f1284a8535b92af308af54cf6ff170c44f2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:41:09 2019 +0530 
-------------------------------------------------------------------------------- 
CML-S+CMP-V : Audio PLL is not getting shutdown in CS

On putting the DUT to CS , Audio PLL is not getting shutdown. On checking Audio 'Hardware Autonomous enable' bit , it is set to 0. On manually setting the bit, Audio PLL is getting shutdown

Hsd-es-id: 1409755633
Original commit date: Fri Aug 2 14:35:20 2019 +0800
Change-Id: I3224693ef1e928b03ffb18dbd87739bc3f9021d6
Original commit hash: d4aaf62b2cf406b7e27f04ce0680ae25ace04885

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/CmlvPch/Library/Private/PeiPchInitLib/PchHda.c
CometLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 82eb96c9b189e0fb1c4861fbb62ba0afa7fc724b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:40:27 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Aug 3 11:35:35 2019 -0700
Original commit date: Sat Aug 3 11:35:35 2019 -0700
Original commit hash: 44c6bf5d4f5a5859b245cd5451e5f48019c29a79

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: c8e69a518cb37ac3a64b048964d83ad838ae5f73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:40:12 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Aug 3 01:14:03 2019 -0700
Original commit date: Sat Aug 3 01:14:03 2019 -0700
Original commit hash: e8c9e71126532fcdbc8e402a60478620917832f9

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 52eb1e5b8e905cabf5ff39ebb231e1cb18c7b778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:40:05 2019 +0530 
-------------------------------------------------------------------------------- 
SUT is hanging at postcode "10A7" with Debug BIOS

Resolution: Add gEfiTcgProtocolGuid and gEfiTcg2ProtocolGuid dependency to prevent send TPM log fail.
Impacted: All CML platforms.

Original commit date: Thu Aug 1 20:26:01 2019 +0800
Change-Id: Ia12dffcebd9a9aaeea650fd8911ad9567e25323e
Original commit hash: 598ad31ad9b36f5504ea4c3c5190b87a86768b0b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf

================================================================================ 
Commit: c722e3bac63d2d83c9165799fadf6b1d90d54523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 21 08:38:41 2019 +0530 
-------------------------------------------------------------------------------- 
Title:[CML]-DGR: Support DGR/NR 1.1 and IRBR/NR 1.0 features in same BIOS

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/2207462027

Description: Support DGR/NR 1.1 and IRBR/NR 1.0 features in same BIOS with
             option to enforce feature to IRBR/NR1.0 even if booted in CML SOC.

Original commit date: Mon Jul 29 23:54:14 2019 +0530
Change-Id: Icc151acad5c439cc8e38621c8dd4568a1f82faad
Original commit hash: 8424157e20054c88a52ab9f03d0c0f2c7fd7e036

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
CometLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
CometLakePlatSamplePkg/Include/OemSetup.h
CometLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
CometLakePlatSamplePkg/Setup/CpuSetup.hfr
CometLakePlatSamplePkg/Setup/CpuSetup.uni
CometLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
