# do final_project.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module final_project
# 
# Top level modules:
# 	final_project
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module final_project_vlg_sample_tst
# -- Compiling module final_project_vlg_check_tst
# -- Compiling module final_project_vlg_vec_tst
# 
# Top level modules:
# 	final_project_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.final_project_vlg_vec_tst 
# Loading work.final_project_vlg_vec_tst
# Loading work.final_project
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading work.final_project_vlg_sample_tst
# Loading work.final_project_vlg_check_tst
# ** Warning: (vsim-3017) final_project.vt(665): [TFMPC] - Too few port connections. Expected 11, found 7.
# 
#         Region: /final_project_vlg_vec_tst/i1
# ** Warning: (vsim-3722) final_project.vt(665): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) final_project.vt(665): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) final_project.vt(665): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) final_project.vt(665): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : final_project.vt(637)
#    Time: 1 us  Iteration: 0  Instance: /final_project_vlg_vec_tst/tb_out
