{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629089900037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629089900037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 15 22:58:19 2021 " "Processing started: Sun Aug 15 22:58:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629089900037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629089900037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-3 -c experimento-3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-3 -c experimento-3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629089900037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629089900436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629089900436 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flip_flop.sv(7) " "Verilog HDL information at flip_flop.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "flip_flop.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/flip_flop.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1629089909682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629089909682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629089909682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629089909682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629089909682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629089909682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629089909682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629089909691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629089909691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xmodule " "Found entity 1: xmodule" {  } { { "xmodule.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/xmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629089909691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629089909691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xmodule_tb " "Found entity 1: xmodule_tb" {  } { { "xmodule_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/xmodule_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629089909691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629089909691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xmodule " "Elaborating entity \"xmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1629089909711 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 xmodule.sv(17) " "Verilog HDL assignment warning at xmodule.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "xmodule.sv" "" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/xmodule.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629089909711 "|xmodule"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/output_files/experimento-3.map.smsg " "Generated suppressed messages file C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/output_files/experimento-3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1629089909781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629089909801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 15 22:58:29 2021 " "Processing ended: Sun Aug 15 22:58:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629089909801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629089909801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629089909801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629089909801 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629089910421 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629089910980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629089910980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 15 22:58:30 2021 " "Processing started: Sun Aug 15 22:58:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629089910980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1629089910980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim experimento-3 experimento-3 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim experimento-3 experimento-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1629089910980 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim experimento-3 experimento-3 " "Quartus(args): --rtl_sim experimento-3 experimento-3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1629089910980 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1629089911150 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1629089911251 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1629089911251 ""}
{ "Warning" "0" "" "Warning: File experimento-3_run_msim_rtl_verilog.do already exists - backing up current file as experimento-3_run_msim_rtl_verilog.do.bak8" {  } {  } 0 0 "Warning: File experimento-3_run_msim_rtl_verilog.do already exists - backing up current file as experimento-3_run_msim_rtl_verilog.do.bak8" 0 0 "Shell" 0 0 1629089911350 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/simulation/modelsim/experimento-3_run_msim_rtl_verilog.do" {  } { { "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/simulation/modelsim/experimento-3_run_msim_rtl_verilog.do" "0" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/simulation/modelsim/experimento-3_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/simulation/modelsim/experimento-3_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1629089911360 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1629089911360 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1629089911370 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1629089911370 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/experimento-3_nativelink_simulation.rpt" {  } { { "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/experimento-3_nativelink_simulation.rpt" "0" { Text "C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/experimento-3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/ranmsy/Desktop/laboratorio-2-codigos/experimento-3/experimento-3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1629089911370 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1629089911370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629089911370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 15 22:58:31 2021 " "Processing ended: Sun Aug 15 22:58:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629089911370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629089911370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629089911370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1629089911370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1629089950304 ""}
