<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="inst_mem_rom_IP_synth_1" LaunchPart="xc7a35tlcpg236-2L" LaunchTime="1597161431">
  <File Type="PA-TCL" Name="inst_mem_rom_IP.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="inst_mem_rom_IP_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="inst_mem_rom_IP_reports.tcl"/>
  <File Type="RDS-RDS" Name="inst_mem_rom_IP.vds"/>
  <File Type="RDS-UTIL" Name="inst_mem_rom_IP_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="inst_mem_rom_IP_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="inst_mem_rom_IP.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="inst_mem_rom_IP_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="inst_mem_rom_IP_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/inst_mem_rom_IP">
    <File Path="$PPRDIR/../5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/inst_mem_rom_IP.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="inst_mem_rom_IP"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/inst_mem_rom_IP">
    <File Path="$PPRDIR/../5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/inst_mem_rom_IP.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="inst_mem_rom_IP"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
