 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : UART_TOP
Version: K-2015.06
Date   : Fri Aug  2 02:34:42 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: P_DATA[0] (input port clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[0] (in)                                          0.19    2604.36 f
  serial/P_DATA[0] (serializer_test_1)                    0.00    2604.36 f
  serial/U7/Y (MX4XLM)                                    0.78    2605.14 f
  serial/U16/Y (MX2X2M)                                   0.43    2605.56 f
  serial/U15/Y (NOR2BX2M)                                 0.27    2605.84 f
  serial/ser_data (serializer_test_1)                     0.00    2605.84 f
  MUX/ser_data (MUX)                                      0.00    2605.84 f
  MUX/U3/Y (AOI211X4M)                                    0.61    2606.45 r
  MUX/U4/Y (INVX8M)                                       0.56    2607.01 f
  MUX/Tx_OUT (MUX)                                        0.00    2607.01 f
  Tx_OUT (out)                                            0.00    2607.01 f
  data arrival time                                               2607.01

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                              -2607.01
  --------------------------------------------------------------------------
  slack (MET)                                                     5211.13


  Startpoint: party_en (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  party_en (in)                                           0.17    2604.34 r
  FSM/party_en (FSM_test_1)                               0.00    2604.34 r
  FSM/U19/Y (NAND3BX2M)                                   0.33    2604.66 r
  FSM/U18/Y (AOI2B1X1M)                                   0.40    2605.06 f
  FSM/current_state_reg[2]/D (SDFFRQX4M)                  0.00    2605.06 f
  data arrival time                                               2605.06

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.06
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.29


  Startpoint: data_valid (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  data_valid (in)                                         0.20    2604.36 f
  FSM/data_valid (FSM_test_1)                             0.00    2604.36 f
  FSM/U7/Y (OAI21X2M)                                     0.53    2604.89 r
  FSM/U11/Y (AOI21X1M)                                    0.39    2605.27 f
  FSM/current_state_reg[0]/D (SDFFRX2M)                   0.00    2605.27 f
  data arrival time                                               2605.27

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[0]/CK (SDFFRX2M)                  0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                              -2605.27
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.50


  Startpoint: serial/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[1]/CK (SDFFRX4M)      0.00       0.00 r
  serial/counter_reg[1]/QN (SDFFRX4M)      0.47       0.47 r
  serial/counter_reg[2]/SI (SDFFRX1M)      0.00       0.47 r
  data arrival time                                   0.47

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[2]/CK (SDFFRX1M)      0.00       0.05 r
  library hold time                       -0.24      -0.19
  data required time                                 -0.19
  -----------------------------------------------------------
  data required time                                 -0.19
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: serial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[0]/CK (SDFFRX4M)      0.00       0.00 r
  serial/counter_reg[0]/QN (SDFFRX4M)      0.57       0.57 r
  serial/counter_reg[1]/SI (SDFFRX4M)      0.00       0.57 r
  data arrival time                                   0.57

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[1]/CK (SDFFRX4M)      0.00       0.05 r
  library hold time                       -0.19      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.00 r
  FSM/current_state_reg[1]/Q (SDFFRX4M)                   0.63       0.63 r
  FSM/current_state_reg[2]/SI (SDFFRQX4M)                 0.00       0.63 r
  data arrival time                                                  0.63

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.05 r
  library hold time                                      -0.22      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: serial/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[1]/CK (SDFFRX4M)      0.00       0.00 r
  serial/counter_reg[1]/QN (SDFFRX4M)      0.47       0.47 r
  serial/U4/Y (OAI32X2M)                   0.22       0.69 f
  serial/counter_reg[1]/D (SDFFRX4M)       0.00       0.69 f
  data arrival time                                   0.69

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[1]/CK (SDFFRX4M)      0.00       0.05 r
  library hold time                       -0.16      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (SDFFRX2M)                  0.00       0.00 r
  FSM/current_state_reg[0]/QN (SDFFRX2M)                  0.65       0.65 f
  FSM/current_state_reg[1]/SI (SDFFRX4M)                  0.00       0.65 f
  data arrival time                                                  0.65

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.05 r
  library hold time                                      -0.37      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.84       0.84 f
  FSM/test_so (FSM_test_1)                                0.00       0.84 f
  serial/test_si (serializer_test_1)                      0.00       0.84 f
  serial/counter_reg[0]/SI (SDFFRX4M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  serial/counter_reg[0]/CK (SDFFRX4M)                     0.00       0.05 r
  library hold time                                      -0.36      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: serial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[0]/CK (SDFFRX4M)      0.00       0.00 r
  serial/counter_reg[0]/Q (SDFFRX4M)       0.79       0.79 f
  serial/U18/Y (XNOR2X2M)                  0.39       1.18 f
  serial/counter_reg[0]/D (SDFFRX4M)       0.00       1.18 f
  data arrival time                                   1.18

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[0]/CK (SDFFRX4M)      0.00       0.05 r
  library hold time                       -0.17      -0.12
  data required time                                 -0.12
  -----------------------------------------------------------
  data required time                                 -0.12
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         1.30


  Startpoint: serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[2]/CK (SDFFRX1M)      0.00       0.00 r
  serial/counter_reg[2]/QN (SDFFRX1M)      0.79       0.79 r
  serial/U19/Y (OAI21X2M)                  0.36       1.15 f
  serial/counter_reg[2]/D (SDFFRX1M)       0.00       1.15 f
  data arrival time                                   1.15

  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.05       0.05
  serial/counter_reg[2]/CK (SDFFRX1M)      0.00       0.05 r
  library hold time                       -0.25      -0.20
  data required time                                 -0.20
  -----------------------------------------------------------
  data required time                                 -0.20
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.00 r
  FSM/current_state_reg[1]/QN (SDFFRX4M)                  0.58       0.58 f
  FSM/U7/Y (OAI21X2M)                                     0.33       0.90 r
  FSM/U11/Y (AOI21X1M)                                    0.39       1.29 f
  FSM/current_state_reg[0]/D (SDFFRX2M)                   0.00       1.29 f
  data arrival time                                                  1.29

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[0]/CK (SDFFRX2M)                  0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.00 r
  FSM/current_state_reg[1]/Q (SDFFRX4M)                   0.64       0.64 f
  FSM/U19/Y (NAND3BX2M)                                   0.29       0.92 r
  FSM/U18/Y (AOI2B1X1M)                                   0.40       1.32 f
  FSM/current_state_reg[2]/D (SDFFRQX4M)                  0.00       1.32 f
  data arrival time                                                  1.32

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.05 r
  library hold time                                      -0.28      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.99       0.99 r
  FSM/U20/Y (OAI21BX1M)                                   0.52       1.51 f
  FSM/current_state_reg[1]/D (SDFFRX4M)                   0.00       1.51 f
  data arrival time                                                  1.51

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.05 r
  library hold time                                      -0.19      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.00 r
  FSM/current_state_reg[1]/QN (SDFFRX4M)                  0.78       0.78 r
  FSM/U9/Y (NOR2X4M)                                      0.36       1.14 f
  FSM/mux_sel[1] (FSM_test_1)                             0.00       1.14 f
  MUX/mux_sel[1] (MUX)                                    0.00       1.14 f
  MUX/U3/Y (AOI211X4M)                                    0.51       1.65 r
  MUX/U4/Y (INVX8M)                                       0.56       2.21 f
  MUX/Tx_OUT (MUX)                                        0.00       2.21 f
  Tx_OUT (out)                                            0.00       2.21 f
  data arrival time                                                  2.21

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                     2606.33


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.00 r
  FSM/current_state_reg[1]/QN (SDFFRX4M)                  0.78       0.78 r
  FSM/U6/Y (AO22X1M)                                      0.87       1.65 r
  FSM/U16/Y (INVX8M)                                      0.67       2.32 f
  FSM/busy (FSM_test_1)                                   0.00       2.32 f
  busy (out)                                              0.00       2.32 f
  data arrival time                                                  2.32

  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                     2606.44


1
