{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655296923764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655296923764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 14:41:47 2022 " "Processing started: Wed Jun 15 14:41:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655296923764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296923764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296923764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655296924608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655296924608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/wallace_speed_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/wallace_speed_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wallace_speed_V2-behavior " "Found design unit 1: Wallace_speed_V2-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933932 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wallace_speed_V2 " "Found entity 1: Wallace_speed_V2" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/transformation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/transformation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transformation-behavior " "Found design unit 1: transformation-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/transformation.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/transformation.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933932 ""} { "Info" "ISGN_ENTITY_NAME" "1 transformation " "Found entity 1: transformation" {  } { { "../Wallace/VHDL_ExecTime_V2/transformation.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/transformation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2-SYN " "Found design unit 1: ram_2-SYN" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933948 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2 " "Found entity 1: RAM_2" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/ram_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_1-SYN " "Found design unit 1: ram_1-SYN" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933948 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_52-Behavioral " "Found design unit 1: LFSR_52-Behavioral" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933948 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_52 " "Found entity 1: LFSR_52" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_52.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/lfsr_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_3-Behavioral " "Found design unit 1: LFSR_3-Behavioral" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933963 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_3 " "Found entity 1: LFSR_3" {  } { { "../Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/LFSR_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-behavior " "Found design unit 1: control_path-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933963 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/chi_corr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/chi_corr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chi_corr-behavior " "Found design unit 1: chi_corr-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933963 ""} { "Info" "ISGN_ENTITY_NAME" "1 chi_corr " "Found entity 1: chi_corr" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/addr_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/morten/documents/github/p8_code/wallace/vhdl_exectime_v2/addr_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_gen-behavior " "Found design unit 1: addr_gen-behavior" {  } { { "../Wallace/VHDL_ExecTime_V2/addr_gen.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/addr_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933979 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "../Wallace/VHDL_ExecTime_V2/addr_gen.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/addr_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933985 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_32bits-behavior " "Found design unit 1: counter_32bits-behavior" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933985 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_32bits " "Found entity 1: counter_32bits" {  } { { "counter_32bits.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counter_32bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram_vhdl-behavior " "Found design unit 1: histogram_vhdl-behavior" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933985 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram_vhdl " "Found entity 1: histogram_vhdl" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296933985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296933985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_mux-SYN " "Found design unit 1: out_mux-SYN" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296934017 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296934017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296934017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counters-behavior " "Found design unit 1: counters-behavior" {  } { { "counters.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296934017 ""} { "Info" "ISGN_ENTITY_NAME" "1 counters " "Found entity 1: counters" {  } { { "counters.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296934017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296934017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "histogram_vhdl " "Elaborating entity \"histogram_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655296934549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_ignore histogram_vhdl.vhd(51) " "Verilog HDL or VHDL warning at histogram_vhdl.vhd(51): object \"count_ignore\" assigned a value but never read" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655296934550 "|histogram_vhdl"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_sig histogram_vhdl.vhd(54) " "VHDL Signal Declaration warning at histogram_vhdl.vhd(54): used explicit default value for signal \"start_sig\" because signal was never assigned a value" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset_sig histogram_vhdl.vhd(55) " "VHDL Signal Declaration warning at histogram_vhdl.vhd(55): used explicit default value for signal \"reset_sig\" because signal was never assigned a value" {  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi spi:interface " "Elaborating entity \"spi\" for hierarchy \"spi:interface\"" {  } { { "histogram_vhdl.vhd" "interface" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go SPI.vhd(26) " "VHDL Process Statement warning at SPI.vhd(26): signal \"go\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|spi:interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "go SPI.vhd(30) " "VHDL Process Statement warning at SPI.vhd(30): signal \"go\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|spi:interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt SPI.vhd(33) " "VHDL Process Statement warning at SPI.vhd(33): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/SPI.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|spi:interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wallace_speed_V2 Wallace_speed_V2:algo " "Elaborating entity \"Wallace_speed_V2\" for hierarchy \"Wallace_speed_V2:algo\"" {  } { { "histogram_vhdl.vhd" "algo" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MUX_5 Wallace_speed_V2.vhd(104) " "Verilog HDL or VHDL warning at Wallace_speed_V2.vhd(104): object \"MUX_5\" assigned a value but never read" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|Wallace_speed_V2:algo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path Wallace_speed_V2:algo\|control_path:cp " "Elaborating entity \"control_path\" for hierarchy \"Wallace_speed_V2:algo\|control_path:cp\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "cp" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_bit_count control_path.vhd(55) " "VHDL Process Statement warning at control_path.vhd(55): signal \"one_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "one_bit_count control_path.vhd(52) " "VHDL Process Statement warning at control_path.vhd(52): inferring latch(es) for signal or variable \"one_bit_count\", which holds its previous value in one or more paths through the process" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_bit_count control_path.vhd(85) " "VHDL Process Statement warning at control_path.vhd(85): signal \"one_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "one_bit_count control_path.vhd(86) " "VHDL Process Statement warning at control_path.vhd(86): signal \"one_bit_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one_bit_count control_path.vhd(52) " "Inferred latch for \"one_bit_count\" at control_path.vhd(52)" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296934551 "|histogram_vhdl|Wallace_speed_V2:algo|control_path:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_3 Wallace_speed_V2:algo\|control_path:cp\|LFSR_3:LFSR " "Elaborating entity \"LFSR_3\" for hierarchy \"Wallace_speed_V2:algo\|control_path:cp\|LFSR_3:LFSR\"" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "LFSR" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_52 Wallace_speed_V2:algo\|LFSR_52:LFSR " "Elaborating entity \"LFSR_52\" for hierarchy \"Wallace_speed_V2:algo\|LFSR_52:LFSR\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "LFSR" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1 Wallace_speed_V2:algo\|RAM_1:RAM_1_1 " "Elaborating entity \"RAM_1\" for hierarchy \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "RAM_1_1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "altsyncram_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pool_1.mif " "Parameter \"init_file\" = \"pool_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934687 ""}  } { { "../Wallace/VHDL_ExecTime_V2/RAM_1.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_1.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655296934687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tat3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tat3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tat3 " "Found entity 1: altsyncram_tat3" {  } { { "db/altsyncram_tat3.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/altsyncram_tat3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296934750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296934750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tat3 Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\|altsyncram_tat3:auto_generated " "Elaborating entity \"altsyncram_tat3\" for hierarchy \"Wallace_speed_V2:algo\|RAM_1:RAM_1_1\|altsyncram:altsyncram_component\|altsyncram_tat3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2 Wallace_speed_V2:algo\|RAM_2:RAM_1_2 " "Elaborating entity \"RAM_2\" for hierarchy \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "RAM_1_2" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "altsyncram_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\"" {  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pool_2.mif " "Parameter \"init_file\" = \"pool_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296934888 ""}  } { { "../Wallace/VHDL_ExecTime_V2/RAM_2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/RAM_2.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655296934888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uat3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uat3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uat3 " "Found entity 1: altsyncram_uat3" {  } { { "db/altsyncram_uat3.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/altsyncram_uat3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296934950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296934950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uat3 Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated " "Elaborating entity \"altsyncram_uat3\" for hierarchy \"Wallace_speed_V2:algo\|RAM_2:RAM_1_2\|altsyncram:altsyncram_component\|altsyncram_uat3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296934950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen Wallace_speed_V2:algo\|addr_gen:ADDR_GEN_1 " "Elaborating entity \"addr_gen\" for hierarchy \"Wallace_speed_V2:algo\|addr_gen:ADDR_GEN_1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "ADDR_GEN_1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformation Wallace_speed_V2:algo\|transformation:tstage " "Elaborating entity \"transformation\" for hierarchy \"Wallace_speed_V2:algo\|transformation:tstage\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "tstage" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935104 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tctrl transformation.vhd(61) " "VHDL Process Statement warning at transformation.vhd(61): signal \"Tctrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Wallace/VHDL_ExecTime_V2/transformation.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/transformation.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655296935104 "|histogram_vhdl|Wallace_speed_V2:algo|transformation:tstage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chi_corr Wallace_speed_V2:algo\|chi_corr:chistage " "Elaborating entity \"chi_corr\" for hierarchy \"Wallace_speed_V2:algo\|chi_corr:chistage\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "chistage" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counters counters:counters_1 " "Elaborating entity \"counters\" for hierarchy \"counters:counters_1\"" {  } { { "histogram_vhdl.vhd" "counters_1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux counters:counters_1\|out_mux:mux1 " "Elaborating entity \"out_mux\" for hierarchy \"counters:counters_1\|out_mux:mux1\"" {  } { { "counters.vhd" "mux1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "LPM_MUX_component" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\"" {  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296935206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296935206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296935206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296935206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296935206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296935206 ""}  } { { "out_mux.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/out_mux.vhd" 4541 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655296935206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lce " "Found entity 1: mux_lce" {  } { { "db/mux_lce.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/mux_lce.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296935420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296935420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lce counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated " "Elaborating entity \"mux_lce\" for hierarchy \"counters:counters_1\|out_mux:mux1\|LPM_MUX:LPM_MUX_component\|mux_lce:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:0:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:0:Cx\"" {  } { { "counters.vhd" "\\gen_counter:0:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:1:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:1:Cx\"" {  } { { "counters.vhd" "\\gen_counter:1:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:2:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:2:Cx\"" {  } { { "counters.vhd" "\\gen_counter:2:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:3:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:3:Cx\"" {  } { { "counters.vhd" "\\gen_counter:3:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:4:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:4:Cx\"" {  } { { "counters.vhd" "\\gen_counter:4:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:5:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:5:Cx\"" {  } { { "counters.vhd" "\\gen_counter:5:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:6:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:6:Cx\"" {  } { { "counters.vhd" "\\gen_counter:6:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:7:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:7:Cx\"" {  } { { "counters.vhd" "\\gen_counter:7:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:8:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:8:Cx\"" {  } { { "counters.vhd" "\\gen_counter:8:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:9:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:9:Cx\"" {  } { { "counters.vhd" "\\gen_counter:9:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:10:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:10:Cx\"" {  } { { "counters.vhd" "\\gen_counter:10:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:11:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:11:Cx\"" {  } { { "counters.vhd" "\\gen_counter:11:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:12:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:12:Cx\"" {  } { { "counters.vhd" "\\gen_counter:12:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:13:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:13:Cx\"" {  } { { "counters.vhd" "\\gen_counter:13:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:14:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:14:Cx\"" {  } { { "counters.vhd" "\\gen_counter:14:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:15:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:15:Cx\"" {  } { { "counters.vhd" "\\gen_counter:15:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:16:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:16:Cx\"" {  } { { "counters.vhd" "\\gen_counter:16:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:17:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:17:Cx\"" {  } { { "counters.vhd" "\\gen_counter:17:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:18:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:18:Cx\"" {  } { { "counters.vhd" "\\gen_counter:18:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:19:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:19:Cx\"" {  } { { "counters.vhd" "\\gen_counter:19:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:20:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:20:Cx\"" {  } { { "counters.vhd" "\\gen_counter:20:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:21:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:21:Cx\"" {  } { { "counters.vhd" "\\gen_counter:21:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:22:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:22:Cx\"" {  } { { "counters.vhd" "\\gen_counter:22:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:23:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:23:Cx\"" {  } { { "counters.vhd" "\\gen_counter:23:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:24:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:24:Cx\"" {  } { { "counters.vhd" "\\gen_counter:24:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:25:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:25:Cx\"" {  } { { "counters.vhd" "\\gen_counter:25:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:26:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:26:Cx\"" {  } { { "counters.vhd" "\\gen_counter:26:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:27:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:27:Cx\"" {  } { { "counters.vhd" "\\gen_counter:27:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:28:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:28:Cx\"" {  } { { "counters.vhd" "\\gen_counter:28:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:29:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:29:Cx\"" {  } { { "counters.vhd" "\\gen_counter:29:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:30:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:30:Cx\"" {  } { { "counters.vhd" "\\gen_counter:30:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:31:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:31:Cx\"" {  } { { "counters.vhd" "\\gen_counter:31:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:32:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:32:Cx\"" {  } { { "counters.vhd" "\\gen_counter:32:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:33:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:33:Cx\"" {  } { { "counters.vhd" "\\gen_counter:33:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:34:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:34:Cx\"" {  } { { "counters.vhd" "\\gen_counter:34:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:35:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:35:Cx\"" {  } { { "counters.vhd" "\\gen_counter:35:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:36:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:36:Cx\"" {  } { { "counters.vhd" "\\gen_counter:36:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:37:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:37:Cx\"" {  } { { "counters.vhd" "\\gen_counter:37:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:38:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:38:Cx\"" {  } { { "counters.vhd" "\\gen_counter:38:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:39:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:39:Cx\"" {  } { { "counters.vhd" "\\gen_counter:39:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:40:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:40:Cx\"" {  } { { "counters.vhd" "\\gen_counter:40:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:41:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:41:Cx\"" {  } { { "counters.vhd" "\\gen_counter:41:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:42:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:42:Cx\"" {  } { { "counters.vhd" "\\gen_counter:42:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:43:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:43:Cx\"" {  } { { "counters.vhd" "\\gen_counter:43:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:44:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:44:Cx\"" {  } { { "counters.vhd" "\\gen_counter:44:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:45:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:45:Cx\"" {  } { { "counters.vhd" "\\gen_counter:45:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296935993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:46:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:46:Cx\"" {  } { { "counters.vhd" "\\gen_counter:46:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:47:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:47:Cx\"" {  } { { "counters.vhd" "\\gen_counter:47:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:48:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:48:Cx\"" {  } { { "counters.vhd" "\\gen_counter:48:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:49:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:49:Cx\"" {  } { { "counters.vhd" "\\gen_counter:49:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:50:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:50:Cx\"" {  } { { "counters.vhd" "\\gen_counter:50:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:51:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:51:Cx\"" {  } { { "counters.vhd" "\\gen_counter:51:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:52:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:52:Cx\"" {  } { { "counters.vhd" "\\gen_counter:52:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:53:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:53:Cx\"" {  } { { "counters.vhd" "\\gen_counter:53:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:54:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:54:Cx\"" {  } { { "counters.vhd" "\\gen_counter:54:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:55:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:55:Cx\"" {  } { { "counters.vhd" "\\gen_counter:55:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:56:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:56:Cx\"" {  } { { "counters.vhd" "\\gen_counter:56:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:57:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:57:Cx\"" {  } { { "counters.vhd" "\\gen_counter:57:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:58:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:58:Cx\"" {  } { { "counters.vhd" "\\gen_counter:58:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:59:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:59:Cx\"" {  } { { "counters.vhd" "\\gen_counter:59:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:60:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:60:Cx\"" {  } { { "counters.vhd" "\\gen_counter:60:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:61:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:61:Cx\"" {  } { { "counters.vhd" "\\gen_counter:61:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:62:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:62:Cx\"" {  } { { "counters.vhd" "\\gen_counter:62:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:63:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:63:Cx\"" {  } { { "counters.vhd" "\\gen_counter:63:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:64:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:64:Cx\"" {  } { { "counters.vhd" "\\gen_counter:64:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:65:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:65:Cx\"" {  } { { "counters.vhd" "\\gen_counter:65:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:66:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:66:Cx\"" {  } { { "counters.vhd" "\\gen_counter:66:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:67:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:67:Cx\"" {  } { { "counters.vhd" "\\gen_counter:67:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:68:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:68:Cx\"" {  } { { "counters.vhd" "\\gen_counter:68:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:69:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:69:Cx\"" {  } { { "counters.vhd" "\\gen_counter:69:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:70:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:70:Cx\"" {  } { { "counters.vhd" "\\gen_counter:70:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:71:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:71:Cx\"" {  } { { "counters.vhd" "\\gen_counter:71:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:72:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:72:Cx\"" {  } { { "counters.vhd" "\\gen_counter:72:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:73:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:73:Cx\"" {  } { { "counters.vhd" "\\gen_counter:73:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:74:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:74:Cx\"" {  } { { "counters.vhd" "\\gen_counter:74:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:75:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:75:Cx\"" {  } { { "counters.vhd" "\\gen_counter:75:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:76:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:76:Cx\"" {  } { { "counters.vhd" "\\gen_counter:76:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:77:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:77:Cx\"" {  } { { "counters.vhd" "\\gen_counter:77:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:78:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:78:Cx\"" {  } { { "counters.vhd" "\\gen_counter:78:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:79:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:79:Cx\"" {  } { { "counters.vhd" "\\gen_counter:79:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:80:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:80:Cx\"" {  } { { "counters.vhd" "\\gen_counter:80:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:81:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:81:Cx\"" {  } { { "counters.vhd" "\\gen_counter:81:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:82:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:82:Cx\"" {  } { { "counters.vhd" "\\gen_counter:82:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:83:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:83:Cx\"" {  } { { "counters.vhd" "\\gen_counter:83:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:84:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:84:Cx\"" {  } { { "counters.vhd" "\\gen_counter:84:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:85:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:85:Cx\"" {  } { { "counters.vhd" "\\gen_counter:85:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:86:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:86:Cx\"" {  } { { "counters.vhd" "\\gen_counter:86:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:87:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:87:Cx\"" {  } { { "counters.vhd" "\\gen_counter:87:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:88:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:88:Cx\"" {  } { { "counters.vhd" "\\gen_counter:88:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:89:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:89:Cx\"" {  } { { "counters.vhd" "\\gen_counter:89:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:90:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:90:Cx\"" {  } { { "counters.vhd" "\\gen_counter:90:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:91:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:91:Cx\"" {  } { { "counters.vhd" "\\gen_counter:91:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:92:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:92:Cx\"" {  } { { "counters.vhd" "\\gen_counter:92:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:93:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:93:Cx\"" {  } { { "counters.vhd" "\\gen_counter:93:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:94:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:94:Cx\"" {  } { { "counters.vhd" "\\gen_counter:94:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:95:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:95:Cx\"" {  } { { "counters.vhd" "\\gen_counter:95:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:96:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:96:Cx\"" {  } { { "counters.vhd" "\\gen_counter:96:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:97:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:97:Cx\"" {  } { { "counters.vhd" "\\gen_counter:97:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:98:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:98:Cx\"" {  } { { "counters.vhd" "\\gen_counter:98:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:99:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:99:Cx\"" {  } { { "counters.vhd" "\\gen_counter:99:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:100:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:100:Cx\"" {  } { { "counters.vhd" "\\gen_counter:100:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:101:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:101:Cx\"" {  } { { "counters.vhd" "\\gen_counter:101:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:102:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:102:Cx\"" {  } { { "counters.vhd" "\\gen_counter:102:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:103:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:103:Cx\"" {  } { { "counters.vhd" "\\gen_counter:103:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:104:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:104:Cx\"" {  } { { "counters.vhd" "\\gen_counter:104:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:105:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:105:Cx\"" {  } { { "counters.vhd" "\\gen_counter:105:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:106:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:106:Cx\"" {  } { { "counters.vhd" "\\gen_counter:106:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:107:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:107:Cx\"" {  } { { "counters.vhd" "\\gen_counter:107:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:108:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:108:Cx\"" {  } { { "counters.vhd" "\\gen_counter:108:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:109:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:109:Cx\"" {  } { { "counters.vhd" "\\gen_counter:109:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:110:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:110:Cx\"" {  } { { "counters.vhd" "\\gen_counter:110:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:111:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:111:Cx\"" {  } { { "counters.vhd" "\\gen_counter:111:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:112:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:112:Cx\"" {  } { { "counters.vhd" "\\gen_counter:112:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:113:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:113:Cx\"" {  } { { "counters.vhd" "\\gen_counter:113:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:114:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:114:Cx\"" {  } { { "counters.vhd" "\\gen_counter:114:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:115:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:115:Cx\"" {  } { { "counters.vhd" "\\gen_counter:115:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:116:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:116:Cx\"" {  } { { "counters.vhd" "\\gen_counter:116:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:117:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:117:Cx\"" {  } { { "counters.vhd" "\\gen_counter:117:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:118:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:118:Cx\"" {  } { { "counters.vhd" "\\gen_counter:118:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:119:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:119:Cx\"" {  } { { "counters.vhd" "\\gen_counter:119:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:120:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:120:Cx\"" {  } { { "counters.vhd" "\\gen_counter:120:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:121:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:121:Cx\"" {  } { { "counters.vhd" "\\gen_counter:121:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:122:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:122:Cx\"" {  } { { "counters.vhd" "\\gen_counter:122:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:123:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:123:Cx\"" {  } { { "counters.vhd" "\\gen_counter:123:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:124:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:124:Cx\"" {  } { { "counters.vhd" "\\gen_counter:124:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:125:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:125:Cx\"" {  } { { "counters.vhd" "\\gen_counter:125:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:126:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:126:Cx\"" {  } { { "counters.vhd" "\\gen_counter:126:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_32bits counters:counters_1\|counter_32bits:\\gen_counter:127:Cx " "Elaborating entity \"counter_32bits\" for hierarchy \"counters:counters_1\|counter_32bits:\\gen_counter:127:Cx\"" {  } { { "counters.vhd" "\\gen_counter:127:Cx" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/counters.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296936895 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Wallace_speed_V2:algo\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Wallace_speed_V2:algo\|Mult1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "Mult1" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655296949918 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Wallace_speed_V2:algo\|chi_corr:chistage\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Wallace_speed_V2:algo\|chi_corr:chistage\|Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "Mult0" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655296949918 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Wallace_speed_V2:algo\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Wallace_speed_V2:algo\|Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "Mult0" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655296949918 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655296949918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|lpm_mult:Mult1\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|lpm_mult:Mult1 " "Instantiated megafunction \"Wallace_speed_V2:algo\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950002 ""}  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655296950002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296950071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296950071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Instantiated megafunction \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950087 ""}  } { { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655296950087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950272 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296950435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296950435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sgh " "Found entity 1: add_sub_sgh" {  } { { "db/add_sub_sgh.tdf" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/db/add_sub_sgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655296950573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296950573 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|altshift:external_latency_ffs Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Wallace_speed_V2:algo\|chi_corr:chistage\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../Wallace/VHDL_ExecTime_V2/chi_corr.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/chi_corr.vhd" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wallace_speed_V2:algo\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Wallace_speed_V2:algo\|lpm_mult:Mult0\"" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 182 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296950636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wallace_speed_V2:algo\|lpm_mult:Mult0 " "Instantiated megafunction \"Wallace_speed_V2:algo\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655296950636 ""}  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 182 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655296950636 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655296955444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655296968453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655296968453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8367 " "Implemented 8367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655296969025 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655296969025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8295 " "Implemented 8295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655296969025 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655296969025 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1655296969025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655296969025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655296969071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 14:42:49 2022 " "Processing ended: Wed Jun 15 14:42:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655296969071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655296969071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655296969071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655296969071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1655296986979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655296986979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 14:42:49 2022 " "Processing started: Wed Jun 15 14:42:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655296986979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1655296986979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1655296986979 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1655296987159 ""}
{ "Info" "0" "" "Project  = histogram_vhdl" {  } {  } 0 0 "Project  = histogram_vhdl" 0 0 "Fitter" 0 0 1655296987159 ""}
{ "Info" "0" "" "Revision = histogram_vhdl" {  } {  } 0 0 "Revision = histogram_vhdl" 0 0 "Fitter" 0 0 1655296987159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1655296987340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1655296987340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "histogram_vhdl EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"histogram_vhdl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1655296987397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655296987463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1655296987463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1655296987824 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1655296987840 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1655296988307 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1655296988307 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 19554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655296988326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 19556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655296988326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 19558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655296988326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 19560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655296988326 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 19562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1655296988326 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1655296988326 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1655296988326 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1655296989506 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "histogram_vhdl.sdc " "Synopsys Design Constraints File file not found: 'histogram_vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1655296991131 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1655296991131 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "algo\|cp\|one_bit_count~0\|combout " "Node \"algo\|cp\|one_bit_count~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655296991182 ""} { "Warning" "WSTA_SCC_NODE" "algo\|cp\|one_bit_count~0\|datab " "Node \"algo\|cp\|one_bit_count~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655296991182 ""}  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1655296991182 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1655296991241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1655296991241 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1655296991243 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_ctrl  " "Automatically promoted node clk_ctrl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[1\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[1\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[2\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[2\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[3\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[3\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[4\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[4\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[5\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[5\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[6\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[6\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[7\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[7\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|control_path:cp\|i_count\[0\] " "Destination node Wallace_speed_V2:algo\|control_path:cp\|i_count\[0\]" {  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wallace_speed_V2:algo\|LFSR_ctrl " "Destination node Wallace_speed_V2:algo\|LFSR_ctrl" {  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1655296991864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1655296991864 ""}  } { { "histogram_vhdl.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/histogram_vhdl.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655296991864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wallace_speed_V2:algo\|LFSR_ctrl  " "Automatically promoted node Wallace_speed_V2:algo\|LFSR_ctrl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1655296991866 ""}  } { { "../Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/Wallace_speed_V2.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 0 { 0 ""} 0 5346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1655296991866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1655296992698 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655296992706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1655296992706 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655296992726 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1655296992743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1655296992759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1655296993148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655296993148 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 Embedded multiplier output " "Packed 7 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1655296993148 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1655296993148 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655296994436 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1655296994457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1655296997059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655296998804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1655296998889 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1655297022787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655297022798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1655297024149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X46_Y12 X57_Y23 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23" {  } { { "loc" "" { Generic "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X46_Y12 to location X57_Y23"} { { 12 { 0 ""} 46 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1655297032739 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1655297032739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1655297052216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1655297052216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655297052216 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.72 " "Total time spent on timing analysis during the Fitter is 8.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1655297052486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655297052533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655297053369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1655297053371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1655297054237 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1655297055636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/output_files/histogram_vhdl.fit.smsg " "Generated suppressed messages file C:/Users/Morten/Documents/GitHub/P8_code/testbench_vhdl/output_files/histogram_vhdl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1655297060993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5882 " "Peak virtual memory: 5882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655297062098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 14:44:22 2022 " "Processing ended: Wed Jun 15 14:44:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655297062098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655297062098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655297062098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1655297062098 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1655297079682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655297079682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 14:44:23 2022 " "Processing started: Wed Jun 15 14:44:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655297079682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1655297079682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1655297079682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1655297080213 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1655297082665 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1655297082767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655297089733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 14:44:49 2022 " "Processing ended: Wed Jun 15 14:44:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655297089733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655297089733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655297089733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1655297089733 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1655297090367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1655297107581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655297107581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 14:44:50 2022 " "Processing started: Wed Jun 15 14:44:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655297107581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1655297107581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta histogram_vhdl -c histogram_vhdl " "Command: quartus_sta histogram_vhdl -c histogram_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1655297107581 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1655297107765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1655297108420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1655297108420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297108483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297108483 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "histogram_vhdl.sdc " "Synopsys Design Constraints File file not found: 'histogram_vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1655297109200 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297109200 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655297109238 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name boris_clk boris_clk " "create_clock -period 1.000 -name boris_clk boris_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1655297109238 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655297109238 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "algo\|cp\|one_bit_count~0\|combout " "Node \"algo\|cp\|one_bit_count~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655297109254 ""} { "Warning" "WSTA_SCC_NODE" "algo\|cp\|one_bit_count~0\|dataa " "Node \"algo\|cp\|one_bit_count~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1655297109254 ""}  } { { "../Wallace/VHDL_ExecTime_V2/control_path.vhd" "" { Text "C:/Users/Morten/Documents/GitHub/P8_code/Wallace/VHDL_ExecTime_V2/control_path.vhd" 21 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1655297109254 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1655297109285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655297109300 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1655297109300 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1655297109300 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655297109755 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655297109755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.656 " "Worst-case setup slack is -10.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.656             -44.632 boris_clk  " "  -10.656             -44.632 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.551          -15200.861 clk  " "   -4.551          -15200.861 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297109755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 clk  " "    0.235               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 boris_clk  " "    0.480               0.000 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297109802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655297109817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655297109824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6135.027 clk  " "   -3.000           -6135.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 boris_clk  " "   -3.000             -20.990 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297109824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297109824 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655297109987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1655297110018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1655297110789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655297111071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655297111219 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655297111219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.770 " "Worst-case setup slack is -9.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.770             -38.972 boris_clk  " "   -9.770             -38.972 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.058          -13596.164 clk  " "   -4.058          -13596.164 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297111219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 clk  " "    0.276               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 boris_clk  " "    0.433               0.000 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297111270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655297111285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655297111285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6133.971 clk  " "   -3.000           -6133.971 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.990 boris_clk  " "   -3.000             -20.990 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297111301 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1655297111486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1655297111687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1655297111733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1655297111733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.846 " "Worst-case setup slack is -4.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.846             -16.087 boris_clk  " "   -4.846             -16.087 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.789           -5663.739 clk  " "   -1.789           -5663.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297111754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 boris_clk  " "    0.219               0.000 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297111803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655297111803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1655297111818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5144.263 clk  " "   -3.000           -5144.263 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -23.169 boris_clk  " "   -3.000             -23.169 boris_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1655297111818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1655297111818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655297112304 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1655297112304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655297112404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 14:45:12 2022 " "Processing ended: Wed Jun 15 14:45:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655297112404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655297112404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655297112404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655297112404 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1655297113107 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655297196685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655297196685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 14:46:20 2022 " "Processing started: Wed Jun 15 14:46:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655297196685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1655297196685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp histogram_vhdl -c histogram_vhdl --netlist_type=sgate " "Command: quartus_npp histogram_vhdl -c histogram_vhdl --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1655297196685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1655297197002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655297199210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 14:46:39 2022 " "Processing ended: Wed Jun 15 14:46:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655297199210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655297199210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655297199210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1655297199210 ""}
