Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\LPM_9x10.ip --block-symbol-file --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\LPM_9x10 --family="Arria 10" --part=10AX115N4F45E3SG
Info: LPM_9x10.lpm_mult_0: GUI_WIDTH_P will be ignored... The result width can't be set if it is automatically calculated.
Info: LPM_9x10.lpm_mult_0: GUI_CONSTANT_B will be ignored... Con only set the constant B port value if the B port is constant.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\LPM_9x10.ip --synthesis=VERILOG --output-directory=E:\work\z8\z8_bk\5g\Z8_BK_5g_2.30_20210818_testversion8\src\bus\LPM_9x10 --family="Arria 10" --part=10AX115N4F45E3SG
Info: LPM_9x10.lpm_mult_0: GUI_WIDTH_P will be ignored... The result width can't be set if it is automatically calculated.
Info: LPM_9x10.lpm_mult_0: GUI_CONSTANT_B will be ignored... Con only set the constant B port value if the B port is constant.
Info: LPM_9x10: "Transforming system: LPM_9x10"
Info: LPM_9x10: "Naming system components in system: LPM_9x10"
Info: LPM_9x10: "Processing generation queue"
Info: LPM_9x10: "Generating: LPM_9x10"
Info: LPM_9x10: "Generating: LPM_9x10_lpm_mult_181_s6qypzi"
Info: LPM_9x10: Done "LPM_9x10" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
