<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::HexagonInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1HexagonInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::HexagonInstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="HexagonInstrInfo_8h_source.html">Target/Hexagon/HexagonInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::HexagonInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1HexagonInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1HexagonInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::HexagonInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1HexagonInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1HexagonInstrInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae80677d5dbb5e48f29658cbc36153fb7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ae80677d5dbb5e48f29658cbc36153fb7">HexagonInstrInfo</a> (<a class="el" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:ae80677d5dbb5e48f29658cbc36153fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78de19ae21b6786dd84b7baf19d9cbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa78de19ae21b6786dd84b7baf19d9cbe">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa78de19ae21b6786dd84b7baf19d9cbe"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> overrides.  <a href="classllvm_1_1HexagonInstrInfo.html#aa78de19ae21b6786dd84b7baf19d9cbe">More...</a><br /></td></tr>
<tr class="separator:aa78de19ae21b6786dd84b7baf19d9cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92680e141738540aefb738d4e907701d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a92680e141738540aefb738d4e907701d">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a92680e141738540aefb738d4e907701d"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot.  <a href="classllvm_1_1HexagonInstrInfo.html#a92680e141738540aefb738d4e907701d">More...</a><br /></td></tr>
<tr class="separator:a92680e141738540aefb738d4e907701d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a58b66599853918ad0f91f8b5baf11"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ae5a58b66599853918ad0f91f8b5baf11">hasLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;Accesses) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae5a58b66599853918ad0f91f8b5baf11"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction or the bundle of instructions has load from stack slots.  <a href="classllvm_1_1HexagonInstrInfo.html#ae5a58b66599853918ad0f91f8b5baf11">More...</a><br /></td></tr>
<tr class="separator:ae5a58b66599853918ad0f91f8b5baf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6298fe18896dd895703bad238f9ad632"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a6298fe18896dd895703bad238f9ad632">hasStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;Accesses) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6298fe18896dd895703bad238f9ad632"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction or the bundle of instructions has store to stack slots.  <a href="classllvm_1_1HexagonInstrInfo.html#a6298fe18896dd895703bad238f9ad632">More...</a><br /></td></tr>
<tr class="separator:a6298fe18896dd895703bad238f9ad632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36c56da02f10d527ab7084e5d172d1d4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a36c56da02f10d527ab7084e5d172d1d4">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a36c56da02f10d527ab7084e5d172d1d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g.  <a href="classllvm_1_1HexagonInstrInfo.html#a36c56da02f10d527ab7084e5d172d1d4">More...</a><br /></td></tr>
<tr class="separator:a36c56da02f10d527ab7084e5d172d1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084034c5b9ce9016df265315f15490eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a084034c5b9ce9016df265315f15490eb">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a084034c5b9ce9016df265315f15490eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove the branching code at the end of the specific MBB.  <a href="classllvm_1_1HexagonInstrInfo.html#a084034c5b9ce9016df265315f15490eb">More...</a><br /></td></tr>
<tr class="separator:a084034c5b9ce9016df265315f15490eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f8dfae3796fd187aebe3f8f60643ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a76f8dfae3796fd187aebe3f8f60643ec">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a76f8dfae3796fd187aebe3f8f60643ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert branch code into the end of the specified <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>.  <a href="classllvm_1_1HexagonInstrInfo.html#a76f8dfae3796fd187aebe3f8f60643ec">More...</a><br /></td></tr>
<tr class="separator:a76f8dfae3796fd187aebe3f8f60643ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0e04407d3397fa1b002c7559a33860"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; PipelinerLoopInfo &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a5e0e04407d3397fa1b002c7559a33860">analyzeLoopForPipelining</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5e0e04407d3397fa1b002c7559a33860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a PipelinerLoopInfo object.  <a href="classllvm_1_1HexagonInstrInfo.html#a5e0e04407d3397fa1b002c7559a33860">More...</a><br /></td></tr>
<tr class="separator:a5e0e04407d3397fa1b002c7559a33860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a872edb0c5d973fbfa475a65c0e551aab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a872edb0c5d973fbfa475a65c0e551aab">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumCycles, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraPredCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a872edb0c5d973fbfa475a65c0e551aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to predicate instructions with accumulated instruction latency of "NumCycles" of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted.  <a href="classllvm_1_1HexagonInstrInfo.html#a872edb0c5d973fbfa475a65c0e551aab">More...</a><br /></td></tr>
<tr class="separator:a872edb0c5d973fbfa475a65c0e551aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe8a1fa9d9e9d431d780ec8f2f53d2e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#adfe8a1fa9d9e9d431d780ec8f2f53d2e">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumTCycles, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraTCycles, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumFCycles, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> ExtraFCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:adfe8a1fa9d9e9d431d780ec8f2f53d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Second variant of isProfitableToIfCvt.  <a href="classllvm_1_1HexagonInstrInfo.html#adfe8a1fa9d9e9d431d780ec8f2f53d2e">More...</a><br /></td></tr>
<tr class="separator:adfe8a1fa9d9e9d431d780ec8f2f53d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bd090a45576dbb3d3bc84ee0cbafd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ab05bd090a45576dbb3d3bc84ee0cbafd">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab05bd090a45576dbb3d3bc84ee0cbafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion.  <a href="classllvm_1_1HexagonInstrInfo.html#ab05bd090a45576dbb3d3bc84ee0cbafd">More...</a><br /></td></tr>
<tr class="separator:ab05bd090a45576dbb3d3bc84ee0cbafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd4a0b2f8e7e0af14209a06e67377bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aecd4a0b2f8e7e0af14209a06e67377bc">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aecd4a0b2f8e7e0af14209a06e67377bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit instructions to copy a pair of physical registers.  <a href="classllvm_1_1HexagonInstrInfo.html#aecd4a0b2f8e7e0af14209a06e67377bc">More...</a><br /></td></tr>
<tr class="separator:aecd4a0b2f8e7e0af14209a06e67377bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230837b86f36384876568b3bdb4fdafb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a230837b86f36384876568b3bdb4fdafb">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a230837b86f36384876568b3bdb4fdafb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the specified register of the given register class to the specified stack frame index.  <a href="classllvm_1_1HexagonInstrInfo.html#a230837b86f36384876568b3bdb4fdafb">More...</a><br /></td></tr>
<tr class="separator:a230837b86f36384876568b3bdb4fdafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2d8a338da0066ab5a287c36dd7928d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#abd2d8a338da0066ab5a287c36dd7928d">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abd2d8a338da0066ab5a287c36dd7928d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load the specified register of the given register class from the specified stack frame index.  <a href="classllvm_1_1HexagonInstrInfo.html#abd2d8a338da0066ab5a287c36dd7928d">More...</a><br /></td></tr>
<tr class="separator:abd2d8a338da0066ab5a287c36dd7928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2790230883e599a288a12ded77463bc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ab2790230883e599a288a12ded77463bc">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab2790230883e599a288a12ded77463bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is called for all pseudo instructions that remain after register allocation.  <a href="classllvm_1_1HexagonInstrInfo.html#ab2790230883e599a288a12ded77463bc">More...</a><br /></td></tr>
<tr class="separator:ab2790230883e599a288a12ded77463bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db4968217da3bce05944604b04ea259"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a2db4968217da3bce05944604b04ea259">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool &amp;OffsetIsScalable, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2db4968217da3bce05944604b04ea259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the base register and byte offset of a load/store instr.  <a href="classllvm_1_1HexagonInstrInfo.html#a2db4968217da3bce05944604b04ea259">More...</a><br /></td></tr>
<tr class="separator:a2db4968217da3bce05944604b04ea259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d95586ea588b8d6938a3e7679766688"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a5d95586ea588b8d6938a3e7679766688">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5d95586ea588b8d6938a3e7679766688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed.  <a href="classllvm_1_1HexagonInstrInfo.html#a5d95586ea588b8d6938a3e7679766688">More...</a><br /></td></tr>
<tr class="separator:a5d95586ea588b8d6938a3e7679766688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa528c9c8703b0e07a931fad4ede33e60"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa528c9c8703b0e07a931fad4ede33e60">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa528c9c8703b0e07a931fad4ede33e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert a noop into the instruction stream at the specified point.  <a href="classllvm_1_1HexagonInstrInfo.html#aa528c9c8703b0e07a931fad4ede33e60">More...</a><br /></td></tr>
<tr class="separator:aa528c9c8703b0e07a931fad4ede33e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a6fa663190c41b23870c4037019577"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a08a6fa663190c41b23870c4037019577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction is already predicated.  <a href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">More...</a><br /></td></tr>
<tr class="separator:a08a6fa663190c41b23870c4037019577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97faee68eb98fcfcb3f7ac387a126143"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a97faee68eb98fcfcb3f7ac387a126143">isPostIncrement</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a97faee68eb98fcfcb3f7ac387a126143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for post-incremented instructions.  <a href="classllvm_1_1HexagonInstrInfo.html#a97faee68eb98fcfcb3f7ac387a126143">More...</a><br /></td></tr>
<tr class="separator:a97faee68eb98fcfcb3f7ac387a126143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceee9a73661b6686aa71230f97fd43f4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aceee9a73661b6686aa71230f97fd43f4">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aceee9a73661b6686aa71230f97fd43f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert the instruction into a predicated instruction.  <a href="classllvm_1_1HexagonInstrInfo.html#aceee9a73661b6686aa71230f97fd43f4">More...</a><br /></td></tr>
<tr class="separator:aceee9a73661b6686aa71230f97fd43f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac612bf5eb4997a70289340f428feaf63"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac612bf5eb4997a70289340f428feaf63">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac612bf5eb4997a70289340f428feaf63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the first specified predicate subsumes the second, e.g.  <a href="classllvm_1_1HexagonInstrInfo.html#ac612bf5eb4997a70289340f428feaf63">More...</a><br /></td></tr>
<tr class="separator:ac612bf5eb4997a70289340f428feaf63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2faa8027c1ff7969dfddf17dfe160729"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a2faa8027c1ff7969dfddf17dfe160729">ClobbersPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred, bool SkipDead) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2faa8027c1ff7969dfddf17dfe160729"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference.  <a href="classllvm_1_1HexagonInstrInfo.html#a2faa8027c1ff7969dfddf17dfe160729">More...</a><br /></td></tr>
<tr class="separator:a2faa8027c1ff7969dfddf17dfe160729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ea9e17222a0160b645d0691f9ac366"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad8ea9e17222a0160b645d0691f9ac366">isPredicable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad8ea9e17222a0160b645d0691f9ac366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified instruction can be predicated.  <a href="classllvm_1_1HexagonInstrInfo.html#ad8ea9e17222a0160b645d0691f9ac366">More...</a><br /></td></tr>
<tr class="separator:ad8ea9e17222a0160b645d0691f9ac366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ecd27c4296fa446ecf4396ba58f2e2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa9ecd27c4296fa446ecf4396ba58f2e2">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa9ecd27c4296fa446ecf4396ba58f2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if the given instruction should be considered a scheduling boundary.  <a href="classllvm_1_1HexagonInstrInfo.html#aa9ecd27c4296fa446ecf4396ba58f2e2">More...</a><br /></td></tr>
<tr class="separator:aa9ecd27c4296fa446ecf4396ba58f2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d440404da44b3480e71ac2793976daf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8d440404da44b3480e71ac2793976daf">getInlineAsmLength</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Str, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8d440404da44b3480e71ac2793976daf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Measure the specified inline asm to determine an approximation of its length.  <a href="classllvm_1_1HexagonInstrInfo.html#a8d440404da44b3480e71ac2793976daf">More...</a><br /></td></tr>
<tr class="separator:a8d440404da44b3480e71ac2793976daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e16bf8c145a399b6a1b21015fecfd66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a1e16bf8c145a399b6a1b21015fecfd66">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1e16bf8c145a399b6a1b21015fecfd66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation.  <a href="classllvm_1_1HexagonInstrInfo.html#a1e16bf8c145a399b6a1b21015fecfd66">More...</a><br /></td></tr>
<tr class="separator:a1e16bf8c145a399b6a1b21015fecfd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c028845ee14a6e2218b8b79d66d200a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a5c028845ee14a6e2218b8b79d66d200a">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;<a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5c028845ee14a6e2218b8b79d66d200a"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.  <a href="classllvm_1_1HexagonInstrInfo.html#a5c028845ee14a6e2218b8b79d66d200a">More...</a><br /></td></tr>
<tr class="separator:a5c028845ee14a6e2218b8b79d66d200a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782e0e2e0ea2a4e55daa11d53e678b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a782e0e2e0ea2a4e55daa11d53e678b54">getInstrLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *PredCost=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a782e0e2e0ea2a4e55daa11d53e678b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the instruction latency of a given instruction.  <a href="classllvm_1_1HexagonInstrInfo.html#a782e0e2e0ea2a4e55daa11d53e678b54">More...</a><br /></td></tr>
<tr class="separator:a782e0e2e0ea2a4e55daa11d53e678b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71123e6a62b9e23438e1be940306e2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa71123e6a62b9e23438e1be940306e2a">CreateTargetScheduleState</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa71123e6a62b9e23438e1be940306e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create machine specific model for scheduling.  <a href="classllvm_1_1HexagonInstrInfo.html#aa71123e6a62b9e23438e1be940306e2a">More...</a><br /></td></tr>
<tr class="separator:aa71123e6a62b9e23438e1be940306e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d95c5a37b4d6002c70248107633b815"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8d95c5a37b4d6002c70248107633b815">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8d95c5a37b4d6002c70248107633b815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b519a34d4d5a8b9e7a21d74793c2c5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad8b519a34d4d5a8b9e7a21d74793c2c5">getBaseAndOffsetPosition</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;BasePos, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;OffsetPos) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad8b519a34d4d5a8b9e7a21d74793c2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">For instructions with a base and offset, return the position of the base register and offset operands.  <a href="classllvm_1_1HexagonInstrInfo.html#ad8b519a34d4d5a8b9e7a21d74793c2c5">More...</a><br /></td></tr>
<tr class="separator:ad8b519a34d4d5a8b9e7a21d74793c2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1928eecc56a24a5a6d8bb211a0afb4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a6c1928eecc56a24a5a6d8bb211a0afb4">getIncrementValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;<a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6c1928eecc56a24a5a6d8bb211a0afb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the instruction is an increment of a constant value, return the amount.  <a href="classllvm_1_1HexagonInstrInfo.html#a6c1928eecc56a24a5a6d8bb211a0afb4">More...</a><br /></td></tr>
<tr class="separator:a6c1928eecc56a24a5a6d8bb211a0afb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747bf9b1a33a90bae3b4dbf87eed97bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a747bf9b1a33a90bae3b4dbf87eed97bb">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a747bf9b1a33a90bae3b4dbf87eed97bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">getOperandLatency - Compute and return the use operand latency of a given pair of def and use.  <a href="classllvm_1_1HexagonInstrInfo.html#a747bf9b1a33a90bae3b4dbf87eed97bb">More...</a><br /></td></tr>
<tr class="separator:a747bf9b1a33a90bae3b4dbf87eed97bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21531eaca9ebc1b16dd6b6dbfc6ae785"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a21531eaca9ebc1b16dd6b6dbfc6ae785">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a21531eaca9ebc1b16dd6b6dbfc6ae785"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decompose the machine operand's target flags into two values - the direct target flag value and any of bit flags that are applied.  <a href="classllvm_1_1HexagonInstrInfo.html#a21531eaca9ebc1b16dd6b6dbfc6ae785">More...</a><br /></td></tr>
<tr class="separator:a21531eaca9ebc1b16dd6b6dbfc6ae785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e30711a965b31fe03a5ff14d8819bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a62e30711a965b31fe03a5ff14d8819bb">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a62e30711a965b31fe03a5ff14d8819bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an array that contains the direct target flag values and their names.  <a href="classllvm_1_1HexagonInstrInfo.html#a62e30711a965b31fe03a5ff14d8819bb">More...</a><br /></td></tr>
<tr class="separator:a62e30711a965b31fe03a5ff14d8819bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcb221e0c543e3bb5acd22a4a14b264"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8fcb221e0c543e3bb5acd22a4a14b264">getSerializableBitmaskMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8fcb221e0c543e3bb5acd22a4a14b264"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return an array that contains the bitmask target flag values and their names.  <a href="classllvm_1_1HexagonInstrInfo.html#a8fcb221e0c543e3bb5acd22a4a14b264">More...</a><br /></td></tr>
<tr class="separator:a8fcb221e0c543e3bb5acd22a4a14b264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e19e02d7a1b67cdeb7359198d6c9f7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa4e19e02d7a1b67cdeb7359198d6c9f7">isTailCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa4e19e02d7a1b67cdeb7359198d6c9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87cf243e21383cb4e5397728877b6a1d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a87cf243e21383cb4e5397728877b6a1d">isAsCheapAsAMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a87cf243e21383cb4e5397728877b6a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe61bd08cb4381fcbd0ca7bc68f73a14"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#abe61bd08cb4381fcbd0ca7bc68f73a14">shouldSink</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abe61bd08cb4381fcbd0ca7bc68f73a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb4b1701c9ed85bd3c3901c8b398478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a7eb4b1701c9ed85bd3c3901c8b398478">createVR</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7eb4b1701c9ed85bd3c3901c8b398478"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> specifics.  <a href="classllvm_1_1HexagonInstrInfo.html#a7eb4b1701c9ed85bd3c3901c8b398478">More...</a><br /></td></tr>
<tr class="separator:a7eb4b1701c9ed85bd3c3901c8b398478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bb0396fb78bb7298d96df79bbf2200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a71bb0396fb78bb7298d96df79bbf2200">findLoopInstr</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> EndLoopOp, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TargetBB, <a class="el" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *, 8 &gt; &amp;Visited) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a71bb0396fb78bb7298d96df79bbf2200"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the hardware loop instruction used to set-up the specified loop.  <a href="classllvm_1_1HexagonInstrInfo.html#a71bb0396fb78bb7298d96df79bbf2200">More...</a><br /></td></tr>
<tr class="separator:a71bb0396fb78bb7298d96df79bbf2200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55246a5e84582e5324d64d18ae8c2f76"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a55246a5e84582e5324d64d18ae8c2f76">isAbsoluteSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a55246a5e84582e5324d64d18ae8c2f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f983849cf8991ef55523a480a146aa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a75f983849cf8991ef55523a480a146aa">isAccumulator</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a75f983849cf8991ef55523a480a146aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ace2f667d5e2629e0dae31388d801b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a50ace2f667d5e2629e0dae31388d801b">isAddrModeWithOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a50ace2f667d5e2629e0dae31388d801b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545c0f6224175e65be3f6da0f875ea3f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a545c0f6224175e65be3f6da0f875ea3f">isBaseImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a545c0f6224175e65be3f6da0f875ea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97bca59d2d840669e9a191d0b46151ac"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a97bca59d2d840669e9a191d0b46151ac">isComplex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a97bca59d2d840669e9a191d0b46151ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c136569005c010338d965043e1e61d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a12c136569005c010338d965043e1e61d">isCompoundBranchInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a12c136569005c010338d965043e1e61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be60178ba29200fe8a89e8da7e01326"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a6be60178ba29200fe8a89e8da7e01326">isConstExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6be60178ba29200fe8a89e8da7e01326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54eeda6265ff05e380b1ba58bcedd25"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa54eeda6265ff05e380b1ba58bcedd25">isDeallocRet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa54eeda6265ff05e380b1ba58bcedd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac485643e66f0cec45d40f99288d3e25c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac485643e66f0cec45d40f99288d3e25c">isDependent</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ProdMI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ConsMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac485643e66f0cec45d40f99288d3e25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814dee0ebe3a1d51f35c332bc96c6852"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a814dee0ebe3a1d51f35c332bc96c6852">isDotCurInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a814dee0ebe3a1d51f35c332bc96c6852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84748822baa03a9524f1f50896bcec6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa84748822baa03a9524f1f50896bcec6">isDotNewInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa84748822baa03a9524f1f50896bcec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166ac061c8d0c7f4495d299634af955d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a166ac061c8d0c7f4495d299634af955d">isDuplexPair</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a166ac061c8d0c7f4495d299634af955d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symmetrical. See if these two instructions are fit for duplex pair.  <a href="classllvm_1_1HexagonInstrInfo.html#a166ac061c8d0c7f4495d299634af955d">More...</a><br /></td></tr>
<tr class="separator:a166ac061c8d0c7f4495d299634af955d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76f7d09547602baffaf0faad3993418"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad76f7d09547602baffaf0faad3993418">isEndLoopN</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad76f7d09547602baffaf0faad3993418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e07a993133fa2e66fc36ef6de3a4a4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ab3e07a993133fa2e66fc36ef6de3a4a4">isExpr</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab3e07a993133fa2e66fc36ef6de3a4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada281073abacffc4ccda16549a1a1fe7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ada281073abacffc4ccda16549a1a1fe7">isExtendable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ada281073abacffc4ccda16549a1a1fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c742bd8090cec28068c6a57628df7d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a84c742bd8090cec28068c6a57628df7d">isExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a84c742bd8090cec28068c6a57628df7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c9e9655c2a5bc29ccd7a1db7296b5f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad1c9e9655c2a5bc29ccd7a1db7296b5f">isFloat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad1c9e9655c2a5bc29ccd7a1db7296b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0900b0dbbda9bcb799da111f6ecfec1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a0900b0dbbda9bcb799da111f6ecfec1b">isHVXMemWithAIndirect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0900b0dbbda9bcb799da111f6ecfec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6534167ec45abb7c89e425515045332e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a6534167ec45abb7c89e425515045332e">isIndirectCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6534167ec45abb7c89e425515045332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e612fa7e811378c42f9134d5e0cbb1d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8e612fa7e811378c42f9134d5e0cbb1d">isIndirectL4Return</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8e612fa7e811378c42f9134d5e0cbb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b481ee0bcdf83a54ef7dc0d57e1f166"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a1b481ee0bcdf83a54ef7dc0d57e1f166">isJumpR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1b481ee0bcdf83a54ef7dc0d57e1f166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41de6fc03291ee5f75dc43385e8416f1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a41de6fc03291ee5f75dc43385e8416f1">isJumpWithinBranchRange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a41de6fc03291ee5f75dc43385e8416f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79ad041cbd1b04e5a721b2a1fb8e7a6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa79ad041cbd1b04e5a721b2a1fb8e7a6">isLateSourceInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa79ad041cbd1b04e5a721b2a1fb8e7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9167ee43d64eeb653b8e2fb22bbd42"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a5f9167ee43d64eeb653b8e2fb22bbd42">isLoopN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5f9167ee43d64eeb653b8e2fb22bbd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c47d4b1cc028edf14e163a30177f2e9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9c47d4b1cc028edf14e163a30177f2e9">isMemOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9c47d4b1cc028edf14e163a30177f2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9c3814ce6b764f49a1cd4d1dc2d60a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a7e9c3814ce6b764f49a1cd4d1dc2d60a">isNewValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7e9c3814ce6b764f49a1cd4d1dc2d60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ae690fd30f5128c9e21f9eea3f9f35"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a13ae690fd30f5128c9e21f9eea3f9f35">isNewValue</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a13ae690fd30f5128c9e21f9eea3f9f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bfe0fc8377e6757eb49b022d0914055"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8bfe0fc8377e6757eb49b022d0914055">isNewValueInst</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8bfe0fc8377e6757eb49b022d0914055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ab1e2bf588c1f331bd7c7042eeac59"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac9ab1e2bf588c1f331bd7c7042eeac59">isNewValueJump</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac9ab1e2bf588c1f331bd7c7042eeac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa531897f0fa44905fe04250a248a5009"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa531897f0fa44905fe04250a248a5009">isNewValueJump</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa531897f0fa44905fe04250a248a5009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02831e1ec83ccce2146a8d520807b05"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#af02831e1ec83ccce2146a8d520807b05">isNewValueStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af02831e1ec83ccce2146a8d520807b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f6fc0b6f05a8b01ffe8e4053977421"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a92f6fc0b6f05a8b01ffe8e4053977421">isNewValueStore</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a92f6fc0b6f05a8b01ffe8e4053977421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48148d9e8b984a5a3266b547202182e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a48148d9e8b984a5a3266b547202182e5">isOperandExtended</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OperandNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a48148d9e8b984a5a3266b547202182e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba46f88b5bf0ddbc0013e0c459dfc17"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a3ba46f88b5bf0ddbc0013e0c459dfc17">isPredicatedNew</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3ba46f88b5bf0ddbc0013e0c459dfc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d07856460d0ce4b85aec0c98c7f8c5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#af3d07856460d0ce4b85aec0c98c7f8c5">isPredicatedNew</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af3d07856460d0ce4b85aec0c98c7f8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdf0fa9dd1430956f5cfbe6ce10e85a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aecdf0fa9dd1430956f5cfbe6ce10e85a">isPredicatedTrue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aecdf0fa9dd1430956f5cfbe6ce10e85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e7d8b37d7d0027cc5b1ed4d0a9b698"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a44e7d8b37d7d0027cc5b1ed4d0a9b698">isPredicatedTrue</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a44e7d8b37d7d0027cc5b1ed4d0a9b698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef45584784ea1a01a4b23f23b9b9fb78"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aef45584784ea1a01a4b23f23b9b9fb78">isPredicated</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aef45584784ea1a01a4b23f23b9b9fb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894e256e75a98301f4327cc2222cac9c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a894e256e75a98301f4327cc2222cac9c">isPredicateLate</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a894e256e75a98301f4327cc2222cac9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270bc5bd7ab995418f181261d7222804"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a270bc5bd7ab995418f181261d7222804">isPredictedTaken</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a270bc5bd7ab995418f181261d7222804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3150a30f9e3a05a9046082353226634d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a3150a30f9e3a05a9046082353226634d">isPureSlot0</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3150a30f9e3a05a9046082353226634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b0ff2c9b97b1fd61b0b8629117952f6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a0b0ff2c9b97b1fd61b0b8629117952f6">isRestrictNoSlot1Store</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0b0ff2c9b97b1fd61b0b8629117952f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2833f816a8e70e808cd692af014a0cad"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a2833f816a8e70e808cd692af014a0cad">isSaveCalleeSavedRegsCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2833f816a8e70e808cd692af014a0cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdb1ff24d926b71716ab34f3b7d57cd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a3bdb1ff24d926b71716ab34f3b7d57cd">isSignExtendingLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3bdb1ff24d926b71716ab34f3b7d57cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa703186afab7e5449dde5b3138fb4919"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa703186afab7e5449dde5b3138fb4919">isSolo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa703186afab7e5449dde5b3138fb4919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61412229d90080900f3bef35cbb08edf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a61412229d90080900f3bef35cbb08edf">isSpillPredRegOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a61412229d90080900f3bef35cbb08edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c8d53199aed86aa6f903d871542d83"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa9c8d53199aed86aa6f903d871542d83">isTC1</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa9c8d53199aed86aa6f903d871542d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe1758b9d6645dd8636411669444bf7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#afbe1758b9d6645dd8636411669444bf7">isTC2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afbe1758b9d6645dd8636411669444bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc17d1f4a8a170f1797b241bc49d2451"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#abc17d1f4a8a170f1797b241bc49d2451">isTC2Early</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abc17d1f4a8a170f1797b241bc49d2451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbd1133c42965964573145490ac0169"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#accbd1133c42965964573145490ac0169">isTC4x</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:accbd1133c42965964573145490ac0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4475ef8d36797ed68e422e259b7b4cf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad4475ef8d36797ed68e422e259b7b4cf">isToBeScheduledASAP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad4475ef8d36797ed68e422e259b7b4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac246cf69451e70e10a35c4689b0c2c74"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac246cf69451e70e10a35c4689b0c2c74">isHVXVec</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac246cf69451e70e10a35c4689b0c2c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67dabd2d424cff174a83b5681f1dc6b5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a67dabd2d424cff174a83b5681f1dc6b5">isValidAutoIncImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a67dabd2d424cff174a83b5681f1dc6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53372200df2c3350a7b61c797e578be7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a53372200df2c3350a7b61c797e578be7">isValidOffset</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, bool Extend=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a53372200df2c3350a7b61c797e578be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3718680f419329dfc5234ad751da3d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a3d3718680f419329dfc5234ad751da3d">isVecAcc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d3718680f419329dfc5234ad751da3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4eff707277bc8932a6879c710f39b1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a0c4eff707277bc8932a6879c710f39b1">isVecALU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0c4eff707277bc8932a6879c710f39b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b4b716e97b9c9b7b0381d46d68fc1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#af4b4b716e97b9c9b7b0381d46d68fc1b">isVecUsableNextPacket</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ProdMI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ConsMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af4b4b716e97b9c9b7b0381d46d68fc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7070c79cc463f9509661c243b5b06f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#abf7070c79cc463f9509661c243b5b06f">isZeroExtendingLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf7070c79cc463f9509661c243b5b06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77abe6b71ee16b3060ce2b163b1535b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#af77abe6b71ee16b3060ce2b163b1535b">addLatencyToSchedule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af77abe6b71ee16b3060ce2b163b1535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab4c0bfcb70883e983a325153b5a44e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a4ab4c0bfcb70883e983a325153b5a44e">canExecuteInBundle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;First, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Second) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4ab4c0bfcb70883e983a325153b5a44e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can these instructions execute at the same time in a bundle.  <a href="classllvm_1_1HexagonInstrInfo.html#a4ab4c0bfcb70883e983a325153b5a44e">More...</a><br /></td></tr>
<tr class="separator:a4ab4c0bfcb70883e983a325153b5a44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31acc131777ac8a1074a5d1985ef1285"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a31acc131777ac8a1074a5d1985ef1285">doesNotReturn</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CallMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a31acc131777ac8a1074a5d1985ef1285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd63e1339737330b8b7345389e6b5a7b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#abd63e1339737330b8b7345389e6b5a7b">hasEHLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abd63e1339737330b8b7345389e6b5a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ba1c838f2f4382c40bac0f76cbafb8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a68ba1c838f2f4382c40bac0f76cbafb8">hasNonExtEquivalent</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a68ba1c838f2f4382c40bac0f76cbafb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a09633654cce71946f0ea14258ec16f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8a09633654cce71946f0ea14258ec16f">hasPseudoInstrPair</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8a09633654cce71946f0ea14258ec16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f41eb1b615d25825220195734599d8e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9f41eb1b615d25825220195734599d8e">hasUncondBranch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9f41eb1b615d25825220195734599d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac718c39c129c387a51c844e2e032dfb9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac718c39c129c387a51c844e2e032dfb9">mayBeCurLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac718c39c129c387a51c844e2e032dfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b5e87252962bc99f0a45a6e509c000"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a43b5e87252962bc99f0a45a6e509c000">mayBeNewStore</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a43b5e87252962bc99f0a45a6e509c000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23501724e4b0765b70306a0e17cbd8f9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a23501724e4b0765b70306a0e17cbd8f9">producesStall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ProdMI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ConsMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a23501724e4b0765b70306a0e17cbd8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9310234581e8a3981657a3e66147eee3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9310234581e8a3981657a3e66147eee3">producesStall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a> MII) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9310234581e8a3981657a3e66147eee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2cb776956d1fc403be50975b7c71f1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aab2cb776956d1fc403be50975b7c71f1">predCanBeUsedAsDotNew</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> PredReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aab2cb776956d1fc403be50975b7c71f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c98e74fe3a792624bfab314c84366a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a78c98e74fe3a792624bfab314c84366a">PredOpcodeHasJMP_c</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a78c98e74fe3a792624bfab314c84366a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96438399ac2aa3192e717473f5987057"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a96438399ac2aa3192e717473f5987057">predOpcodeHasNot</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a96438399ac2aa3192e717473f5987057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9468f2e297b7f870241b8298006fc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a3f9468f2e297b7f870241b8298006fc7">getAddrMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3f9468f2e297b7f870241b8298006fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664d2f5f4ef80988e6002f0258d9f824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a664d2f5f4ef80988e6002f0258d9f824">getBaseAndOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;AccessSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a664d2f5f4ef80988e6002f0258d9f824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae646f74a0d49287f89602e08c3bd8a6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, 2 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ae646f74a0d49287f89602e08c3bd8a6c">getBranchingInstrs</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae646f74a0d49287f89602e08c3bd8a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e04ac12678c7bda572f8173a93acf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa6e04ac12678c7bda572f8173a93acf6">getCExtOpNum</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa6e04ac12678c7bda572f8173a93acf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae51e8df80062a62aa693f01400b1ba74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1HexagonII.html#a8c5fc47618410395f043e1a8510c8d4a">HexagonII::CompoundGroup</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ae51e8df80062a62aa693f01400b1ba74">getCompoundCandidateGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae51e8df80062a62aa693f01400b1ba74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af668609d5285820d674d655ab3990c91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#af668609d5285820d674d655ab3990c91">getCompoundOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;GA, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;GB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af668609d5285820d674d655ab3990c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ee2cc7a342e4df11ed0a8df5764a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a05ee2cc7a342e4df11ed0a8df5764a0e">getDuplexOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool ForBigCore=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a05ee2cc7a342e4df11ed0a8df5764a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df1d4efd6bbf8875716c6a87891423a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a6df1d4efd6bbf8875716c6a87891423a">getCondOpcode</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Opc, bool sense) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6df1d4efd6bbf8875716c6a87891423a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20c9973b32c51225d917dcd2851580c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ab20c9973b32c51225d917dcd2851580c">getDotCurOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab20c9973b32c51225d917dcd2851580c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dde0c6641c8e85d437d9b34045a5364"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8dde0c6641c8e85d437d9b34045a5364">getNonDotCurOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8dde0c6641c8e85d437d9b34045a5364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a82bbf1e42873015a50e5dc53358ffc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9a82bbf1e42873015a50e5dc53358ffc">getDotNewOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9a82bbf1e42873015a50e5dc53358ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8ce195c40d446fbe801e412cbd4634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#afa8ce195c40d446fbe801e412cbd4634">getDotNewPredJumpOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a> *MBPI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afa8ce195c40d446fbe801e412cbd4634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dccaaa2fe9b7efa5c97aebe59820ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a2dccaaa2fe9b7efa5c97aebe59820ab5">getDotNewPredOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a> *MBPI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2dccaaa2fe9b7efa5c97aebe59820ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c77543be7a3d0a0f205f3f97662a168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9c77543be7a3d0a0f205f3f97662a168">getDotOldOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9c77543be7a3d0a0f205f3f97662a168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b36d5a50c710a1f513d6bff9886fe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1HexagonII.html#a780ec6792abe76b6925d0f2e97c6ef9f">HexagonII::SubInstructionGroup</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a32b36d5a50c710a1f513d6bff9886fe2">getDuplexCandidateGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a32b36d5a50c710a1f513d6bff9886fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0088a706e5c2588be4b7e346a7fd7b05"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a0088a706e5c2588be4b7e346a7fd7b05">getEquivalentHWInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0088a706e5c2588be4b7e346a7fd7b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d325594d9e663ccddea2f07dfaabac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a72d325594d9e663ccddea2f07dfaabac">getInstrTimingClassLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a72d325594d9e663ccddea2f07dfaabac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56e70837d4c1cce8bfa3e746a50a38f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad56e70837d4c1cce8bfa3e746a50a38f">getInvertedPredSense</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad56e70837d4c1cce8bfa3e746a50a38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309f8f194b0e0cd072cc8377a1add553"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a309f8f194b0e0cd072cc8377a1add553">getInvertedPredicatedOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a309f8f194b0e0cd072cc8377a1add553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87dd0d3d75417cfdea08c2fc3a2ad8e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a87dd0d3d75417cfdea08c2fc3a2ad8e3">getMaxValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a87dd0d3d75417cfdea08c2fc3a2ad8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96003ed6236314dc4ba2d2b2d8b9a899"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a96003ed6236314dc4ba2d2b2d8b9a899">getMemAccessSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a96003ed6236314dc4ba2d2b2d8b9a899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17f59ba0736ef73c0704d2361726cbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#af17f59ba0736ef73c0704d2361726cbe">getMinValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af17f59ba0736ef73c0704d2361726cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2608f019d3e290e2887efe08126a83a"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa2608f019d3e290e2887efe08126a83a">getNonExtOpcode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa2608f019d3e290e2887efe08126a83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39175b5c07832217f180032fdb30664e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a39175b5c07832217f180032fdb30664e">getPredReg</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;PredReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;PredRegPos, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;PredRegFlags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a39175b5c07832217f180032fdb30664e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0b122e85e996bbb0b9c3ed8da15a77"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9e0b122e85e996bbb0b9c3ed8da15a77">getPseudoInstrPair</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9e0b122e85e996bbb0b9c3ed8da15a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb1aef42639515a73638c5de02a9b5c"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a0bb1aef42639515a73638c5de02a9b5c">getRegForm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0bb1aef42639515a73638c5de02a9b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2e617786f0429ea73422f70fdb0606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aab2e617786f0429ea73422f70fdb0606">getSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aab2e617786f0429ea73422f70fdb0606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75876eb10638ef04c71a02fd4f21447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad75876eb10638ef04c71a02fd4f21447">getType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad75876eb10638ef04c71a02fd4f21447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911f1ee40a3e0bc91eeef55e7903586e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1InstrStage.html#a28207c85d95c7a0d901b2d8dbc37b6e3">InstrStage::FuncUnits</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a911f1ee40a3e0bc91eeef55e7903586e">getUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a911f1ee40a3e0bc91eeef55e7903586e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99607ebccc8847200c641528a876b420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a99607ebccc8847200c641528a876b420">expandVGatherPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a99607ebccc8847200c641528a876b420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60287ef8b5a83a38ec5f29bce7bf43c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ad60287ef8b5a83a38ec5f29bce7bf43c">nonDbgBBSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad60287ef8b5a83a38ec5f29bce7bf43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">getInstrTimingClassLatency - Compute the instruction latency of a given instruction using Timing Class information, if available.  <a href="classllvm_1_1HexagonInstrInfo.html#ad60287ef8b5a83a38ec5f29bce7bf43c">More...</a><br /></td></tr>
<tr class="separator:ad60287ef8b5a83a38ec5f29bce7bf43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3f25da2de283546bb9f7faf6dc0a66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a2c3f25da2de283546bb9f7faf6dc0a66">nonDbgBundleSize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a> BundleHead) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2c3f25da2de283546bb9f7faf6dc0a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf62cb0814e5fb37775a82efbe6130aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#adf62cb0814e5fb37775a82efbe6130aa">immediateExtend</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf62cb0814e5fb37775a82efbe6130aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">immediateExtend - Changes the instruction in place to one using an immediate extender.  <a href="classllvm_1_1HexagonInstrInfo.html#adf62cb0814e5fb37775a82efbe6130aa">More...</a><br /></td></tr>
<tr class="separator:adf62cb0814e5fb37775a82efbe6130aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244e5dc9852015b910f71d51215af0b6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a244e5dc9852015b910f71d51215af0b6">invertAndChangeJumpTarget</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewTarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a244e5dc9852015b910f71d51215af0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbab66c4fbf9fd6512efa4efae8f69ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#abbab66c4fbf9fd6512efa4efae8f69ef">genAllInsnTimingClasses</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abbab66c4fbf9fd6512efa4efae8f69ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da713b6adb4b11a04a6e1f376307d20"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a3da713b6adb4b11a04a6e1f376307d20">reversePredSense</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3da713b6adb4b11a04a6e1f376307d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5cdc483817334a30905183a777f066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a8f5cdc483817334a30905183a777f066">reversePrediction</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8f5cdc483817334a30905183a777f066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d629c7450ced0e97f84ec6ceb9e9f5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a81d629c7450ced0e97f84ec6ceb9e9f5">validateBranchCond</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a81d629c7450ced0e97f84ec6ceb9e9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983032106624c6c737b6d07bc4dcb3be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a983032106624c6c737b6d07bc4dcb3be">setBundleNoShuf</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> MIB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a983032106624c6c737b6d07bc4dcb3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e4876fffd2ceada8ef6428258d7236"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac8e4876fffd2ceada8ef6428258d7236">getBundleNoShuf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac8e4876fffd2ceada8ef6428258d7236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab8d1671c4419d1ef75f5ed86a5876f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9ab8d1671c4419d1ef75f5ed86a5876f">changeDuplexOpcode</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> MII, bool ToBigInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9ab8d1671c4419d1ef75f5ed86a5876f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97d0ad92d0bcba799d8426c1569271c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#aa97d0ad92d0bcba799d8426c1569271c">translateInstrsForDup</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, bool ToBigInstrs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa97d0ad92d0bcba799d8426c1569271c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5bf0bc2afd89675ea0e20c6552d8bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#afc5bf0bc2afd89675ea0e20c6552d8bd">translateInstrsForDup</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> MII, bool ToBigInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afc5bf0bc2afd89675ea0e20c6552d8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0967654bd96dd91f93f201fd6a213466"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a0967654bd96dd91f93f201fd6a213466">changeAddrMode_abs_io</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0967654bd96dd91f93f201fd6a213466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab165df6d7cb7a0c7c6af27e6003d533a"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ab165df6d7cb7a0c7c6af27e6003d533a">changeAddrMode_io_abs</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab165df6d7cb7a0c7c6af27e6003d533a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57249035e3ae1fb2d9b4c225fc5c1d52"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a57249035e3ae1fb2d9b4c225fc5c1d52">changeAddrMode_io_pi</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a57249035e3ae1fb2d9b4c225fc5c1d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e180fda9f61ecdf838db9a2128f316"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac5e180fda9f61ecdf838db9a2128f316">changeAddrMode_io_rr</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac5e180fda9f61ecdf838db9a2128f316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a36fd99fea2477248db0c2e4ef1540c"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a5a36fd99fea2477248db0c2e4ef1540c">changeAddrMode_pi_io</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5a36fd99fea2477248db0c2e4ef1540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b782e11fd5f6ba9fa59b7fc92a4999"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ac0b782e11fd5f6ba9fa59b7fc92a4999">changeAddrMode_rr_io</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac0b782e11fd5f6ba9fa59b7fc92a4999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d803f835f7bf42a777e471f27bce38"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a89d803f835f7bf42a777e471f27bce38">changeAddrMode_rr_ur</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a89d803f835f7bf42a777e471f27bce38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678e025f515fee3abb629c16923f7ace"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a678e025f515fee3abb629c16923f7ace">changeAddrMode_ur_rr</a> (short Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a678e025f515fee3abb629c16923f7ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf32cf3ed29f2a5486e256ae6fad6909"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#adf32cf3ed29f2a5486e256ae6fad6909">changeAddrMode_abs_io</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adf32cf3ed29f2a5486e256ae6fad6909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9956de42f9b0e6bb68fd544fd0e0f193"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9956de42f9b0e6bb68fd544fd0e0f193">changeAddrMode_io_abs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9956de42f9b0e6bb68fd544fd0e0f193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33a2116929a7339168c0918b1e74480"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#ae33a2116929a7339168c0918b1e74480">changeAddrMode_io_rr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae33a2116929a7339168c0918b1e74480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f62fdc3c8a32baab886879f9fdbd6b"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a90f62fdc3c8a32baab886879f9fdbd6b">changeAddrMode_rr_io</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a90f62fdc3c8a32baab886879f9fdbd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ac9bbd80698db30edc7a3525735906"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a47ac9bbd80698db30edc7a3525735906">changeAddrMode_rr_ur</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a47ac9bbd80698db30edc7a3525735906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9143c579edac22c1264003af4fe30cd7"><td class="memItemLeft" align="right" valign="top">short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a9143c579edac22c1264003af4fe30cd7">changeAddrMode_ur_rr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9143c579edac22c1264003af4fe30cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408601da70bde1bd6239443476c13d6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonInstrInfo.html#a408601da70bde1bd6239443476c13d6f">getNop</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a408601da70bde1bd6239443476c13d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8h_source.html#l00038">38</a> of file <a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ae80677d5dbb5e48f29658cbc36153fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae80677d5dbb5e48f29658cbc36153fb7">&#9670;&nbsp;</a></span>HexagonInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">HexagonInstrInfo::HexagonInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00120">120</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af77abe6b71ee16b3060ce2b163b1535b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77abe6b71ee16b3060ce2b163b1535b">&#9670;&nbsp;</a></span>addLatencyToSchedule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::addLatencyToSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03031">3031</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02701">isHVXVec()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02938">isVecUsableNextPacket()</a>.</p>

</div>
</div>
<a id="a36c56da02f10d527ab7084e5d172d1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36c56da02f10d527ab7084e5d172d1d4">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze the branching code at the end of MBB, returning true if it cannot be understood (e.g. </p>
<p>This function can analyze one/two way branching only and should (mostly) be called by target independent side.</p>
<p>it's a switch dispatch or isn't implemented for a target). Upon success, this returns false and returns with the following information in various cases:</p>
<ol type="1">
<li>If this block ends with no branches (it just falls through to its succ) just return false, leaving TBB/FBB null.</li>
<li>If this block ends with only an unconditional branch, it sets TBB to be the destination block.</li>
<li>If this block ends with a conditional branch and it falls through to a successor block, it sets TBB to be the branch destination block and a list of operands that evaluate the condition. These operands can be passed to other <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> methods to create new branches.</li>
<li>If this block ends with a conditional branch followed by an unconditional branch, it returns the 'true' destination in TBB, the 'false' destination in FBB, and a list of operands that evaluate the condition. These operands can be passed to other <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> methods to create new branches.</li>
</ol>
<p>Note that removeBranch and insertBranch must be implemented to support cases where this method returns success.</p>
<p>If AllowModify is true, then this routine is allowed to modify the basic block (e.g. delete instructions after the unconditional branch).</p>
<p>First entry is always the opcode of the branching instruction, except when the Cond vector is supposed to be empty, e.g., when analyzeBranch fails, a BB with only unconditional jump. Subsequent entries depend upon the opcode, e.g. Jump_c p will have Cond[0] = Jump_c Cond[1] = p HW-loop ENDLOOP: Cond[0] = ENDLOOP Cond[1] = MBB New value jump: Cond[0] = Hexagon::CMPEQri_f_Jumpnv_t_V4 &ndash; specific opcode Cond[1] = R Cond[2] = Imm </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00434">434</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00734">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00293">llvm::MachineBasicBlock::instr_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02263">isEndLoopN()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00938">llvm::MachineBasicBlock::isLayoutSuccessor()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isMBB()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">isNewValueJump()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03232">PredOpcodeHasJMP_c()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00118">llvm::printMBBReference()</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l01269">llvm::MachineBasicBlock::canSplitCriticalEdge()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00457">FixTail()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00138">for()</a>, <a class="el" href="AArch64A53Fix835769_8cpp_source.html#l00136">getBBFallenThrough()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00947">llvm::MachineBasicBlock::getFallThrough()</a>, <a class="el" href="AArch64SpeculationHardening_8cpp_source.html#l00183">INITIALIZE_PASS()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00667">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a id="a5c028845ee14a6e2218b8b79d66d200a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c028845ee14a6e2218b8b79d66d200a">&#9670;&nbsp;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. </p>
<p>For a comparison instruction, return the source registers in <code>SrcReg</code> and <code>SrcReg2</code> if having two register operands, and the value it compares against in CmpValue.</p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01878">1878</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a5e0e04407d3397fa1b002c7559a33860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0e04407d3397fa1b002c7559a33860">&#9670;&nbsp;</a></span>analyzeLoopForPipelining()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unique_ptr&lt; <a class="el" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">TargetInstrInfo::PipelinerLoopInfo</a> &gt; HexagonInstrInfo::analyzeLoopForPipelining </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>LoopBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enough produce a PipelinerLoopInfo object. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00804">804</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00197">findLoopInstr()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02263">isEndLoopN()</a>.</p>

</div>
</div>
<a id="a8d95c5a37b4d6002c70248107633b815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d95c5a37b4d6002c70248107633b815">&#9670;&nbsp;</a></span>areMemAccessesTriviallyDisjoint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::areMemAccessesTriviallyDisjoint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01984">1984</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">getBaseAndOffsetPosition()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04458">getMemAccessSize()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01384">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01458">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02436">isMemOp()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01653">isPostIncrement()</a>, <a class="el" href="MachineInstr_8h_source.html#l01056">llvm::MachineInstr::mayLoad()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01336">llvm::MachineInstr::mayAlias()</a>.</p>

</div>
</div>
<a id="a4ab4c0bfcb70883e983a325153b5a44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab4c0bfcb70883e983a325153b5a44e">&#9670;&nbsp;</a></span>canExecuteInBundle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::canExecuteInBundle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>First</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Second</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Can these instructions execute at the same time in a bundle. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03053">3053</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp.html#af165f9d1566ff5f014b8efabfc18d25f">DisableNVSchedule</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00054">First</a>, <a class="el" href="MachineInstr_8h_source.html#l00519">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03151">mayBeNewStore()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01069">llvm::MachineInstr::mayStore()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00439">llvm::HexagonSubtarget::adjustSchedDependency()</a>.</p>

</div>
</div>
<a id="adf32cf3ed29f2a5486e256ae6fad6909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf32cf3ed29f2a5486e256ae6fad6909">&#9670;&nbsp;</a></span>changeAddrMode_abs_io() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">short llvm::HexagonInstrInfo::changeAddrMode_abs_io </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8h_source.html#l00513">513</a> of file <a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04708">changeAddrMode_abs_io()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a0967654bd96dd91f93f201fd6a213466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0967654bd96dd91f93f201fd6a213466">&#9670;&nbsp;</a></span>changeAddrMode_abs_io() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_abs_io </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04708">4708</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8h_source.html#l00513">changeAddrMode_abs_io()</a>.</p>

</div>
</div>
<a id="a9956de42f9b0e6bb68fd544fd0e0f193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9956de42f9b0e6bb68fd544fd0e0f193">&#9670;&nbsp;</a></span>changeAddrMode_io_abs() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">short llvm::HexagonInstrInfo::changeAddrMode_io_abs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8h_source.html#l00516">516</a> of file <a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04712">changeAddrMode_io_abs()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ab165df6d7cb7a0c7c6af27e6003d533a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab165df6d7cb7a0c7c6af27e6003d533a">&#9670;&nbsp;</a></span>changeAddrMode_io_abs() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_io_abs </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04712">4712</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8h_source.html#l00516">changeAddrMode_io_abs()</a>.</p>

</div>
</div>
<a id="a57249035e3ae1fb2d9b4c225fc5c1d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57249035e3ae1fb2d9b4c225fc5c1d52">&#9670;&nbsp;</a></span>changeAddrMode_io_pi()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_io_pi </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04716">4716</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ae33a2116929a7339168c0918b1e74480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33a2116929a7339168c0918b1e74480">&#9670;&nbsp;</a></span>changeAddrMode_io_rr() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">short llvm::HexagonInstrInfo::changeAddrMode_io_rr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8h_source.html#l00519">519</a> of file <a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04720">changeAddrMode_io_rr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ac5e180fda9f61ecdf838db9a2128f316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e180fda9f61ecdf838db9a2128f316">&#9670;&nbsp;</a></span>changeAddrMode_io_rr() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_io_rr </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04720">4720</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8h_source.html#l00519">changeAddrMode_io_rr()</a>.</p>

</div>
</div>
<a id="a5a36fd99fea2477248db0c2e4ef1540c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a36fd99fea2477248db0c2e4ef1540c">&#9670;&nbsp;</a></span>changeAddrMode_pi_io()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_pi_io </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04724">4724</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a90f62fdc3c8a32baab886879f9fdbd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f62fdc3c8a32baab886879f9fdbd6b">&#9670;&nbsp;</a></span>changeAddrMode_rr_io() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">short llvm::HexagonInstrInfo::changeAddrMode_rr_io </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8h_source.html#l00522">522</a> of file <a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04728">changeAddrMode_rr_io()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ac0b782e11fd5f6ba9fa59b7fc92a4999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b782e11fd5f6ba9fa59b7fc92a4999">&#9670;&nbsp;</a></span>changeAddrMode_rr_io() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_rr_io </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04728">4728</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8h_source.html#l00522">changeAddrMode_rr_io()</a>.</p>

</div>
</div>
<a id="a47ac9bbd80698db30edc7a3525735906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ac9bbd80698db30edc7a3525735906">&#9670;&nbsp;</a></span>changeAddrMode_rr_ur() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">short llvm::HexagonInstrInfo::changeAddrMode_rr_ur </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8h_source.html#l00525">525</a> of file <a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04732">changeAddrMode_rr_ur()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a89d803f835f7bf42a777e471f27bce38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d803f835f7bf42a777e471f27bce38">&#9670;&nbsp;</a></span>changeAddrMode_rr_ur() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_rr_ur </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04732">4732</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8h_source.html#l00525">changeAddrMode_rr_ur()</a>.</p>

</div>
</div>
<a id="a9143c579edac22c1264003af4fe30cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9143c579edac22c1264003af4fe30cd7">&#9670;&nbsp;</a></span>changeAddrMode_ur_rr() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">short llvm::HexagonInstrInfo::changeAddrMode_ur_rr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8h_source.html#l00528">528</a> of file <a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04736">changeAddrMode_ur_rr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a678e025f515fee3abb629c16923f7ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a678e025f515fee3abb629c16923f7ace">&#9670;&nbsp;</a></span>changeAddrMode_ur_rr() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::changeAddrMode_ur_rr </td>
          <td>(</td>
          <td class="paramtype">short&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04736">4736</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8h_source.html#l00528">changeAddrMode_ur_rr()</a>.</p>

</div>
</div>
<a id="a9ab8d1671c4419d1ef75f5ed86a5876f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab8d1671c4419d1ef75f5ed86a5876f">&#9670;&nbsp;</a></span>changeDuplexOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::changeDuplexOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a>&#160;</td>
          <td class="paramname"><em>MII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ToBigInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04421">4421</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03891">getDuplexCandidateGroup()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03508">getDuplexOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04449">translateInstrsForDup()</a>.</p>

</div>
</div>
<a id="a2faa8027c1ff7969dfddf17dfe160729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2faa8027c1ff7969dfddf17dfe160729">&#9670;&nbsp;</a></span>ClobbersPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::ClobbersPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SkipDead</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified instruction defines any predicate or condition code register(s) used for predication, returns true as well as the definition predicate(s) by reference. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01728">1728</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonSubtarget_8h_source.html#l00125">llvm::HexagonSubtarget::getRegisterInfo()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aecd4a0b2f8e7e0af14209a06e67377bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd4a0b2f8e7e0af14209a06e67377bc">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit instructions to copy a pair of physical registers. </p>
<p>This function should support copies within any legal register class as well as any cross-class copies created during instruction selection.</p>
<p>The source and destination registers may overlap, which may require a careful implementation when multiple copy instructions are required for large registers. See for example the <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> target. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00855">855</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00108">llvm::LivePhysRegs::contains()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00836">getLiveInRegsAt()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00125">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00537">llvm::getUndefRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00118">llvm::printMBBReference()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01050">expandPostRAPseudo()</a>, <a class="el" href="Mips16RegisterInfo_8cpp_source.html#l00056">llvm::Mips16RegisterInfo::saveScavengerRegister()</a>, and <a class="el" href="X86RegisterInfo_8cpp_source.html#l00745">tryOptimizeLEAtoMOV()</a>.</p>

</div>
</div>
<a id="a1e16bf8c145a399b6a1b21015fecfd66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e16bf8c145a399b6a1b21015fecfd66">&#9670;&nbsp;</a></span>CreateTargetPostRAHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * HexagonInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocate and return a hazard recognizer to use for this target when scheduling the machine instructions after register allocation. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01867">1867</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01198">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer()</a>, and <a class="el" href="HexagonInstrInfo_8cpp.html#a969576ae677f9588219fc91612fd752a">UseDFAHazardRec</a>.</p>

<p class="reference">Referenced by <a class="el" href="PostRAHazardRecognizer_8cpp_source.html#l00063">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="aa71123e6a62b9e23438e1be940306e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71123e6a62b9e23438e1be940306e2a">&#9670;&nbsp;</a></span>CreateTargetScheduleState()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> * HexagonInstrInfo::CreateTargetScheduleState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create machine specific model for scheduling. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01974">1974</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00135">llvm::TargetSubtargetInfo::getInstrItineraryData()</a>.</p>

</div>
</div>
<a id="a7eb4b1701c9ed85bd3c3901c8b398478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eb4b1701c9ed85bd3c3901c8b398478">&#9670;&nbsp;</a></span>createVR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> HexagonInstrInfo::createVR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> specifics. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02099">2099</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a21531eaca9ebc1b16dd6b6dbfc6ae785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21531eaca9ebc1b16dd6b6dbfc6ae785">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; HexagonInstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>TF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decompose the machine operand's target flags into two values - the direct target flag value and any of bit flags that are applied. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02065">2065</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00227">llvm::HexagonII::MO_Bitmasks</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00565">llvm::MachineOperand::printTargetFlags()</a>.</p>

</div>
</div>
<a id="a31acc131777ac8a1074a5d1985ef1285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31acc131777ac8a1074a5d1985ef1285">&#9670;&nbsp;</a></span>doesNotReturn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::doesNotReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>CallMI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03078">3078</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01791">isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="ab2790230883e599a288a12ded77463bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2790230883e599a288a12ded77463bc">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function is called for all pseudo instructions that remain after register allocation. </p>
<p>expandPostRAPseudo - This function is called for all pseudo instructions that remain after register allocation.</p>
<p>Many pseudo instructions are created to help register allocation. This is the place to convert them into real instructions. The target can edit MI in place, or it can insert new instructions and erase MI. The function should return true if anything was changed. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01050">1050</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00116">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00123">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00141">llvm::LivePhysRegs::available()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">llvm::MachineRegisterInfo::clearKillFlags()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00213">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00855">copyPhysReg()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00555">llvm::MachineFunction::createExternalSymbolName()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00402">llvm::HexagonRegisterInfo::getFrameRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="GlobalVariable_8h_source.html#l00135">llvm::GlobalVariable::getInitializer()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00836">getLiveInRegsAt()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00847">getLiveOutRegsAt()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00180">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00125">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00551">llvm::getRegState()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00537">llvm::getUndefRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00059">llvm::RegState::InternalRead</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02605">isConstant()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00404">llvm::MachineOperand::isUndef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="VE_8h_source.html#l00467">llvm::M0()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01208">mayAlias()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00138">llvm::MachineMemOperand::MOVolatile</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="SampleProfWriter_8cpp_source.html#l00053">OS</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, <a class="el" href="PassBuilderBindings_8cpp_source.html#l00047">TM</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="a99607ebccc8847200c641528a876b420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99607ebccc8847200c641528a876b420">&#9670;&nbsp;</a></span>expandVGatherPseudo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> HexagonInstrInfo::expandVGatherPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01544">1544</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00054">First</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a71bb0396fb78bb7298d96df79bbf2200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bb0396fb78bb7298d96df79bbf2200">&#9670;&nbsp;</a></span>findLoopInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * HexagonInstrInfo::findLoopInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>EndLoopOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TargetBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *, 8 &gt; &amp;&#160;</td>
          <td class="paramname"><em>Visited</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Find the hardware loop instruction used to set-up the specified loop. </p>
<p>On <a class="el" href="namespacellvm_1_1Hexagon.html">Hexagon</a>, we have two instructions used to set-up the hardware loop (LOOP0, LOOP1) with corresponding endloop (ENDLOOP0, ENDLOOP1) instructions to indicate the end of a loop. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00197">197</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2CodeGen_2README_8txt_source.html#l00039">BB</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB()</a>, and <a class="el" href="STLExtras_8h_source.html#l00484">llvm::reverse()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00804">analyzeLoopForPipelining()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>.</p>

</div>
</div>
<a id="abbab66c4fbf9fd6512efa4efae8f69ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbab66c4fbf9fd6512efa4efae8f69ef">&#9670;&nbsp;</a></span>genAllInsnTimingClasses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::genAllInsnTimingClasses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04646">4646</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineFunction_8h_source.html#l00870">llvm::MachineFunction::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00513">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ProvenanceAnalysisEvaluator_8cpp_source.html#l00020">getName()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00596">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="a3f9468f2e297b7f870241b8298006fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9468f2e297b7f870241b8298006fc7">&#9670;&nbsp;</a></span>getAddrMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03249">3249</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00129">llvm::HexagonII::AddrModeMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00128">llvm::HexagonII::AddrModePos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00382">llvm::HexagonSubtarget::BankConflictMutation::apply()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03258">getBaseAndOffset()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04495">getNonExtOpcode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03092">hasNonExtEquivalent()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02116">isAbsoluteSet()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02125">isBaseImmOffset()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01653">isPostIncrement()</a>.</p>

</div>
</div>
<a id="a664d2f5f4ef80988e6002f0258d9f824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664d2f5f4ef80988e6002f0258d9f824">&#9670;&nbsp;</a></span>getBaseAndOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * HexagonInstrInfo::getBaseAndOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>AccessSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03258">3258</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00034">llvm::HexagonII::BaseImmOffset</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00035">llvm::HexagonII::BaseLongOffset</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03249">getAddrMode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">getBaseAndOffsetPosition()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04458">getMemAccessSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02436">isMemOp()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01653">isPostIncrement()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00382">llvm::HexagonSubtarget::BankConflictMutation::apply()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03040">getMemOperandsWithOffsetWidth()</a>.</p>

</div>
</div>
<a id="ad8b519a34d4d5a8b9e7a21d74793c2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b519a34d4d5a8b9e7a21d74793c2c5">&#9670;&nbsp;</a></span>getBaseAndOffsetPosition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::getBaseAndOffsetPosition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>BasePos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>OffsetPos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For instructions with a base and offset, return the position of the base register and offset operands. </p>
<p>Return the position of the base and offset operands for this instruction. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">3291</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04375">isAddrModeWithOffset()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02436">isMemOp()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01653">isPostIncrement()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01984">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03258">getBaseAndOffset()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02042">getIncrementValue()</a>, and <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00179">isLoadStoreThatCanHandleDisplacement()</a>.</p>

</div>
</div>
<a id="ae646f74a0d49287f89602e08c3bd8a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae646f74a0d49287f89602e08c3bd8a6c">&#9670;&nbsp;</a></span>getBranchingInstrs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, 2 &gt; HexagonInstrInfo::getBranchingInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03328">3328</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00293">llvm::MachineBasicBlock::instr_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::instr_end()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="ac8e4876fffd2ceada8ef6428258d7236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e4876fffd2ceada8ef6428258d7236">&#9670;&nbsp;</a></span>getBundleNoShuf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::getBundleNoShuf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04701">4701</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01340">llvm::MachineInstr::isBundle()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>.</p>

</div>
</div>
<a id="aa6e04ac12678c7bda572f8173a93acf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e04ac12678c7bda572f8173a93acf6">&#9670;&nbsp;</a></span>getCExtOpNum()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getCExtOpNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03386">3386</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00106">llvm::HexagonII::ExtendableOpMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00105">llvm::HexagonII::ExtendableOpPos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04612">immediateExtend()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">isConstExtended()</a>.</p>

</div>
</div>
<a id="ae51e8df80062a62aa693f01400b1ba74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae51e8df80062a62aa693f01400b1ba74">&#9670;&nbsp;</a></span>getCompoundCandidateGroup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1HexagonII.html#a8c5fc47618410395f043e1a8510c8d4a">HexagonII::CompoundGroup</a> HexagonInstrInfo::getCompoundCandidateGroup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03393">3393</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00244">llvm::HexagonII::HCG_A</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00245">llvm::HexagonII::HCG_B</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00246">llvm::HexagonII::HCG_C</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00243">llvm::HexagonII::HCG_None</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00130">isIntRegForSubInst()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03481">getCompoundOpcode()</a>.</p>

</div>
</div>
<a id="af668609d5285820d674d655ab3990c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af668609d5285820d674d655ab3990c91">&#9670;&nbsp;</a></span>getCompoundOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getCompoundOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>GB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03481">3481</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03393">getCompoundCandidateGroup()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00244">llvm::HexagonII::HCG_A</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00245">llvm::HexagonII::HCG_B</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01398">llvm::MachineInstr::readsRegister()</a>.</p>

</div>
</div>
<a id="a6df1d4efd6bbf8875716c6a87891423a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df1d4efd6bbf8875716c6a87891423a">&#9670;&nbsp;</a></span>getCondOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getCondOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>sense</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03565">3565</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">PredicateInstruction()</a>.</p>

</div>
</div>
<a id="ab20c9973b32c51225d917dcd2851580c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20c9973b32c51225d917dcd2851580c">&#9670;&nbsp;</a></span>getDotCurOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getDotCurOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03577">3577</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a9a82bbf1e42873015a50e5dc53358ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a82bbf1e42873015a50e5dc53358ffc">&#9670;&nbsp;</a></span>getDotNewOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getDotNewOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03698">3698</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, and <a class="el" href="ScopedPrinter_8h_source.html#l00085">llvm::to_string()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00112">llvm::HexagonHazardRecognizer::EmitInstruction()</a>, and <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00039">llvm::HexagonHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a id="afa8ce195c40d446fbe801e412cbd4634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8ce195c40d446fbe801e412cbd4634">&#9670;&nbsp;</a></span>getDotNewPredJumpOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getDotNewPredJumpOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a> *&#160;</td>
          <td class="paramname"><em>MBPI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03739">3739</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineBranchProbabilityInfo_8cpp_source.html#l00056">llvm::MachineBranchProbabilityInfo::getEdgeProbability()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isMBB()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03825">getDotNewPredOp()</a>.</p>

</div>
</div>
<a id="a2dccaaa2fe9b7efa5c97aebe59820ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dccaaa2fe9b7efa5c97aebe59820ab5">&#9670;&nbsp;</a></span>getDotNewPredOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getDotNewPredOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a> *&#160;</td>
          <td class="paramname"><em>MBPI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03825">3825</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03739">getDotNewPredJumpOp()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a9c77543be7a3d0a0f205f3f97662a168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c77543be7a3d0a0f205f3f97662a168">&#9670;&nbsp;</a></span>getDotOldOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getDotOldOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03840">3840</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00159">llvm::HexagonSubtarget::hasV60Ops()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02490">isNewValueStore()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02508">isPredicatedNew()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a32b36d5a50c710a1f513d6bff9886fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b36d5a50c710a1f513d6bff9886fe2">&#9670;&nbsp;</a></span>getDuplexCandidateGroup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1HexagonII.html#a780ec6792abe76b6925d0f2e97c6ef9f">HexagonII::SubInstructionGroup</a> HexagonInstrInfo::getDuplexCandidateGroup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03891">3891</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00125">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00416">llvm::HexagonRegisterInfo::getStackRegister()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00237">llvm::HexagonII::HSIG_A</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00233">llvm::HexagonII::HSIG_L1</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00234">llvm::HexagonII::HSIG_L2</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00232">llvm::HexagonII::HSIG_None</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00235">llvm::HexagonII::HSIG_S1</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00236">llvm::HexagonII::HSIG_S2</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00135">isDblRegForSubInst()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00130">isIntRegForSubInst()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04421">changeDuplexOpcode()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02256">isDuplexPair()</a>.</p>

</div>
</div>
<a id="a05ee2cc7a342e4df11ed0a8df5764a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ee2cc7a342e4df11ed0a8df5764a0e">&#9670;&nbsp;</a></span>getDuplexOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getDuplexOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ForBigCore</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03508">3508</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04421">changeDuplexOpcode()</a>.</p>

</div>
</div>
<a id="a0088a706e5c2588be4b7e346a7fd7b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0088a706e5c2588be4b7e346a7fd7b05">&#9670;&nbsp;</a></span>getEquivalentHWInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::getEquivalentHWInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04271">4271</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a6c1928eecc56a24a5a6d8bb211a0afb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c1928eecc56a24a5a6d8bb211a0afb4">&#9670;&nbsp;</a></span>getIncrementValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::getIncrementValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the instruction is an increment of a constant value, return the amount. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02042">2042</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">getBaseAndOffsetPosition()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01653">isPostIncrement()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a8d440404da44b3480e71ac2793976daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d440404da44b3480e71ac2793976daf">&#9670;&nbsp;</a></span>getInlineAsmLength()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getInlineAsmLength </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Str</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MAI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Measure the specified inline asm to determine an approximation of its length. </p>
<p>Comments (which run till the next SeparatorString or newline) do not count as an instruction. <a class="el" href="classllvm_1_1Any.html">Any</a> other non-whitespace text is considered an instruction, with multiple instructions separated by SeparatorString or newlines. Variable-length instructions are not handled here; this function may be overloaded in the target code to do that. <a class="el" href="namespacellvm_1_1Hexagon.html">Hexagon</a> counts the number of ##'s and adjust for that many constant exenders. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01839">1839</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringRef_8h_source.html#l00450">llvm::StringRef::count()</a>, <a class="el" href="StringRef_8h_source.html#l00131">llvm::StringRef::data()</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00655">llvm::MCAsmInfo::getCommentString()</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00641">llvm::MCAsmInfo::getMaxInstLength()</a>, <a class="el" href="MCAsmInfo_8h_source.html#l00649">llvm::MCAsmInfo::getSeparatorString()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Length</a>, and <a class="el" href="StringRef_8h_source.html#l00137">llvm::StringRef::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00288">llvm::MSP430InstrInfo::getInstSizeInBytes()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04551">getSize()</a>.</p>

</div>
</div>
<a id="a782e0e2e0ea2a4e55daa11d53e678b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782e0e2e0ea2a4e55daa11d53e678b54">&#9670;&nbsp;</a></span>getInstrLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the instruction latency of a given instruction. </p>
<p>If the instruction has higher cost when predicated, it's returned via PredCost. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01968">1968</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04275">getInstrTimingClassLatency()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04275">getInstrTimingClassLatency()</a>.</p>

</div>
</div>
<a id="a72d325594d9e663ccddea2f07dfaabac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d325594d9e663ccddea2f07dfaabac">&#9670;&nbsp;</a></span>getInstrTimingClassLatency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getInstrTimingClassLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04275">4275</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01968">getInstrLatency()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00149">llvm::InstrItineraryData::getStageLatency()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01968">getInstrLatency()</a>.</p>

</div>
</div>
<a id="a309f8f194b0e0cd072cc8377a1add553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309f8f194b0e0cd072cc8377a1add553">&#9670;&nbsp;</a></span>getInvertedPredicatedOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getInvertedPredicatedOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04350">4350</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02520">isPredicatedTrue()</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04341">getInvertedPredSense()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04625">invertAndChangeJumpTarget()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01632">reverseBranchCondition()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04668">reversePredSense()</a>.</p>

</div>
</div>
<a id="ad56e70837d4c1cce8bfa3e746a50a38f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56e70837d4c1cce8bfa3e746a50a38f">&#9670;&nbsp;</a></span>getInvertedPredSense()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::getInvertedPredSense </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04341">4341</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04350">getInvertedPredicatedOpcode()</a>.</p>

</div>
</div>
<a id="a87dd0d3d75417cfdea08c2fc3a2ad8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87dd0d3d75417cfdea08c2fc3a2ad8e3">&#9670;&nbsp;</a></span>getMaxValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getMaxValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04361">4361</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ADT_2tmp_8txt_source.html#l00001">bits</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00112">llvm::HexagonII::ExtentBitsMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00111">llvm::HexagonII::ExtentBitsPos</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00109">llvm::HexagonII::ExtentSignedMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00108">llvm::HexagonII::ExtentSignedPos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="ExpandLargeDivRem_8cpp_source.html#l00052">isSigned()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">isConstExtended()</a>.</p>

</div>
</div>
<a id="a96003ed6236314dc4ba2d2b2d8b9a899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96003ed6236314dc4ba2d2b2d8b9a899">&#9670;&nbsp;</a></span>getMemAccessSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getMemAccessSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04458">4458</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00045">llvm::HexagonII::DoubleWordAccess</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00279">llvm::HexagonII::getMemAccessSizeInBytes()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00046">llvm::HexagonII::HVXVectorAccess</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00132">llvm::HexagonII::MemAccesSizeMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00131">llvm::HexagonII::MemAccessSizePos</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01984">areMemAccessesTriviallyDisjoint()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03258">getBaseAndOffset()</a>.</p>

</div>
</div>
<a id="a2db4968217da3bce05944604b04ea259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db4968217da3bce05944604b04ea259">&#9670;&nbsp;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BaseOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the base register and byte offset of a load/store instr. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03040">3040</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03258">getBaseAndOffset()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

</div>
</div>
<a id="af17f59ba0736ef73c0704d2361726cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17f59ba0736ef73c0704d2361726cbe">&#9670;&nbsp;</a></span>getMinValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getMinValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04481">4481</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ADT_2tmp_8txt_source.html#l00001">bits</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00112">llvm::HexagonII::ExtentBitsMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00111">llvm::HexagonII::ExtentBitsPos</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00109">llvm::HexagonII::ExtentSignedMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00108">llvm::HexagonII::ExtentSignedPos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="ExpandLargeDivRem_8cpp_source.html#l00052">isSigned()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">isConstExtended()</a>.</p>

</div>
</div>
<a id="a8dde0c6641c8e85d437d9b34045a5364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dde0c6641c8e85d437d9b34045a5364">&#9670;&nbsp;</a></span>getNonDotCurOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getNonDotCurOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03597">3597</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aa2608f019d3e290e2887efe08126a83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2608f019d3e290e2887efe08126a83a">&#9670;&nbsp;</a></span>getNonExtOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::getNonExtOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04495">4495</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00032">llvm::HexagonII::Absolute</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00034">llvm::HexagonII::BaseImmOffset</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00035">llvm::HexagonII::BaseLongOffset</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03249">getAddrMode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a408601da70bde1bd6239443476c13d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a408601da70bde1bd6239443476c13d6f">&#9670;&nbsp;</a></span>getNop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> HexagonInstrInfo::getNop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04740">4740</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstBuilder_8h_source.html#l00037">llvm::MCInstBuilder::addImm()</a>, <a class="el" href="MCInstBuilder_8h_source.html#l00061">llvm::MCInstBuilder::addInst()</a>, and <a class="el" href="WebAssemblyMCTargetDesc_8h_source.html#l00134">llvm::WebAssembly::Nop</a>.</p>

</div>
</div>
<a id="a747bf9b1a33a90bae3b4dbf87eed97bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a747bf9b1a33a90bae3b4dbf87eed97bb">&#9670;&nbsp;</a></span>getOperandLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> HexagonInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getOperandLatency - Compute and return the use operand latency of a given pair of def and use. </p>
<p>In most cases, the static scheduling itinerary was enough to determine the operand latency. But it may not be possible for instructions with variable number of defs / uses.</p>
<p>This is a raw interface to the itinerary that may be directly overriden by a target. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> computeOperandLatency to get the best estimate of latency. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04295">4295</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01222">llvm::TargetInstrInfo::getOperandLatency()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00125">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00439">llvm::HexagonSubtarget::adjustSchedDependency()</a>.</p>

</div>
</div>
<a id="a39175b5c07832217f180032fdb30664e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39175b5c07832217f180032fdb30664e">&#9670;&nbsp;</a></span>getPredReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::getPredReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>PredReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PredRegPos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PredRegFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04519">4519</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">isNewValueJump()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">PredicateInstruction()</a>.</p>

</div>
</div>
<a id="a9e0b122e85e996bbb0b9c3ed8da15a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0b122e85e996bbb0b9c3ed8da15a77">&#9670;&nbsp;</a></span>getPseudoInstrPair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::getPseudoInstrPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04539">4539</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a0bb1aef42639515a73638c5de02a9b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb1aef42639515a73638c5de02a9b5c">&#9670;&nbsp;</a></span>getRegForm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">short HexagonInstrInfo::getRegForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04543">4543</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a8fcb221e0c543e3bb5acd22a4a14b264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcb221e0c543e3bb5acd22a4a14b264">&#9670;&nbsp;</a></span>getSerializableBitmaskMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; HexagonInstrInfo::getSerializableBitmaskMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an array that contains the bitmask target flag values and their names. </p>
<p>MIR Serialization is able to serialize only the target flags that are defined by this method. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02090">2090</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, and <a class="el" href="HexagonBaseInfo_8h_source.html#l00224">llvm::HexagonII::HMOTF_ConstExtended</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00565">llvm::MachineOperand::printTargetFlags()</a>.</p>

</div>
</div>
<a id="a62e30711a965b31fe03a5ff14d8819bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62e30711a965b31fe03a5ff14d8819bb">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; HexagonInstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return an array that contains the direct target flag values and their names. </p>
<p>MIR Serialization is able to serialize only the target flags that are defined by this method. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02071">2071</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00203">llvm::HexagonII::MO_GDGOT</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00207">llvm::HexagonII::MO_GDPLT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00742">llvm::AArch64II::MO_GOT</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00199">llvm::HexagonII::MO_GPREL</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00254">llvm::ARMII::MO_HI16</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00211">llvm::HexagonII::MO_IE</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00215">llvm::HexagonII::MO_IEGOT</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00250">llvm::ARMII::MO_LO16</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00189">llvm::HexagonII::MO_PCREL</a>, and <a class="el" href="HexagonBaseInfo_8h_source.html#l00219">llvm::HexagonII::MO_TPREL</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00468">getTargetFlagName()</a>.</p>

</div>
</div>
<a id="aab2e617786f0429ea73422f70fdb0606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2e617786f0429ea73422f70fdb0606">&#9670;&nbsp;</a></span>getSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::getSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04551">4551</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="HexagonInstrInfo_8cpp.html#a954d2f2b304cae353bdbf4bd0e9a0aa7">BranchRelaxAsmLarge</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01839">getInlineAsmLength()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00213">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="HexagonMCTargetDesc_8h_source.html#l00033">HEXAGON_INSTR_SIZE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::INLINEASM</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">isConstExtended()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02304">isExtended()</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ad75876eb10638ef04c71a02fd4f21447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad75876eb10638ef04c71a02fd4f21447">&#9670;&nbsp;</a></span>getType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> HexagonInstrInfo::getType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04585">4585</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00054">llvm::HexagonII::TypeMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00053">llvm::HexagonII::TypePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01105">cannotCoexistAsymm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02138">isCompoundBranchInstr()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02701">isHVXVec()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02418">isLateSourceInstr()</a>.</p>

</div>
</div>
<a id="a911f1ee40a3e0bc91eeef55e7903586e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911f1ee40a3e0bc91eeef55e7903586e">&#9670;&nbsp;</a></span>getUnits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1InstrStage.html#a28207c85d95c7a0d901b2d8dbc37b6e3">InstrStage::FuncUnits</a> HexagonInstrInfo::getUnits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04590">4590</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInstrItineraries_8h_source.html#l00135">llvm::InstrItineraryData::beginStage()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00121">llvm::HexagonSubtarget::getInstrItineraryData()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00078">llvm::InstrStage::getUnits()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04403">isPureSlot0()</a>.</p>

</div>
</div>
<a id="abd63e1339737330b8b7345389e6b5a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd63e1339737330b8b7345389e6b5a7b">&#9670;&nbsp;</a></span>hasEHLabel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::hasEHLabel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>B</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03083">3083</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="ae5a58b66599853918ad0f91f8b5baf11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a58b66599853918ad0f91f8b5baf11">&#9670;&nbsp;</a></span>hasLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::hasLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Accesses</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction or the bundle of instructions has load from stack slots. </p>
<p>This function checks if the instruction or bundle of instructions has load from stack slot and returns frameindex and machine memory operand of that instruction if true.</p>
<p>Return the frameindex and machine memory operand if true. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00386">386</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00358">llvm::TargetInstrInfo::hasLoadFromStackSlot()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l02363">llvm::MachineInstr::getFoldedRestoreSize()</a>.</p>

</div>
</div>
<a id="a68ba1c838f2f4382c40bac0f76cbafb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ba1c838f2f4382c40bac0f76cbafb8">&#9670;&nbsp;</a></span>hasNonExtEquivalent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::hasNonExtEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03092">3092</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00032">llvm::HexagonII::Absolute</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00034">llvm::HexagonII::BaseImmOffset</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00035">llvm::HexagonII::BaseLongOffset</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03249">getAddrMode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a8a09633654cce71946f0ea14258ec16f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a09633654cce71946f0ea14258ec16f">&#9670;&nbsp;</a></span>hasPseudoInstrPair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::hasPseudoInstrPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03127">3127</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a6298fe18896dd895703bad238f9ad632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6298fe18896dd895703bad238f9ad632">&#9670;&nbsp;</a></span>hasStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::hasStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>Accesses</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction or the bundle of instructions has store to stack slots. </p>
<p>This function checks if the instruction or bundle of instructions has store to stack slot and returns frameindex and machine memory operand of that instruction if true.</p>
<p>Return the frameindex and machine memory operand if true. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00404">404</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00372">llvm::TargetInstrInfo::hasStoreToStackSlot()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l02344">llvm::MachineInstr::getFoldedSpillSize()</a>.</p>

</div>
</div>
<a id="a9f41eb1b615d25825220195734599d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f41eb1b615d25825220195734599d8e">&#9670;&nbsp;</a></span>hasUncondBranch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::hasUncondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>B</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03132">3132</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="adf62cb0814e5fb37775a82efbe6130aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf62cb0814e5fb37775a82efbe6130aa">&#9670;&nbsp;</a></span>immediateExtend()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::immediateExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>immediateExtend - Changes the instruction in place to one using an immediate extender. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04612">4612</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00234">llvm::MachineOperand::addTargetFlag()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03386">getCExtOpNum()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00224">llvm::HexagonII::HMOTF_ConstExtended</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">isConstExtended()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02282">isExtendable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isMBB()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a76f8dfae3796fd187aebe3f8f60643ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f8dfae3796fd187aebe3f8f60643ec">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert branch code into the end of the specified <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>. </p>
<p>The operands to this method are the same as those returned by analyzeBranch. This is only invoked in cases where analyzeBranch returns success. It returns the number of instructions inserted.</p>
<p>It is also invoked by tail merging to add unconditional branches in cases where analyzeBranch doesn't apply because there was no original branch to analyze. At least this much must be implemented, else tail merging needs to be disabled. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">627</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00434">analyzeBranch()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00197">findLoopInstr()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00240">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00537">llvm::getUndefRegState()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02263">isEndLoopN()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01218">isImm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">isNewValueJump()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00404">llvm::MachineOperand::isUndef()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00118">llvm::printMBBReference()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00604">removeBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01632">reverseBranchCondition()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>, <a class="el" href="M68kBaseInfo_8h_source.html#l00090">llvm::M68kBeads::Term</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04686">validateBranchCond()</a>.</p>

<p class="reference">Referenced by <a class="el" href="FastISel_8cpp_source.html#l01562">llvm::FastISel::fastEmitBranch()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00457">FixTail()</a>, <a class="el" href="IfConversion_8cpp_source.html#l01470">InsertUncondBranch()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01036">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="X86SpeculativeLoadHardening_8cpp_source.html#l00225">splitEdge()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00667">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a id="aa528c9c8703b0e07a931fad4ede33e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa528c9c8703b0e07a931fad4ede33e60">&#9670;&nbsp;</a></span>insertNoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert a noop into the instruction stream at the specified point. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01647">1647</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a244e5dc9852015b910f71d51215af0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244e5dc9852015b910f71d51215af0b6">&#9670;&nbsp;</a></span>invertAndChangeJumpTarget()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::invertAndChangeJumpTarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>NewTarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04625">4625</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="Pass_8cpp_source.html#l00136">llvm::Pass::dump()</a>, <a class="el" href="HexagonInstrInfo_8cpp.html#ab5393e76e19ff8f9f4d07317f0e97d27">EnableBranchPrediction</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04350">getInvertedPredicatedOpcode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02508">isPredicatedNew()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00118">llvm::printMBBReference()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04675">reversePrediction()</a>.</p>

</div>
</div>
<a id="a55246a5e84582e5324d64d18ae8c2f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55246a5e84582e5324d64d18ae8c2f76">&#9670;&nbsp;</a></span>isAbsoluteSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isAbsoluteSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02116">2116</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00033">llvm::HexagonII::AbsoluteSet</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03249">getAddrMode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a75f983849cf8991ef55523a480a146aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f983849cf8991ef55523a480a146aa">&#9670;&nbsp;</a></span>isAccumulator()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isAccumulator </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02120">2120</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00151">llvm::HexagonII::AccumulatorMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00150">llvm::HexagonII::AccumulatorPos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02926">isVecAcc()</a>.</p>

</div>
</div>
<a id="a50ace2f667d5e2629e0dae31388d801b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ace2f667d5e2629e0dae31388d801b">&#9670;&nbsp;</a></span>isAddrModeWithOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isAddrModeWithOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04375">4375</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00129">llvm::HexagonII::AddrModeMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00128">llvm::HexagonII::AddrModePos</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00034">llvm::HexagonII::BaseImmOffset</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00035">llvm::HexagonII::BaseLongOffset</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00036">llvm::HexagonII::BaseRegOffset</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">getBaseAndOffsetPosition()</a>.</p>

</div>
</div>
<a id="a87cf243e21383cb4e5397728877b6a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87cf243e21383cb4e5397728877b6a1d">&#9670;&nbsp;</a></span>isAsCheapAsAMove()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isAsCheapAsAMove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00154">154</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a545c0f6224175e65be3f6da0f875ea3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545c0f6224175e65be3f6da0f875ea3f">&#9670;&nbsp;</a></span>isBaseImmOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isBaseImmOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02125">2125</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00034">llvm::HexagonII::BaseImmOffset</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03249">getAddrMode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a97bca59d2d840669e9a191d0b46151ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97bca59d2d840669e9a191d0b46151ac">&#9670;&nbsp;</a></span>isComplex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isComplex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02129">2129</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02436">isMemOp()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02662">isTC1()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02672">isTC2Early()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a12c136569005c010338d965043e1e61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c136569005c010338d965043e1e61d">&#9670;&nbsp;</a></span>isCompoundBranchInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isCompoundBranchInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02138">2138</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04585">getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="HexagonDepITypes_8h_source.html#l00021">llvm::HexagonII::TypeCJ</a>.</p>

</div>
</div>
<a id="a6be60178ba29200fe8a89e8da7e01326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be60178ba29200fe8a89e8da7e01326">&#9670;&nbsp;</a></span>isConstExtended()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isConstExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">2144</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00100">llvm::HexagonII::ExtendableMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00099">llvm::HexagonII::ExtendablePos</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00103">llvm::HexagonII::ExtendedMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00102">llvm::HexagonII::ExtendedPos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03386">getCExtOpNum()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04361">getMaxValue()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04481">getMinValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::getTargetFlags()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00224">llvm::HexagonII::HMOTF_ConstExtended</a>, <a class="el" href="MachineOperand_8h_source.html#l00351">llvm::MachineOperand::isBlockAddress()</a>, <a class="el" href="MachineOperand_8h_source.html#l00341">llvm::MachineOperand::isCPI()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02282">isExtendable()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02304">isExtended()</a>, <a class="el" href="MachineOperand_8h_source.html#l00335">llvm::MachineOperand::isFPImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00347">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00345">llvm::MachineOperand::isJTI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isMBB()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::isSymbol()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04551">getSize()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04612">immediateExtend()</a>.</p>

</div>
</div>
<a id="aa54eeda6265ff05e380b1ba58bcedd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa54eeda6265ff05e380b1ba58bcedd25">&#9670;&nbsp;</a></span>isDeallocRet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isDeallocRet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02187">2187</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ac485643e66f0cec45d40f99288d3e25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac485643e66f0cec45d40f99288d3e25c">&#9670;&nbsp;</a></span>isDependent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isDependent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ProdMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ConsMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02202">2202</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00513">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00247">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00125">llvm::HexagonSubtarget::getRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00236">parseOperands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03159">producesStall()</a>.</p>

</div>
</div>
<a id="a814dee0ebe3a1d51f35c332bc96c6852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814dee0ebe3a1d51f35c332bc96c6852">&#9670;&nbsp;</a></span>isDotCurInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isDotCurInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02237">2237</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aa84748822baa03a9524f1f50896bcec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84748822baa03a9524f1f50896bcec6">&#9670;&nbsp;</a></span>isDotNewInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isDotNewInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02248">2248</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02478">isNewValueInst()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02508">isPredicatedNew()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a166ac061c8d0c7f4495d299634af955d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166ac061c8d0c7f4495d299634af955d">&#9670;&nbsp;</a></span>isDuplexPair()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isDuplexPair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MIb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symmetrical. See if these two instructions are fit for duplex pair. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02256">2256</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03891">getDuplexCandidateGroup()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00258">isDuplexPairMatch()</a>.</p>

</div>
</div>
<a id="ad76f7d09547602baffaf0faad3993418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad76f7d09547602baffaf0faad3993418">&#9670;&nbsp;</a></span>isEndLoopN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isEndLoopN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02263">2263</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00434">analyzeBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00804">analyzeLoopForPipelining()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">PredicateInstruction()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01632">reverseBranchCondition()</a>.</p>

</div>
</div>
<a id="ab3e07a993133fa2e66fc36ef6de3a4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e07a993133fa2e66fc36ef6de3a4a4">&#9670;&nbsp;</a></span>isExpr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isExpr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02268">2268</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00062">llvm::MachineOperand::MO_BlockAddress</a>, <a class="el" href="MachineOperand_8h_source.html#l00057">llvm::MachineOperand::MO_ConstantPoolIndex</a>, <a class="el" href="MachineOperand_8h_source.html#l00060">llvm::MachineOperand::MO_ExternalSymbol</a>, <a class="el" href="MachineOperand_8h_source.html#l00061">llvm::MachineOperand::MO_GlobalAddress</a>, <a class="el" href="MachineOperand_8h_source.html#l00059">llvm::MachineOperand::MO_JumpTableIndex</a>, and <a class="el" href="MachineOperand_8h_source.html#l00055">llvm::MachineOperand::MO_MachineBasicBlock</a>.</p>

</div>
</div>
<a id="ada281073abacffc4ccda16549a1a1fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada281073abacffc4ccda16549a1a1fe7">&#9670;&nbsp;</a></span>isExtendable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isExtendable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02282">2282</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00100">llvm::HexagonII::ExtendableMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00099">llvm::HexagonII::ExtendablePos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00213">llvm::MCInstrDesc::TSFlags</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04612">immediateExtend()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">isConstExtended()</a>.</p>

</div>
</div>
<a id="a84c742bd8090cec28068c6a57628df7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84c742bd8090cec28068c6a57628df7d">&#9670;&nbsp;</a></span>isExtended()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02304">2304</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00103">llvm::HexagonII::ExtendedMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00102">llvm::HexagonII::ExtendedPos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00224">llvm::HexagonII::HMOTF_ConstExtended</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04551">getSize()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02144">isConstExtended()</a>.</p>

</div>
</div>
<a id="ad1c9e9655c2a5bc29ccd7a1db7296b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c9e9655c2a5bc29ccd7a1db7296b5f">&#9670;&nbsp;</a></span>isFloat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isFloat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02317">2317</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00140">llvm::HexagonII::FPMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00139">llvm::HexagonII::FPPos</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00185">shouldSink()</a>.</p>

</div>
</div>
<a id="a0900b0dbbda9bcb799da111f6ecfec1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0900b0dbbda9bcb799da111f6ecfec1b">&#9670;&nbsp;</a></span>isHVXMemWithAIndirect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isHVXMemWithAIndirect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>J</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02324">2324</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02701">isHVXVec()</a>, <a class="el" href="MachineInstr_8h_source.html#l00910">llvm::MachineInstr::isIndirectBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02333">isIndirectCall()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02344">isIndirectL4Return()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01105">cannotCoexistAsymm()</a>.</p>

</div>
</div>
<a id="ac246cf69451e70e10a35c4689b0c2c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac246cf69451e70e10a35c4689b0c2c74">&#9670;&nbsp;</a></span>isHVXVec()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isHVXVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02701">2701</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04585">getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00027">llvm::HexagonII::TypeCVI_FIRST</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00028">llvm::HexagonII::TypeCVI_LAST</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03031">addLatencyToSchedule()</a>, <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00112">llvm::HexagonHazardRecognizer::EmitInstruction()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02324">isHVXMemWithAIndirect()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02926">isVecAcc()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03159">producesStall()</a>.</p>

</div>
</div>
<a id="a6534167ec45abb7c89e425515045332e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6534167ec45abb7c89e425515045332e">&#9670;&nbsp;</a></span>isIndirectCall()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isIndirectCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02333">2333</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02324">isHVXMemWithAIndirect()</a>.</p>

</div>
</div>
<a id="a8e612fa7e811378c42f9134d5e0cbb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e612fa7e811378c42f9134d5e0cbb1d">&#9670;&nbsp;</a></span>isIndirectL4Return()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isIndirectL4Return </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02344">2344</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02324">isHVXMemWithAIndirect()</a>.</p>

</div>
</div>
<a id="a1b481ee0bcdf83a54ef7dc0d57e1f166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b481ee0bcdf83a54ef7dc0d57e1f166">&#9670;&nbsp;</a></span>isJumpR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isJumpR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02358">2358</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a41de6fc03291ee5f75dc43385e8416f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41de6fc03291ee5f75dc43385e8416f1">&#9670;&nbsp;</a></span>isJumpWithinBranchRange()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isJumpWithinBranchRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02376">2376</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">isNewValueJump()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aa79ad041cbd1b04e5a721b2a1fb8e7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79ad041cbd1b04e5a721b2a1fb8e7a6">&#9670;&nbsp;</a></span>isLateSourceInstr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isLateSourceInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02418">2418</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04585">getType()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="HexagonDepITypes_8h_source.html#l00047">llvm::HexagonII::TypeCVI_VX_LATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02938">isVecUsableNextPacket()</a>.</p>

</div>
</div>
<a id="aa78de19ae21b6786dd84b7baf19d9cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78de19ae21b6786dd84b7baf19d9cbe">&#9670;&nbsp;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> overrides. </p>
<p>isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot.</p>
<p>If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot. If not, return 0. This predicate must return 0 if the instruction has any side effects other than loading from the stack slot.</p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than loading from the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00288">288</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00576">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l02934">MatchingStackOffset()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="a5f9167ee43d64eeb653b8e2fb22bbd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9167ee43d64eeb653b8e2fb22bbd42">&#9670;&nbsp;</a></span>isLoopN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isLoopN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02424">2424</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a9c47d4b1cc028edf14e163a30177f2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c47d4b1cc028edf14e163a30177f2e9">&#9670;&nbsp;</a></span>isMemOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isMemOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02436">2436</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01984">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03258">getBaseAndOffset()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">getBaseAndOffsetPosition()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02129">isComplex()</a>.</p>

</div>
</div>
<a id="a7e9c3814ce6b764f49a1cd4d1dc2d60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9c3814ce6b764f49a1cd4d1dc2d60a">&#9670;&nbsp;</a></span>isNewValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isNewValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02468">2468</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00078">llvm::HexagonII::NewValueMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00077">llvm::HexagonII::NewValuePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">isNewValueJump()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02544">isPredictedTaken()</a>.</p>

</div>
</div>
<a id="a13ae690fd30f5128c9e21f9eea3f9f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ae690fd30f5128c9e21f9eea3f9f35">&#9670;&nbsp;</a></span>isNewValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isNewValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02473">2473</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00078">llvm::HexagonII::NewValueMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00077">llvm::HexagonII::NewValuePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a8bfe0fc8377e6757eb49b022d0914055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bfe0fc8377e6757eb49b022d0914055">&#9670;&nbsp;</a></span>isNewValueInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isNewValueInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02478">2478</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">isNewValueJump()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02490">isNewValueStore()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02248">isDotNewInst()</a>.</p>

</div>
</div>
<a id="ac9ab1e2bf588c1f331bd7c7042eeac59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ab1e2bf588c1f331bd7c7042eeac59">&#9670;&nbsp;</a></span>isNewValueJump() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isNewValueJump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">2482</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02468">isNewValue()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00434">analyzeBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04519">getPredReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02376">isJumpWithinBranchRange()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02478">isNewValueInst()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">PredicateInstruction()</a>.</p>

</div>
</div>
<a id="aa531897f0fa44905fe04250a248a5009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa531897f0fa44905fe04250a248a5009">&#9670;&nbsp;</a></span>isNewValueJump() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isNewValueJump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02486">2486</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02468">isNewValue()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>.</p>

</div>
</div>
<a id="af02831e1ec83ccce2146a8d520807b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02831e1ec83ccce2146a8d520807b05">&#9670;&nbsp;</a></span>isNewValueStore() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isNewValueStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02490">2490</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00090">llvm::HexagonII::NVStoreMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00089">llvm::HexagonII::NVStorePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01105">cannotCoexistAsymm()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03840">getDotOldOp()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02478">isNewValueInst()</a>.</p>

</div>
</div>
<a id="a92f6fc0b6f05a8b01ffe8e4053977421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f6fc0b6f05a8b01ffe8e4053977421">&#9670;&nbsp;</a></span>isNewValueStore() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isNewValueStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02495">2495</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00090">llvm::HexagonII::NVStoreMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00089">llvm::HexagonII::NVStorePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a48148d9e8b984a5a3266b547202182e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48148d9e8b984a5a3266b547202182e5">&#9670;&nbsp;</a></span>isOperandExtended()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isOperandExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperandNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02501">2501</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonBaseInfo_8h_source.html#l00106">llvm::HexagonII::ExtendableOpMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00105">llvm::HexagonII::ExtendableOpPos</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a97faee68eb98fcfcb3f7ac387a126143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97faee68eb98fcfcb3f7ac387a126143">&#9670;&nbsp;</a></span>isPostIncrement()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPostIncrement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for post-incremented instructions. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01653">1653</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03249">getAddrMode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="HexagonBaseInfo_8h_source.html#l00037">llvm::HexagonII::PostInc</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01984">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03258">getBaseAndOffset()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">getBaseAndOffsetPosition()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02042">getIncrementValue()</a>, and <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00575">getPostIncrementOperand()</a>.</p>

</div>
</div>
<a id="ad8ea9e17222a0160b645d0691f9ac366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8ea9e17222a0160b645d0691f9ac366">&#9670;&nbsp;</a></span>isPredicable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified instruction can be predicated. </p>
<p>By default, this returns true for every instruction with a PredicateOperand. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01755">1755</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonSubtarget_8h_source.html#l00165">llvm::HexagonSubtarget::hasV62Ops()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02651">isTailCall()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="HexagonSubtarget_8cpp_source.html#l00538">llvm::HexagonSubtarget::usePredicatedCalls()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">PredicateInstruction()</a>.</p>

</div>
</div>
<a id="a08a6fa663190c41b23870c4037019577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a6fa663190c41b23870c4037019577">&#9670;&nbsp;</a></span>isPredicated() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the instruction is already predicated. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">1665</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00068">llvm::HexagonII::PredicatedMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00067">llvm::HexagonII::PredicatedPos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l01795">findHoistingInsertPosAndDeps()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03291">getBaseAndOffsetPosition()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03840">getDotOldOp()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00947">llvm::MachineBasicBlock::getFallThrough()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00948">getPredicatedRegister()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00566">getPredicateSense()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02248">isDotNewInst()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02486">isNewValueJump()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02508">isPredicatedNew()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03243">predOpcodeHasNot()</a>.</p>

</div>
</div>
<a id="aef45584784ea1a01a4b23f23b9b9fb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef45584784ea1a01a4b23f23b9b9fb78">&#9670;&nbsp;</a></span>isPredicated() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02534">2534</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00068">llvm::HexagonII::PredicatedMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00067">llvm::HexagonII::PredicatedPos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a3ba46f88b5bf0ddbc0013e0c459dfc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba46f88b5bf0ddbc0013e0c459dfc17">&#9670;&nbsp;</a></span>isPredicatedNew() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicatedNew </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02508">2508</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00072">llvm::HexagonII::PredicatedNewMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00071">llvm::HexagonII::PredicatedNewPos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03840">getDotOldOp()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04625">invertAndChangeJumpTarget()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02248">isDotNewInst()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02544">isPredictedTaken()</a>.</p>

</div>
</div>
<a id="af3d07856460d0ce4b85aec0c98c7f8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d07856460d0ce4b85aec0c98c7f8c5">&#9670;&nbsp;</a></span>isPredicatedNew() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicatedNew </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02514">2514</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00072">llvm::HexagonII::PredicatedNewMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00071">llvm::HexagonII::PredicatedNewPos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="aecdf0fa9dd1430956f5cfbe6ce10e85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdf0fa9dd1430956f5cfbe6ce10e85a">&#9670;&nbsp;</a></span>isPredicatedTrue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicatedTrue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02520">2520</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00070">llvm::HexagonII::PredicatedFalseMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00069">llvm::HexagonII::PredicatedFalsePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04350">getInvertedPredicatedOpcode()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00566">getPredicateSense()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03243">predOpcodeHasNot()</a>.</p>

</div>
</div>
<a id="a44e7d8b37d7d0027cc5b1ed4d0a9b698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e7d8b37d7d0027cc5b1ed4d0a9b698">&#9670;&nbsp;</a></span>isPredicatedTrue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicatedTrue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02526">2526</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00070">llvm::HexagonII::PredicatedFalseMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00069">llvm::HexagonII::PredicatedFalsePos</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00068">llvm::HexagonII::PredicatedMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00067">llvm::HexagonII::PredicatedPos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a894e256e75a98301f4327cc2222cac9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894e256e75a98301f4327cc2222cac9c">&#9670;&nbsp;</a></span>isPredicateLate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredicateLate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02539">2539</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00074">llvm::HexagonII::PredicateLateMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00073">llvm::HexagonII::PredicateLatePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a270bc5bd7ab995418f181261d7222804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270bc5bd7ab995418f181261d7222804">&#9670;&nbsp;</a></span>isPredictedTaken()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPredictedTaken </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02544">2544</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00642">isBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02468">isNewValue()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02508">isPredicatedNew()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00136">llvm::HexagonII::TakenMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00135">llvm::HexagonII::TakenPos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04675">reversePrediction()</a>.</p>

</div>
</div>
<a id="ab05bd090a45576dbb3d3bc84ee0cbafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05bd090a45576dbb3d3bc84ee0cbafd">&#9670;&nbsp;</a></span>isProfitableToDupForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's profitable for if-converter to duplicate instructions of specified accumulated instruction latencies in the specified MBB to enable if-conversion. </p>
<p>The probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00831">831</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a872edb0c5d973fbfa475a65c0e551aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a872edb0c5d973fbfa475a65c0e551aab">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if it's profitable to predicate instructions with accumulated instruction latency of "NumCycles" of the specified basic block, where the probability of the instructions being executed is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00818">818</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04598">nonDbgBBSize()</a>.</p>

</div>
</div>
<a id="adfe8a1fa9d9e9d431d780ec8f2f53d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe8a1fa9d9e9d431d780ec8f2f53d2e">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Second variant of isProfitableToIfCvt. </p>
<p>This one checks for the case where two basic blocks from true and false path of a if-then-else (diamond) are predicated on mutally exclusive predicates, where the probability of the true path being taken is given by Probability, and Confidence is a measure of our confidence that it will be properly predicted. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00824">824</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04598">nonDbgBBSize()</a>.</p>

</div>
</div>
<a id="a3150a30f9e3a05a9046082353226634d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3150a30f9e3a05a9046082353226634d">&#9670;&nbsp;</a></span>isPureSlot0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isPureSlot0 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04403">4403</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04590">getUnits()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00218">llvm::HexagonFUnits::isSlot0Only()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01105">cannotCoexistAsymm()</a>.</p>

</div>
</div>
<a id="a0b0ff2c9b97b1fd61b0b8629117952f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b0ff2c9b97b1fd61b0b8629117952f6">&#9670;&nbsp;</a></span>isRestrictNoSlot1Store()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isRestrictNoSlot1Store </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04415">4415</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00125">llvm::HexagonII::RestrictNoSlot1StoreMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00124">llvm::HexagonII::RestrictNoSlot1StorePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01105">cannotCoexistAsymm()</a>.</p>

</div>
</div>
<a id="a2833f816a8e70e808cd692af014a0cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2833f816a8e70e808cd692af014a0cad">&#9670;&nbsp;</a></span>isSaveCalleeSavedRegsCall()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isSaveCalleeSavedRegsCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02551">2551</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aa9ecd27c4296fa446ecf4396ba58f2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9ecd27c4296fa446ecf4396ba58f2e2">&#9670;&nbsp;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test if the given instruction should be considered a scheduling boundary. </p>
<p>This primarily includes labels and terminators. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01791">1791</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03078">doesNotReturn()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01027">llvm::ISD::INLINEASM_BR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonInstrInfo_8cpp.html#a9ee344ecc32d18814066d56bf16444c6">ScheduleInlineAsm</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00396">llvm::MachineBasicBlock::successors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00430">hoistAndMergeSGPRInits()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00482">isSchedBoundary()</a>.</p>

</div>
</div>
<a id="a3bdb1ff24d926b71716ab34f3b7d57cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdb1ff24d926b71716ab34f3b7d57cd">&#9670;&nbsp;</a></span>isSignExtendingLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isSignExtendingLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02558">2558</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aa703186afab7e5449dde5b3138fb4919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa703186afab7e5449dde5b3138fb4919">&#9670;&nbsp;</a></span>isSolo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isSolo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02636">2636</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00058">llvm::HexagonII::SoloMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00057">llvm::HexagonII::SoloPos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

</div>
</div>
<a id="a61412229d90080900f3bef35cbb08edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61412229d90080900f3bef35cbb08edf">&#9670;&nbsp;</a></span>isSpillPredRegOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isSpillPredRegOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02641">2641</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a92680e141738540aefb738d4e907701d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92680e141738540aefb738d4e907701d">&#9670;&nbsp;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot. </p>
<p>isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot.</p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than storing to the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00336">336</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00576">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l01307">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>.</p>

</div>
</div>
<a id="aa4e19e02d7a1b67cdeb7359198d6c9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e19e02d7a1b67cdeb7359198d6c9f7">&#9670;&nbsp;</a></span>isTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02651">2651</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="DwarfDebug_8cpp_source.html#l01984">llvm::DwarfDebug::beginInstruction()</a>, <a class="el" href="CodeGenCommonISel_8cpp_source.html#l00127">llvm::findSplitPointForStackProtector()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l01341">getBBAddrMapMetadata()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00566">isLibCallInTailPosition()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01755">isPredicable()</a>.</p>

</div>
</div>
<a id="aa9c8d53199aed86aa6f903d871542d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c8d53199aed86aa6f903d871542d83">&#9670;&nbsp;</a></span>isTC1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isTC1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02662">2662</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonDepTimingClasses_8h_source.html#l00018">llvm::is_TC1()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02129">isComplex()</a>.</p>

</div>
</div>
<a id="afbe1758b9d6645dd8636411669444bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe1758b9d6645dd8636411669444bf7">&#9670;&nbsp;</a></span>isTC2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isTC2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02667">2667</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonDepTimingClasses_8h_source.html#l00067">llvm::is_TC2()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="abc17d1f4a8a170f1797b241bc49d2451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc17d1f4a8a170f1797b241bc49d2451">&#9670;&nbsp;</a></span>isTC2Early()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isTC2Early </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02672">2672</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonDepTimingClasses_8h_source.html#l00099">llvm::is_TC2early()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02129">isComplex()</a>.</p>

</div>
</div>
<a id="accbd1133c42965964573145490ac0169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbd1133c42965964573145490ac0169">&#9670;&nbsp;</a></span>isTC4x()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isTC4x </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02677">2677</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonDepTimingClasses_8h_source.html#l00143">llvm::is_TC4x()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ad4475ef8d36797ed68e422e259b7b4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4475ef8d36797ed68e422e259b7b4cf">&#9670;&nbsp;</a></span>isToBeScheduledASAP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isToBeScheduledASAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02683">2683</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00519">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03144">mayBeCurLoad()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03151">mayBeNewStore()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00439">llvm::HexagonSubtarget::adjustSchedDependency()</a>.</p>

</div>
</div>
<a id="a67dabd2d424cff174a83b5681f1dc6b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67dabd2d424cff174a83b5681f1dc6b5">&#9670;&nbsp;</a></span>isValidAutoIncImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isValidAutoIncImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02707">2707</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00092">llvm::MVT::v128i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00121">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00135">llvm::MVT::v16i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00110">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00122">llvm::MVT::v32i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00104">llvm::MVT::v64i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00091">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00134">llvm::MVT::v8i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00088">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l00627">llvm::HexagonTargetLowering::getPostIndexedAddressParts()</a>, and <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00468">llvm::HexagonDAGToDAGISel::SelectIndexedStore()</a>.</p>

</div>
</div>
<a id="a53372200df2c3350a7b61c797e578be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53372200df2c3350a7b61c797e578be7">&#9670;&nbsp;</a></span>isValidOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isValidOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Extend</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02744">2744</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ProvenanceAnalysisEvaluator_8cpp_source.html#l00020">getName()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00114">Hexagon_ADDI_OFFSET_MAX</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00115">Hexagon_ADDI_OFFSET_MIN</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00112">Hexagon_MEMB_OFFSET_MAX</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00113">Hexagon_MEMB_OFFSET_MIN</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00108">Hexagon_MEMD_OFFSET_MAX</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00109">Hexagon_MEMD_OFFSET_MIN</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00110">Hexagon_MEMH_OFFSET_MAX</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00111">Hexagon_MEMH_OFFSET_MIN</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00106">Hexagon_MEMW_OFFSET_MAX</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00107">Hexagon_MEMW_OFFSET_MIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01024">llvm::ISD::INLINEASM</a>, <a class="el" href="MathExtras_8h_source.html#l00292">llvm::isPowerOf2_32()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00382">llvm::Log2_32()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a3d3718680f419329dfc5234ad751da3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3718680f419329dfc5234ad751da3d">&#9670;&nbsp;</a></span>isVecAcc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isVecAcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02926">2926</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02120">isAccumulator()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02701">isHVXVec()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02938">isVecUsableNextPacket()</a>.</p>

</div>
</div>
<a id="a0c4eff707277bc8932a6879c710f39b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4eff707277bc8932a6879c710f39b1">&#9670;&nbsp;</a></span>isVecALU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isVecALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02930">2930</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="HexagonDepITypes_8h_source.html#l00033">llvm::HexagonII::TypeCVI_VA</a>, <a class="el" href="HexagonDepITypes_8h_source.html#l00034">llvm::HexagonII::TypeCVI_VA_DV</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00054">llvm::HexagonII::TypeMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00053">llvm::HexagonII::TypePos</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02938">isVecUsableNextPacket()</a>.</p>

</div>
</div>
<a id="af4b4b716e97b9c9b7b0381d46d68fc1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b4b716e97b9c9b7b0381d46d68fc1b">&#9670;&nbsp;</a></span>isVecUsableNextPacket()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isVecUsableNextPacket </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ProdMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ConsMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02938">2938</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp.html#ab930841e05bf5db2b5a963bf8f132c67">EnableACCForwarding</a>, <a class="el" href="HexagonInstrInfo_8cpp.html#ab7ae65a77a164e1ad0c92d2e8d124b1f">EnableALUForwarding</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02418">isLateSourceInstr()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02926">isVecAcc()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02930">isVecALU()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03151">mayBeNewStore()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03031">addLatencyToSchedule()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03159">producesStall()</a>.</p>

</div>
</div>
<a id="abf7070c79cc463f9509661c243b5b06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7070c79cc463f9509661c243b5b06f">&#9670;&nbsp;</a></span>isZeroExtendingLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::isZeroExtendingLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02952">2952</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="abd2d8a338da0066ab5a287c36dd7928d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2d8a338da0066ab5a287c36dd7928d">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Load the specified register of the given register class from the specified stack frame index. </p>
<p>The load instruction is to be added to the given machine basic block before the specified machine instruction. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01004">1004</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l11159">emitBuildPairF64Pseudo()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00688">llvm::MipsSEFrameLowering::emitEpilogue()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00619">insertCSRRestores()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00449">llvm::XCoreFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01254">llvm::RISCVFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00486">llvm::CSKYFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00385">llvm::SystemZELFFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l01128">llvm::SystemZXPLINKFrameLowering::restoreCalleeSavedRegisters()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l02577">llvm::PPCFrameLowering::restoreCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="ac718c39c129c387a51c844e2e032dfb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac718c39c129c387a51c844e2e032dfb9">&#9670;&nbsp;</a></span>mayBeCurLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::mayBeCurLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03144">3144</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00159">llvm::HexagonSubtarget::hasV60Ops()</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00093">llvm::HexagonII::mayCVLoadMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00092">llvm::HexagonII::mayCVLoadPos</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00112">llvm::HexagonHazardRecognizer::EmitInstruction()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02683">isToBeScheduledASAP()</a>.</p>

</div>
</div>
<a id="a43b5e87252962bc99f0a45a6e509c000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b5e87252962bc99f0a45a6e509c000">&#9670;&nbsp;</a></span>mayBeNewStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::mayBeNewStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03151">3151</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00087">llvm::HexagonII::mayNVStoreMask</a>, <a class="el" href="HexagonBaseInfo_8h_source.html#l00086">llvm::HexagonII::mayNVStorePos</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="HexagonSubtarget_8h_source.html#l00220">llvm::HexagonSubtarget::useNewValueStores()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03053">canExecuteInBundle()</a>, <a class="el" href="HexagonHazardRecognizer_8cpp_source.html#l00112">llvm::HexagonHazardRecognizer::EmitInstruction()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02683">isToBeScheduledASAP()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02938">isVecUsableNextPacket()</a>.</p>

</div>
</div>
<a id="ad60287ef8b5a83a38ec5f29bce7bf43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60287ef8b5a83a38ec5f29bce7bf43c">&#9670;&nbsp;</a></span>nonDbgBBSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::nonDbgBBSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getInstrTimingClassLatency - Compute the instruction latency of a given instruction using Timing Class information, if available. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04598">4598</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2CodeGen_2README_8txt_source.html#l00039">BB</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00141">nonDbgMICount()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00818">isProfitableToIfCvt()</a>.</p>

</div>
</div>
<a id="a2c3f25da2de283546bb9f7faf6dc0a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3f25da2de283546bb9f7faf6dc0a66">&#9670;&nbsp;</a></span>nonDbgBundleSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::nonDbgBundleSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>&#160;</td>
          <td class="paramname"><em>BundleHead</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04602">4602</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBundle_8h_source.html#l00060">llvm::getBundleEnd()</a>, <a class="el" href="MachineInstrBundleIterator_8h_source.html#l00274">llvm::MachineInstrBundleIterator&lt; Ty, IsReverse &gt;::getInstrIterator()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00141">nonDbgMICount()</a>.</p>

</div>
</div>
<a id="aab2cb776956d1fc403be50975b7c71f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2cb776956d1fc403be50975b7c71f1">&#9670;&nbsp;</a></span>predCanBeUsedAsDotNew()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::predCanBeUsedAsDotNew </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PredReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03197">3197</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aceee9a73661b6686aa71230f97fd43f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceee9a73661b6686aa71230f97fd43f4">&#9670;&nbsp;</a></span>PredicateInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert the instruction into a predicated instruction. </p>
<p>It returns true if the operation was successful. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">1670</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">llvm::MachineRegisterInfo::clearKillFlags()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Pass_8cpp_source.html#l00136">llvm::Pass::dump()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03565">getCondOpcode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04519">getPredReg()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02263">isEndLoopN()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02482">isNewValueJump()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01755">isPredicable()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00685">n</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03243">predOpcodeHasNot()</a>.</p>

</div>
</div>
<a id="a78c98e74fe3a792624bfab314c84366a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c98e74fe3a792624bfab314c84366a">&#9670;&nbsp;</a></span>PredOpcodeHasJMP_c()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::PredOpcodeHasJMP_c </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03232">3232</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00434">analyzeBranch()</a>.</p>

</div>
</div>
<a id="a96438399ac2aa3192e717473f5987057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96438399ac2aa3192e717473f5987057">&#9670;&nbsp;</a></span>predOpcodeHasNot()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::predOpcodeHasNot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03243">3243</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01665">isPredicated()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02520">isPredicatedTrue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">PredicateInstruction()</a>.</p>

</div>
</div>
<a id="a9310234581e8a3981657a3e66147eee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9310234581e8a3981657a3e66147eee3">&#9670;&nbsp;</a></span>producesStall() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::producesStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a>&#160;</td>
          <td class="paramname"><em>MII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03177">3177</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02701">isHVXVec()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03159">producesStall()</a>.</p>

</div>
</div>
<a id="a23501724e4b0765b70306a0e17cbd8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23501724e4b0765b70306a0e17cbd8f9">&#9670;&nbsp;</a></span>producesStall() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::producesStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ProdMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>ConsMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03159">3159</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02202">isDependent()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02701">isHVXVec()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02938">isVecUsableNextPacket()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03177">producesStall()</a>.</p>

</div>
</div>
<a id="a084034c5b9ce9016df265315f15490eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084034c5b9ce9016df265315f15490eb">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Remove the branching code at the end of the specific MBB. </p>
<p>This is only invoked in cases where analyzeBranch returns success. It returns the number of instructions that were removed. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00604">604</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00289">llvm::MachineBasicBlock::back()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00118">llvm::printMBBReference()</a>.</p>

<p class="reference">Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00457">FixTail()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00667">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a id="a5d95586ea588b8d6938a3e7679766688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d95586ea588b8d6938a3e7679766688">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reverses the branch condition of the specified condition list, returning false on success and true if it cannot be reversed. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01632">1632</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04350">getInvertedPredicatedOpcode()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00642">isBranch()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02263">isEndLoopN()</a>, and <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01218">isImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00457">FixTail()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00667">llvm::MachineBasicBlock::updateTerminator()</a>.</p>

</div>
</div>
<a id="a8f5cdc483817334a30905183a777f066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5cdc483817334a30905183a777f066">&#9670;&nbsp;</a></span>reversePrediction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonInstrInfo::reversePrediction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04675">4675</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02544">isPredictedTaken()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04625">invertAndChangeJumpTarget()</a>.</p>

</div>
</div>
<a id="a3da713b6adb4b11a04a6e1f376307d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da713b6adb4b11a04a6e1f376307d20">&#9670;&nbsp;</a></span>reversePredSense()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::reversePredSense </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04668">4668</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="Pass_8cpp_source.html#l00136">llvm::Pass::dump()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04350">getInvertedPredicatedOpcode()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a983032106624c6c737b6d07bc4dcb3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983032106624c6c737b6d07bc4dcb3be">&#9670;&nbsp;</a></span>setBundleNoShuf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::setBundleNoShuf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a>&#160;</td>
          <td class="paramname"><em>MIB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04692">4692</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00684">llvm::MachineOperand::setImm()</a>.</p>

</div>
</div>
<a id="abe61bd08cb4381fcbd0ca7bc68f73a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe61bd08cb4381fcbd0ca7bc68f73a14">&#9670;&nbsp;</a></span>shouldSink()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::shouldSink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02317">isFloat()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a230837b86f36384876568b3bdb4fdafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230837b86f36384876568b3bdb4fdafb">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Store the specified register of the given register class to the specified stack frame index. </p>
<p>The store instruction is to be added to the given machine basic block before the specified machine instruction. If isKill is true, the register operand is the last use and must be marked kill. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00956">956</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01049">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00469">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11126">emitSplitF64Pseudo()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00592">insertCSRSaves()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00794">llvm::MipsSEFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00415">llvm::XCoreFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="LoongArchFrameLowering_8cpp_source.html#l00453">llvm::LoongArchFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l01217">llvm::RISCVFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00463">llvm::CSKYFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00325">llvm::SystemZELFFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l01067">llvm::SystemZXPLINKFrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l02382">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="ac612bf5eb4997a70289340f428feaf63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac612bf5eb4997a70289340f428feaf63">&#9670;&nbsp;</a></span>SubsumesPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the first specified predicate subsumes the second, e.g. </p>
<p>GE subsumes GT. </p>

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01722">1722</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="afc5bf0bc2afd89675ea0e20c6552d8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5bf0bc2afd89675ea0e20c6552d8bd">&#9670;&nbsp;</a></span>translateInstrsForDup() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::translateInstrsForDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a>&#160;</td>
          <td class="paramname"><em>MII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ToBigInstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04449">4449</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04421">changeDuplexOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00295">llvm::MachineBasicBlock::instr_end()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="aa97d0ad92d0bcba799d8426c1569271c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97d0ad92d0bcba799d8426c1569271c">&#9670;&nbsp;</a></span>translateInstrsForDup() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HexagonInstrInfo::translateInstrsForDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ToBigInstrs</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04439">4439</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a81d629c7450ced0e97f84ec6ceb9e9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81d629c7450ced0e97f84ec6ceb9e9f5">&#9670;&nbsp;</a></span>validateBranchCond()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonInstrInfo::validateBranchCond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonInstrInfo_8cpp_source.html#l04686">4686</a> of file <a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00627">insertBranch()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/Hexagon/<a class="el" href="HexagonInstrInfo_8h_source.html">HexagonInstrInfo.h</a></li>
<li>lib/Target/Hexagon/<a class="el" href="HexagonInstrInfo_8cpp_source.html">HexagonInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:01:02 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
