
---------- Begin Simulation Statistics ----------
final_tick                               110282586340001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8168744                       # Simulator instruction rate (inst/s)
host_mem_usage                                2060236                       # Number of bytes of host memory used
host_op_rate                                  8307455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   615.49                       # Real time elapsed on the host
host_tick_rate                             8244408144                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5027819002                       # Number of instructions simulated
sim_ops                                    5113196494                       # Number of ops (including micro ops) simulated
sim_seconds                                  5.074392                       # Number of seconds simulated
sim_ticks                                5074391954001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       110592                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           27                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           27                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            6                      
system.ruby.DMA_Controller.I.allocI_store |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         1728                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |         774    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total          774                      
system.ruby.DMA_Controller.M.allocTBE    |        1070    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1070                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         1728                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       11318    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        11318                      
system.ruby.DMA_Controller.S.SloadSEvent |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total            9                      
system.ruby.DMA_Controller.S.allocTBE    |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            9                      
system.ruby.DMA_Controller.S.deallocTBE  |         304    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          304                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            6                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |          29    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total           29                      
system.ruby.DMA_Controller.SloadSEvent   |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total            9                      
system.ruby.DMA_Controller.Stallmandatory_in |       11347    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        11347                      
system.ruby.DMA_Controller.allocI_load   |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            6                      
system.ruby.DMA_Controller.allocI_store  |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         1728                      
system.ruby.DMA_Controller.allocTBE      |        1079    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1079                      
system.ruby.DMA_Controller.deallocTBE    |         304    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          304                      
system.ruby.DMA_Controller.deallocfwdfrom_in |         774    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total          774                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            6                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        1728    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         1728                      
system.ruby.Directory_Controller.I.allocTBE |      275043     29.99%     29.99% |      259042     28.25%     58.24% |      190455     20.77%     79.01% |      192535     20.99%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total       917075                      
system.ruby.Directory_Controller.I.deallocTBE |      274061     30.01%     30.01% |      258067     28.26%     58.28% |      189481     20.75%     79.03% |      191521     20.97%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total       913130                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |          17     65.38%     65.38% |           3     11.54%     76.92% |           4     15.38%     92.31% |           2      7.69%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total           26                      
system.ruby.Directory_Controller.M.allocTBE |       89178     29.25%     29.25% |       79827     26.18%     55.44% |       69012     22.64%     78.07% |       66849     21.93%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total       304866                      
system.ruby.Directory_Controller.M.deallocTBE |       89538     29.23%     29.23% |       80177     26.18%     55.41% |       69358     22.64%     78.05% |       67222     21.95%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total       306295                      
system.ruby.Directory_Controller.M_GetM.Progress |        3055     74.10%     74.10% |         417     10.11%     84.21% |         321      7.79%     92.00% |         330      8.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total         4123                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            1                      
system.ruby.Directory_Controller.M_GetS.Progress |       19124     40.24%     40.24% |       12390     26.07%     66.32% |        8566     18.03%     84.34% |        7440     15.66%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        47520                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           1      5.88%      5.88% |           0      0.00%      5.88% |           0      0.00%      5.88% |          16     94.12%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           17                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          42     21.11%     21.11% |          37     18.59%     39.70% |          43     21.61%     61.31% |          77     38.69%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          199                      
system.ruby.Directory_Controller.Progress |       44996     41.88%     41.88% |       23042     21.44%     63.32% |       21504     20.01%     83.33% |       17908     16.67%    100.00%
system.ruby.Directory_Controller.Progress::total       107450                      
system.ruby.Directory_Controller.S.allocTBE |      468365     30.97%     30.97% |      357535     23.64%     54.61% |      326440     21.59%     76.20% |      359984     23.80%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      1512324                      
system.ruby.Directory_Controller.S.deallocTBE |      468987     30.96%     30.96% |      358160     23.64%     54.60% |      327068     21.59%     76.19% |      360625     23.81%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      1514840                      
system.ruby.Directory_Controller.S_GetM.Progress |       22817     40.89%     40.89% |       10235     18.34%     59.23% |       12617     22.61%     81.83% |       10138     18.17%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total        55807                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |           8     50.00%     50.00% |           0      0.00%     50.00% |           1      6.25%     56.25% |           7     43.75%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total           16                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       17676     42.90%     42.90% |       10289     24.97%     67.88% |        7223     17.53%     85.41% |        6012     14.59%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        41200                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       17676     42.90%     42.90% |       10289     24.97%     67.88% |        7223     17.53%     85.41% |        6012     14.59%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        41200                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           7     77.78%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |          40     44.94%     44.94% |          12     13.48%     58.43% |          25     28.09%     86.52% |          12     13.48%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total           89                      
system.ruby.Directory_Controller.Stallreqto_in |         115     32.21%     32.21% |          53     14.85%     47.06% |          73     20.45%     67.51% |         116     32.49%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total          357                      
system.ruby.Directory_Controller.allocTBE |      850262     30.63%     30.63% |      706693     25.46%     56.10% |      593130     21.37%     77.47% |      625380     22.53%    100.00%
system.ruby.Directory_Controller.allocTBE::total      2775465                      
system.ruby.Directory_Controller.deallocTBE |      850262     30.63%     30.63% |      706693     25.46%     56.10% |      593130     21.37%     77.47% |      625380     22.53%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      2775465                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    102037851                      
system.ruby.IFETCH.hit_latency_hist_seqr |   102037851    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    102037851                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    102661473                      
system.ruby.IFETCH.latency_hist_seqr     |   102661473    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    102661473                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       623622                      
system.ruby.IFETCH.miss_latency_hist_seqr |      623622    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       623622                      
system.ruby.L1Cache_Controller.I.allocI_load |      253345     21.65%     21.65% |      253064     21.62%     43.27% |      356893     30.50%     73.77% |      306943     26.23%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      1170245                      
system.ruby.L1Cache_Controller.I.allocI_store |       38323     19.98%     19.98% |       28804     15.02%     35.00% |       51972     27.10%     62.10% |       72696     37.90%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       191795                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      290722     21.41%     21.41% |      280860     20.68%     42.09% |      407867     30.03%     72.12% |      378620     27.88%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      1358069                      
system.ruby.L1Cache_Controller.I_store.Progress |         284     18.73%     18.73% |         763     50.33%     69.06% |         398     26.25%     95.32% |          71      4.68%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1516                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     60.00%     60.00% |           2     40.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            5                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     4257358     27.77%     27.77% |     2866542     18.70%     46.47% |     4395292     28.67%     75.14% |     3810382     24.86%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     15329574                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     4263823     27.46%     27.46% |     3038901     19.57%     47.03% |     4183427     26.94%     73.97% |     4041325     26.03%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     15527476                      
system.ruby.L1Cache_Controller.M.allocTBE |       92368     30.40%     30.40% |       46147     15.19%     45.60% |       73859     24.31%     69.91% |       91420     30.09%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total       303794                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       92534     30.38%     30.38% |       46264     15.19%     45.57% |       74103     24.33%     69.90% |       91664     30.10%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       304565                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         141     20.83%     20.83% |         145     21.42%     42.25% |         220     32.50%     74.74% |         171     25.26%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          677                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            3                      
system.ruby.L1Cache_Controller.MloadMEvent |     4257358     27.77%     27.77% |     2866542     18.70%     46.47% |     4395292     28.67%     75.14% |     3810382     24.86%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     15329574                      
system.ruby.L1Cache_Controller.MstoreMEvent |     4263823     27.46%     27.46% |     3038901     19.57%     47.03% |     4183427     26.94%     73.97% |     4041325     26.03%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     15527476                      
system.ruby.L1Cache_Controller.Progress  |      135625     64.65%     64.65% |       23128     11.02%     75.67% |       27624     13.17%     88.84% |       23408     11.16%    100.00%
system.ruby.L1Cache_Controller.Progress::total       209785                      
system.ruby.L1Cache_Controller.S.SloadSEvent |    23558158     21.59%     21.59% |    20439200     18.73%     40.32% |    34165448     31.31%     71.63% |    30956893     28.37%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    109119699                      
system.ruby.L1Cache_Controller.S.allocTBE |      283550     23.35%     23.35% |      256785     21.15%     44.50% |      361984     29.81%     74.31% |      311942     25.69%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      1214261                      
system.ruby.L1Cache_Controller.S.deallocTBE |       30985     65.62%     65.62% |        4612      9.77%     75.39% |        5845     12.38%     87.77% |        5774     12.23%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        47216                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      253345     21.65%     21.65% |      253064     21.62%     43.27% |      356893     30.50%     73.77% |      306943     26.23%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      1170245                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         101     18.98%     18.98% |         109     20.49%     39.47% |         194     36.47%     75.94% |         128     24.06%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          532                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            4                      
system.ruby.L1Cache_Controller.S_store.Progress |      135340     64.98%     64.98% |       22365     10.74%     75.72% |       27226     13.07%     88.80% |       23336     11.20%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       208267                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           4     80.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            5                      
system.ruby.L1Cache_Controller.SloadSEvent |    23558158     21.59%     21.59% |    20439200     18.73%     40.32% |    34165448     31.31%     71.63% |    30956893     28.37%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    109119699                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     40.00%     40.00% |           6     60.00%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           10                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         245     20.15%     20.15% |         254     20.89%     41.04% |         414     34.05%     75.08% |         303     24.92%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         1216                      
system.ruby.L1Cache_Controller.allocI_load |      253345     21.65%     21.65% |      253064     21.62%     43.27% |      356893     30.50%     73.77% |      306943     26.23%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      1170245                      
system.ruby.L1Cache_Controller.allocI_store |       38323     19.98%     19.98% |       28804     15.02%     35.00% |       51972     27.10%     62.10% |       72696     37.90%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       191795                      
system.ruby.L1Cache_Controller.allocTBE  |      375918     24.76%     24.76% |      302932     19.96%     44.72% |      435843     28.71%     73.43% |      403362     26.57%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      1518055                      
system.ruby.L1Cache_Controller.deallocTBE |       30985     65.62%     65.62% |        4612      9.77%     75.39% |        5845     12.38%     87.77% |        5774     12.23%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        47216                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      290722     21.41%     21.41% |      280860     20.68%     42.09% |      407867     30.03%     72.12% |      378620     27.88%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      1358069                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      253345     21.65%     21.65% |      253064     21.62%     43.27% |      356893     30.50%     73.77% |      306943     26.23%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      1170245                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       92534     30.38%     30.38% |       46264     15.19%     45.57% |       74103     24.33%     69.90% |       91664     30.10%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       304565                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     22411422                      
system.ruby.LD.hit_latency_hist_seqr     |    22411422    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     22411422                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     22958045                      
system.ruby.LD.latency_hist_seqr         |    22958045    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      22958045                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples       546623                      
system.ruby.LD.miss_latency_hist_seqr    |      546623    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       546623                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       280336                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      280336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       280336                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       322427                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      322427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       322427                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        42091                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       42091    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        42091                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       322427                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      322427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       322427                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       322427                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      322427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       322427                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       772670                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      772670    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       772670                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       794044                      
system.ruby.RMW_Read.latency_hist_seqr   |      794044    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       794044                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        21374                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       21374    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        21374                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     14152043                      
system.ruby.ST.hit_latency_hist_seqr     |    14152043    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     14152043                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     14393143                      
system.ruby.ST.latency_hist_seqr         |    14393143    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      14393143                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       241100                      
system.ruby.ST.miss_latency_hist_seqr    |      241100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       241100                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.997614                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4002.067403                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.057307                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  9244.735462                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.995419                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  3975.898260                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999989                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.039124                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 12259.907580                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999981                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.000170                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.994963                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  4057.674362                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999968                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.083782                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14117.960794                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999960                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.998473                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.000061                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  4034.446009                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999978                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.108348                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 14913.427124                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999970                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         2159                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6491.438394                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000014                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 166134.641084                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  9373.661672                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 128930.240125                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   998.270173                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    139976749                      
system.ruby.hit_latency_hist_seqr        |   139976749    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    139976749                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6317.360786                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.003898                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   534.118110                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.947001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16495.880714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.882203                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  7070.552758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.003229                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   528.729365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999861                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 17491.096479                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.891233                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6531.575768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.005176                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   544.589360                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000051                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 15512.481141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.986434                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  7403.676458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.004774                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   550.221885                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000264                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16501.568796                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000011                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.891178                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      141451559                      
system.ruby.latency_hist_seqr            |   141451559    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        141451559                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      1474810                      
system.ruby.miss_latency_hist_seqr       |     1474810    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      1474810                      
system.ruby.network.average_flit_latency    16.297390                      
system.ruby.network.average_flit_network_latency    11.901459                      
system.ruby.network.average_flit_queueing_latency     4.395932                      
system.ruby.network.average_flit_vnet_latency |   14.826159                       |    5.091627                       |    8.354901                      
system.ruby.network.average_flit_vqueue_latency |    5.655496                       |           6                       |    1.165809                      
system.ruby.network.average_hops             0.996452                      
system.ruby.network.average_packet_latency    14.603884                      
system.ruby.network.average_packet_network_latency    11.111042                      
system.ruby.network.average_packet_queueing_latency     3.492842                      
system.ruby.network.average_packet_vnet_latency |   22.811304                       |    5.091627                       |    6.837619                      
system.ruby.network.average_packet_vqueue_latency |    5.273986                       |           6                       |    1.081414                      
system.ruby.network.avg_link_utilization     0.003830                      
system.ruby.network.avg_vc_load          |    0.001700     44.39%     44.39% |    0.000221      5.78%     50.17% |    0.000197      5.15%     55.32% |    0.000194      5.05%     60.38% |    0.000309      8.07%     68.45% |    0.000036      0.95%     69.40% |    0.000035      0.90%     70.30% |    0.000035      0.90%     71.20% |    0.000823     21.49%     92.69% |    0.000095      2.48%     95.17% |    0.000093      2.42%     97.59% |    0.000092      2.41%    100.00%
system.ruby.network.avg_vc_load::total       0.003830                      
system.ruby.network.ext_in_link_utilization     12971981                      
system.ruby.network.ext_out_link_utilization     12971981                      
system.ruby.network.flit_network_latency |   115917689                       |     7160717                       |    31307091                      
system.ruby.network.flit_queueing_latency |    44217252                       |     8438226                       |     4368464                      
system.ruby.network.flits_injected       |     7818457     60.27%     60.27% |     1406371     10.84%     71.11% |     3747153     28.89%    100.00%
system.ruby.network.flits_injected::total     12971981                      
system.ruby.network.flits_received       |     7818457     60.27%     60.27% |     1406371     10.84%     71.11% |     3747153     28.89%    100.00%
system.ruby.network.flits_received::total     12971981                      
system.ruby.network.int_link_utilization     12925962                      
system.ruby.network.packet_network_latency |    39285650                       |     7160717                       |    18695862                      
system.ruby.network.packet_queueing_latency |     9082864                       |     8438226                       |     2956872                      
system.ruby.network.packets_injected     |     1722201     29.37%     29.37% |     1406371     23.99%     53.36% |     2734265     46.64%    100.00%
system.ruby.network.packets_injected::total      5862837                      
system.ruby.network.packets_received     |     1722201     29.37%     29.37% |     1406371     23.99%     53.36% |     2734265     46.64%    100.00%
system.ruby.network.packets_received::total      5862837                      
system.ruby.network.routers0.buffer_reads      6939284                      
system.ruby.network.routers0.buffer_writes      6939284                      
system.ruby.network.routers0.crossbar_activity      6939284                      
system.ruby.network.routers0.sw_input_arbiter_activity      6948085                      
system.ruby.network.routers0.sw_output_arbiter_activity      6939284                      
system.ruby.network.routers1.buffer_reads      6152355                      
system.ruby.network.routers1.buffer_writes      6152355                      
system.ruby.network.routers1.crossbar_activity      6152355                      
system.ruby.network.routers1.sw_input_arbiter_activity      6155305                      
system.ruby.network.routers1.sw_output_arbiter_activity      6152355                      
system.ruby.network.routers2.buffer_reads      6473202                      
system.ruby.network.routers2.buffer_writes      6473202                      
system.ruby.network.routers2.crossbar_activity      6473202                      
system.ruby.network.routers2.sw_input_arbiter_activity      6479275                      
system.ruby.network.routers2.sw_output_arbiter_activity      6473202                      
system.ruby.network.routers3.buffer_reads      6333102                      
system.ruby.network.routers3.buffer_writes      6333102                      
system.ruby.network.routers3.crossbar_activity      6333102                      
system.ruby.network.routers3.sw_input_arbiter_activity      6336988                      
system.ruby.network.routers3.sw_output_arbiter_activity      6333102                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    141451559                      
system.ruby.outstanding_req_hist_seqr::mean     1.000442                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000306                      
system.ruby.outstanding_req_hist_seqr::stdev     0.021013                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   141389076     99.96%     99.96% |       62483      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    141451559                      
system.switch_cpus0.Branches                  4736987                       # Number of branches fetched
system.switch_cpus0.committedInsts           16690881                       # Number of instructions committed
system.switch_cpus0.committedOps             40761246                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses            6017141                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                14635                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            4014703                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 2288                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.989664                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           22341054                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 3647                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.010336                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             10148732437                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      104893780.013547                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     22642372                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     10663856                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      2827807                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        102038                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               102038                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       175051                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        90608                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1575948                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      10043838656.986454                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     39420286                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            39420286                       # number of integer instructions
system.switch_cpus0.num_int_register_reads     80844228                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     31851965                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts            5996543                       # Number of load instructions
system.switch_cpus0.num_mem_refs             10008982                       # number of memory refs
system.switch_cpus0.num_store_insts           4012439                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1066421      2.62%      2.62% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         29458658     72.27%     74.89% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           96583      0.24%     75.12% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            64267      0.16%     75.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1810      0.00%     75.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     75.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            400      0.00%     75.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     75.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     75.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     75.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     75.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     75.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd           23577      0.06%     75.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu           10118      0.02%     75.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp            1210      0.00%     75.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            8774      0.02%     75.39% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc          18918      0.05%     75.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult            974      0.00%     75.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift          1571      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     75.45% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         5975065     14.66%     90.10% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        4007549      9.83%     99.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        21478      0.05%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         4890      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          40762263                       # Class of executed instruction
system.switch_cpus1.Branches                  3695639                       # Number of branches fetched
system.switch_cpus1.committedInsts           14348856                       # Number of instructions committed
system.switch_cpus1.committedOps             31911143                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses            4612855                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                17273                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            2844196                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 2669                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.991291                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           19123207                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 5123                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.008709                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             10147703385                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      88371333.247210                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     16449654                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes      8432994                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      1961644                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses        195505                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts               195505                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       315450                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       163802                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1431206                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      10059332051.752790                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     31248125                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            31248125                       # number of integer instructions
system.switch_cpus1.num_int_register_reads     63034346                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     25144550                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts            4591802                       # Number of load instructions
system.switch_cpus1.num_mem_refs              7433944                       # number of memory refs
system.switch_cpus1.num_store_insts           2842142                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       330839      1.04%      1.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         23892346     74.87%     75.91% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           54772      0.17%     76.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            67837      0.21%     76.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           4670      0.01%     76.30% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     76.30% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            304      0.00%     76.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     76.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     76.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     76.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     76.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     76.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd            4336      0.01%     76.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     76.32% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu           38230      0.12%     76.44% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp            2204      0.01%     76.45% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt           33514      0.11%     76.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc          46860      0.15%     76.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     76.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     76.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift          2440      0.01%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         4556467     14.28%     90.98% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        2830026      8.87%     99.85% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        35335      0.11%     99.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        12116      0.04%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total          31912296                       # Class of executed instruction
system.switch_cpus2.Branches                  4284708                       # Number of branches fetched
system.switch_cpus2.committedInsts           23999780                       # Number of instructions committed
system.switch_cpus2.committedOps             46334278                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses            6825140                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                17212                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            4007498                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 3136                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.986630                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           32290650                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 5177                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.013370                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             10146873945                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      135661310.245338                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     20315336                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     12089999                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      2250102                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       6270391                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              6270391                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     12821860                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      5894047                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1726036                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      10011212634.754662                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     40483192                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            40483192                       # number of integer instructions
system.switch_cpus2.num_int_register_reads     84761229                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     31894569                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts            6791635                       # Number of load instructions
system.switch_cpus2.num_mem_refs             10792095                       # number of memory refs
system.switch_cpus2.num_store_insts           4000460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       575308      1.24%      1.24% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         30540689     65.89%     67.13% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           84184      0.18%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            63897      0.14%     67.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         134873      0.29%     67.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            480      0.00%     67.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     67.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc           166      0.00%     67.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.75% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd         2309496      4.98%     72.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.73% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu          133321      0.29%     73.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp           11702      0.03%     73.04% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt           23796      0.05%     73.09% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        1229268      2.65%     75.75% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult         149320      0.32%     76.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.07% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift        299700      0.65%     76.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     76.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd          334      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt          175      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            1      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     76.72% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         6003808     12.95%     89.67% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        3653312      7.88%     97.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead       787827      1.70%     99.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       347148      0.75%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          46348805                       # Class of executed instruction
system.switch_cpus3.Branches                  3659472                       # Number of branches fetched
system.switch_cpus3.committedInsts           21680098                       # Number of instructions committed
system.switch_cpus3.committedOps             43090440                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses            6317122                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                19010                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            3918176                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 4709                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.987199                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           28923391                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 2882                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.012801                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             10148783901                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      129914539.914342                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     16143098                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes      9818703                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      1957799                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       8518288                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              8518288                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     16501139                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      8038446                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1438495                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      10018869361.085659                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     35428813                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            35428813                       # number of integer instructions
system.switch_cpus3.num_int_register_reads     74806776                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     27219740                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts            6269952                       # Number of load instructions
system.switch_cpus3.num_mem_refs             10182596                       # number of memory refs
system.switch_cpus3.num_store_insts           3912644                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       823517      1.90%      1.90% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         26175097     60.53%     62.44% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          118924      0.28%     62.71% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            62706      0.15%     62.86% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         427713      0.99%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            400      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc            17      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.85% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd         3438515      7.95%     71.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     71.80% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu          205880      0.48%     72.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp            6348      0.01%     72.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt            6950      0.02%     72.31% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        1409519      3.26%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult          73393      0.17%     75.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     75.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        308899      0.71%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            8      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt           28      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            1      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            8      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     76.45% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         5038216     11.65%     88.10% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        3460199      8.00%     96.11% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      1231736      2.85%     98.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       452445      1.05%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total          43240519                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions        10090                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples         5045                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 992378301.486819                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 39555567.917671                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10         5045    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     12832000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    995393500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total         5045                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  67698621500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 5006548531001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 105208339187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions        10087                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples         5043                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 993344176.878842                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 27823520.060346                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10         5043    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     50247000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    995347500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total         5043                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  27900932501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 5009434684000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 105245250723500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions        10185                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples         5092                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 986136435.192655                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 67462571.072636                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10         5092    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      3786500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    993565500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total         5092                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  52447156000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 5021406728001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 105208732456000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions        10159                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples         5079                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 990391794.449104                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 52718578.187481                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10         5079    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      7749001                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    995372500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total         5079                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  44190371494                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 5030199924007                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 105208196044500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 5074391954001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 5074391954001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 5074391954001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 5074391954001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      2269824                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           2269824                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        35466                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              35466                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2       447310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total               447310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2       447310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total              447310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     35466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000587500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            1374310                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      35466                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    35466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             1838                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             2284                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             2922                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             2841                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             2853                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             2302                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             1805                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             1734                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             1792                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             2055                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            2654                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            2527                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            2449                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            2124                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            1631                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            1655                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   318936997                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 177330000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              983924497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8992.75                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27742.75                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   24590                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                69.33                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                35466                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  34880                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    364                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     17                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     70                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     46                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        10872                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   208.747609                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   129.898465                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   230.656897                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         6006     55.24%     55.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1817     16.71%     71.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          716      6.59%     78.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          674      6.20%     84.74% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          705      6.48%     91.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          378      3.48%     94.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          278      2.56%     97.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          277      2.55%     99.81% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           21      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        10872                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               2269824                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                2269824                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 5074391504000                       # Total gap between requests
system.mem_ctrls2.avgGap                 143077637.85                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      2269824                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 447309.553652100964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        35466                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    983924497                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27742.75                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2       339295                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total       339295                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2       339295                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total       339295                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        35466                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        35466                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        35466                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        35466                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   2803822034                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   2803822034                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   2803822034                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   2803822034                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2       374761                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total       374761                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2       374761                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total       374761                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.094636                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.094636                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.094636                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.094636                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79056.618564                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79056.618564                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79056.618564                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79056.618564                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        35466                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        35466                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        35466                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        35466                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   2082617536                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   2082617536                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   2082617536                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   2082617536                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.094636                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.094636                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.094636                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.094636                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58721.523036                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58721.523036                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58721.523036                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58721.523036                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       270604                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       270604                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        35466                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        35466                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   2803822034                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   2803822034                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       306070                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       306070                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.115875                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.115875                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79056.618564                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79056.618564                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        35466                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        35466                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   2082617536                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   2082617536                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.115875                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.115875                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58721.523036                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58721.523036                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2        68691                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total        68691                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2        68691                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total        68691                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     33896.843459                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs          374761                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs         35466                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs         10.566768                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  105208194773500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 33896.843459                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.129306                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.129306                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        35466                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        34836                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.135292                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses       6031642                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses       374761                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            35221620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            18709350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          120573180                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     80910640440                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    1880431014240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      2362083807870                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       465.491004                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 4887948457251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  16998636750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            42433020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            22549890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          132654060                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     81319421640                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    1880086869120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      2362171576770                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       465.508301                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 4887047469250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  17899624751                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      2271744                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           2271744                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        35496                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              35496                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3       447688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total               447688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3       447688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total              447688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     35496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            1374361                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      35496                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    35496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             1829                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             2326                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             2916                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             2860                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             2846                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             2294                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             1805                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             1733                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             1780                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             2050                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            2638                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            2525                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            2445                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            2134                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            1654                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            1661                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   316405744                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 177480000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              981955744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8913.84                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27663.84                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   24643                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                69.42                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                35496                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  34911                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    356                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     24                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     69                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     41                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     7                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        10850                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   209.353733                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   130.383616                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   230.870821                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         5953     54.87%     54.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1849     17.04%     71.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          729      6.72%     78.63% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          657      6.06%     84.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          683      6.29%     90.98% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          405      3.73%     94.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          278      2.56%     97.27% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          274      2.53%     99.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           22      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        10850                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               2271744                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                2271744                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 5074390227000                       # Total gap between requests
system.mem_ctrls3.avgGap                 142956677.57                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      2271744                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 447687.924108582200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        35496                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    981955744                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27663.84                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   69.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3       352137                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total       352137                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3       352137                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total       352137                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        35496                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        35496                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        35496                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        35496                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   2803394504                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   2803394504                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   2803394504                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   2803394504                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3       387633                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total       387633                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3       387633                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total       387633                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.091571                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.091571                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.091571                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.091571                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78977.758170                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78977.758170                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78977.758170                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78977.758170                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        35496                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        35496                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        35496                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        35496                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   2081573257                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   2081573257                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   2081573257                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   2081573257                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.091571                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.091571                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.091571                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.091571                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58642.473997                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58642.473997                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58642.473997                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58642.473997                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       285618                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       285618                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        35496                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        35496                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   2803394504                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   2803394504                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       321114                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       321114                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.110540                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.110540                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78977.758170                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78977.758170                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        35496                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        35496                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   2081573257                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   2081573257                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.110540                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.110540                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58642.473997                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58642.473997                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3        66519                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total        66519                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3        66519                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total        66519                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     33947.391973                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs          387633                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs         35496                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs         10.920470                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  105208194668500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 33947.391973                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.129499                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.129499                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        35496                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        34870                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.135406                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses       6237624                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses       387633                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            35114520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            18652425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          120573180                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     80823103830                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    1880504525280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      2362069618275                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       465.488208                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 4888140795250                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  16806298751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            42375900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            22523325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          132868260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     81304783470                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    1880099236320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      2362169436315                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       465.507879                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 4887079884751                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  17867209250                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      2274176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           2274176                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        35534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              35534                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0       448167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               448167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0       448167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              448167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     35534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1374450                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      35534                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    35534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             1840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             2338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             2940                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             2846                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             2851                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             2335                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             1823                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1725                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             1765                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            2621                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2532                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            2458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            1628                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1660                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   313451991                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 177670000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              979714491                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8821.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27571.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   24615                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                35534                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  34960                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    355                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     70                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     41                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        10918                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   208.290163                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   129.846499                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   230.225145                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6010     55.05%     55.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1878     17.20%     72.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          714      6.54%     78.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          661      6.05%     84.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          676      6.19%     91.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          406      3.72%     94.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          287      2.63%     97.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          265      2.43%     99.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           21      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        10918                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               2274176                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                2274176                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 5074391244000                       # Total gap between requests
system.mem_ctrls0.avgGap                 142803828.56                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      2274176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 448167.193353458424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        35534                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    979714491                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27571.19                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0       484842                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total       484842                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0       484842                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total       484842                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        35534                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        35534                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        35534                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        35534                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   2803106966                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   2803106966                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   2803106966                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   2803106966                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0       520376                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total       520376                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0       520376                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total       520376                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.068285                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.068285                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.068285                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.068285                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 78885.207576                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 78885.207576                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 78885.207576                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 78885.207576                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        35534                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        35534                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        35534                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        35534                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   2080491466                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   2080491466                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   2080491466                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   2080491466                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.068285                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.068285                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.068285                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.068285                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58549.318005                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58549.318005                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58549.318005                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58549.318005                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       398720                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       398720                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        35534                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        35534                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   2803106966                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   2803106966                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       434254                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       434254                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.081828                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.081828                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 78885.207576                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 78885.207576                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        35534                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        35534                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   2080491466                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   2080491466                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.081828                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.081828                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58549.318005                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58549.318005                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0        86122                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total        86122                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0        86122                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total        86122                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     33990.138922                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs          520376                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs         35534                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs         14.644453                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  105208194454500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 33990.138922                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.129662                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.129662                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        35534                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          355                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        34910                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.135551                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses       8361550                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses       520376                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            35007420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            18603090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          120209040                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     80856023610                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1880477221440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2362074713640                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.489212                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 4888068310000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  16878784001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            42954240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            22830720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          133503720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     81407411970                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1880012893920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2362187243610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.511388                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 4886854306251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  18092787750                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      2266560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2266560                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        35415                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              35415                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1       446666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               446666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1       446666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              446666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     35415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1374208                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      35415                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    35415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             1828                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             2300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             2942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             2810                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             2831                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             2318                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             1803                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             1738                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1782                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             2056                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            2629                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            2516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            2460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            2115                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            1630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            1657                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   308212746                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 177075000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              972243996                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8702.89                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27452.89                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   24559                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.35                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                35415                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  34824                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    372                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     66                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        10853                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   208.824104                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.719887                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   231.363781                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6011     55.39%     55.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1806     16.64%     72.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          730      6.73%     78.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          631      5.81%     84.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          696      6.41%     90.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          389      3.58%     94.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          300      2.76%     97.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          269      2.48%     99.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           21      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        10853                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               2266560                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                2266560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 5074391516000                       # Total gap between requests
system.mem_ctrls1.avgGap                 143283679.68                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      2266560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 446666.323876082897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        35415                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    972243996                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27452.89                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1       407457                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total       407457                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1       407457                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total       407457                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        35415                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        35415                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        35415                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        35415                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   2789553585                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   2789553585                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   2789553585                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   2789553585                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1       442872                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total       442872                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1       442872                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total       442872                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.079967                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.079967                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.079967                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.079967                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78767.572639                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78767.572639                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78767.572639                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78767.572639                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        35415                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        35415                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        35415                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        35415                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   2069370586                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   2069370586                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   2069370586                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   2069370586                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.079967                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.079967                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.079967                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.079967                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58432.036877                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58432.036877                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58432.036877                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58432.036877                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       328048                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       328048                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        35415                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        35415                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   2789553585                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   2789553585                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       363463                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       363463                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.097438                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.097438                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78767.572639                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78767.572639                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        35415                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        35415                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   2069370586                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   2069370586                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.097438                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.097438                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58432.036877                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58432.036877                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1        79409                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total        79409                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1        79409                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total        79409                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     33877.507341                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs          442872                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs         35415                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs         12.505210                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  105208194561500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 33877.507341                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.129232                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.129232                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        35415                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        34775                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.135098                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses       7121367                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses       442872                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            35143080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            18667605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          120273300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     80886174900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1880451705120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2362079613045                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.490178                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 4888002392000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  16944702001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            42368760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            22519530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          132589800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    400567649040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     81335740170                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1880073208320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2362174075620                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.508793                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 4887011342001                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 169444860000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  17935752000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22240                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22240                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         1460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        10332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        10440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         5810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        10412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        16330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        10308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        10452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        10272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        10338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   49020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        20664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        20769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         2905                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        20824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        23837                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        20616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        20760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        20544                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        20628                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    88914                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               228500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 110282586340001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            10349936                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            10448959                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy             3678500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            11901456                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             7757000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            12964000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             7835000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1094494                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             7825000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            10303443                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
