|clockTopLever
clk_50MHZ => DIV_FREQUENCE:u1.clk
SET_MODE => KEY_DELAY:u5.KEY_IN
ADD => KEY_DELAY:u6.KEY_IN
C_RESET => COUNTER_10:u2.reset
C_RESET => COUNTER6:u3.reset
C_RESET => COUNTER60:u4.reset
Data_DSP[0] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
Data_DSP[1] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
Data_DSP[2] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
Data_DSP[3] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
Data_DSP[4] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
Data_DSP[5] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
Data_DSP[6] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
Data_DSP[7] << Data_DSP.DB_MAX_OUTPUT_PORT_TYPE
E_pin1 << E_pin1$latch.DB_MAX_OUTPUT_PORT_TYPE
E_pin2 << E_pin2$latch.DB_MAX_OUTPUT_PORT_TYPE
E_pin3 << E_pin3$latch.DB_MAX_OUTPUT_PORT_TYPE
E_pin4 << E_pin4$latch.DB_MAX_OUTPUT_PORT_TYPE


|clockTopLever|DIV_FREQUENCE:u1
clk => sig_1us.CLK
clk => q_1us[0].CLK
clk => q_1us[1].CLK
clk => q_1us[2].CLK
clk => q_1us[3].CLK
clk => q_1us[4].CLK
clk => q_1us[5].CLK
clk => clk_10ms~reg0.CLK
clk => clk_second~reg0.CLK
clk => clk_us~reg0.CLK
clk => clk_ms~reg0.CLK
SWITCH_SET[0] => ~NO_FANOUT~
SWITCH_SET[1] => ~NO_FANOUT~
clk_ms <= clk_ms~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_10ms <= clk_10ms~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_second <= clk_second~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_us <= clk_us~reg0.DB_MAX_OUTPUT_PORT_TYPE


|clockTopLever|COUNTER_10:u2
clk => jin_wei.CLK
clk => COUNTER_GE[0].CLK
clk => COUNTER_GE[1].CLK
clk => COUNTER_GE[2].CLK
clk => COUNTER_GE[3].CLK
reset => COUNTER_GE[0].ACLR
reset => COUNTER_GE[1].ACLR
reset => COUNTER_GE[2].ACLR
reset => COUNTER_GE[3].ACLR
reset => jin_wei.ENA
DATOUT[0] <= COUNTER_GE[0].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[1] <= COUNTER_GE[1].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[2] <= COUNTER_GE[2].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[3] <= COUNTER_GE[3].DB_MAX_OUTPUT_PORT_TYPE
CO <= jin_wei.DB_MAX_OUTPUT_PORT_TYPE


|clockTopLever|COUNTER6:u3
clk => jin_wei.CLK
clk => COUNTER_SHI[0].CLK
clk => COUNTER_SHI[1].CLK
clk => COUNTER_SHI[2].CLK
clk => COUNTER_SHI[3].CLK
reset => COUNTER_SHI[0].ACLR
reset => COUNTER_SHI[1].ACLR
reset => COUNTER_SHI[2].ACLR
reset => COUNTER_SHI[3].ACLR
reset => jin_wei.ENA
DATOUT[0] <= COUNTER_SHI[0].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[1] <= COUNTER_SHI[1].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[2] <= COUNTER_SHI[2].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[3] <= COUNTER_SHI[3].DB_MAX_OUTPUT_PORT_TYPE
CO <= jin_wei.DB_MAX_OUTPUT_PORT_TYPE


|clockTopLever|COUNTER60:u4
clk => COUNT_EN.CLK
clk => COUNT_GE[0].CLK
clk => COUNT_GE[1].CLK
clk => COUNT_GE[2].CLK
clk => COUNT_GE[3].CLK
clk => COUNT_SHI[0].CLK
clk => COUNT_SHI[1].CLK
clk => COUNT_SHI[2].CLK
clk => COUNT_SHI[3].CLK
reset => COUNT_GE[0].ACLR
reset => COUNT_GE[1].ACLR
reset => COUNT_GE[2].ACLR
reset => COUNT_GE[3].ACLR
reset => COUNT_SHI[0].ACLR
reset => COUNT_SHI[1].ACLR
reset => COUNT_SHI[2].ACLR
reset => COUNT_SHI[3].ACLR
reset => COUNT_EN.ENA
DATOUT[0] <= COUNT_GE[0].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[1] <= COUNT_GE[1].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[2] <= COUNT_GE[2].DB_MAX_OUTPUT_PORT_TYPE
DATOUT[3] <= COUNT_GE[3].DB_MAX_OUTPUT_PORT_TYPE
DATOUT1[0] <= COUNT_SHI[0].DB_MAX_OUTPUT_PORT_TYPE
DATOUT1[1] <= COUNT_SHI[1].DB_MAX_OUTPUT_PORT_TYPE
DATOUT1[2] <= COUNT_SHI[2].DB_MAX_OUTPUT_PORT_TYPE
DATOUT1[3] <= COUNT_SHI[3].DB_MAX_OUTPUT_PORT_TYPE
CO <= COUNT_EN.DB_MAX_OUTPUT_PORT_TYPE


|clockTopLever|KEY_DELAY:u5
clk => KEY_OUT~reg0.CLK
clk => COUNT[0].CLK
clk => COUNT[1].CLK
clk => COUNT[2].CLK
clk => COUNT[3].CLK
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => KEY_OUT~reg0.ENA
KEY_OUT <= KEY_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|clockTopLever|KEY_DELAY:u6
clk => KEY_OUT~reg0.CLK
clk => COUNT[0].CLK
clk => COUNT[1].CLK
clk => COUNT[2].CLK
clk => COUNT[3].CLK
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => COUNT.OUTPUTSELECT
KEY_IN => KEY_OUT~reg0.ENA
KEY_OUT <= KEY_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|clockTopLever|DECODER:u7
DATA_IN[0] => Mux0.IN19
DATA_IN[0] => Mux1.IN19
DATA_IN[0] => Mux2.IN19
DATA_IN[0] => Mux3.IN19
DATA_IN[0] => Mux4.IN19
DATA_IN[0] => Mux5.IN19
DATA_IN[0] => Mux6.IN19
DATA_IN[1] => Mux0.IN18
DATA_IN[1] => Mux1.IN18
DATA_IN[1] => Mux2.IN18
DATA_IN[1] => Mux3.IN18
DATA_IN[1] => Mux4.IN18
DATA_IN[1] => Mux5.IN18
DATA_IN[1] => Mux6.IN18
DATA_IN[2] => Mux0.IN17
DATA_IN[2] => Mux1.IN17
DATA_IN[2] => Mux2.IN17
DATA_IN[2] => Mux3.IN17
DATA_IN[2] => Mux4.IN17
DATA_IN[2] => Mux5.IN17
DATA_IN[2] => Mux6.IN17
DATA_IN[3] => Mux0.IN16
DATA_IN[3] => Mux1.IN16
DATA_IN[3] => Mux2.IN16
DATA_IN[3] => Mux3.IN16
DATA_IN[3] => Mux4.IN16
DATA_IN[3] => Mux5.IN16
DATA_IN[3] => Mux6.IN16
DATA_OUT[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= <VCC>


|clockTopLever|DECODER:u8
DATA_IN[0] => Mux0.IN19
DATA_IN[0] => Mux1.IN19
DATA_IN[0] => Mux2.IN19
DATA_IN[0] => Mux3.IN19
DATA_IN[0] => Mux4.IN19
DATA_IN[0] => Mux5.IN19
DATA_IN[0] => Mux6.IN19
DATA_IN[1] => Mux0.IN18
DATA_IN[1] => Mux1.IN18
DATA_IN[1] => Mux2.IN18
DATA_IN[1] => Mux3.IN18
DATA_IN[1] => Mux4.IN18
DATA_IN[1] => Mux5.IN18
DATA_IN[1] => Mux6.IN18
DATA_IN[2] => Mux0.IN17
DATA_IN[2] => Mux1.IN17
DATA_IN[2] => Mux2.IN17
DATA_IN[2] => Mux3.IN17
DATA_IN[2] => Mux4.IN17
DATA_IN[2] => Mux5.IN17
DATA_IN[2] => Mux6.IN17
DATA_IN[3] => Mux0.IN16
DATA_IN[3] => Mux1.IN16
DATA_IN[3] => Mux2.IN16
DATA_IN[3] => Mux3.IN16
DATA_IN[3] => Mux4.IN16
DATA_IN[3] => Mux5.IN16
DATA_IN[3] => Mux6.IN16
DATA_OUT[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= <VCC>


|clockTopLever|DECODER:u9
DATA_IN[0] => Mux0.IN19
DATA_IN[0] => Mux1.IN19
DATA_IN[0] => Mux2.IN19
DATA_IN[0] => Mux3.IN19
DATA_IN[0] => Mux4.IN19
DATA_IN[0] => Mux5.IN19
DATA_IN[0] => Mux6.IN19
DATA_IN[1] => Mux0.IN18
DATA_IN[1] => Mux1.IN18
DATA_IN[1] => Mux2.IN18
DATA_IN[1] => Mux3.IN18
DATA_IN[1] => Mux4.IN18
DATA_IN[1] => Mux5.IN18
DATA_IN[1] => Mux6.IN18
DATA_IN[2] => Mux0.IN17
DATA_IN[2] => Mux1.IN17
DATA_IN[2] => Mux2.IN17
DATA_IN[2] => Mux3.IN17
DATA_IN[2] => Mux4.IN17
DATA_IN[2] => Mux5.IN17
DATA_IN[2] => Mux6.IN17
DATA_IN[3] => Mux0.IN16
DATA_IN[3] => Mux1.IN16
DATA_IN[3] => Mux2.IN16
DATA_IN[3] => Mux3.IN16
DATA_IN[3] => Mux4.IN16
DATA_IN[3] => Mux5.IN16
DATA_IN[3] => Mux6.IN16
DATA_OUT[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= <VCC>


|clockTopLever|DECODER:u10
DATA_IN[0] => Mux0.IN19
DATA_IN[0] => Mux1.IN19
DATA_IN[0] => Mux2.IN19
DATA_IN[0] => Mux3.IN19
DATA_IN[0] => Mux4.IN19
DATA_IN[0] => Mux5.IN19
DATA_IN[0] => Mux6.IN19
DATA_IN[1] => Mux0.IN18
DATA_IN[1] => Mux1.IN18
DATA_IN[1] => Mux2.IN18
DATA_IN[1] => Mux3.IN18
DATA_IN[1] => Mux4.IN18
DATA_IN[1] => Mux5.IN18
DATA_IN[1] => Mux6.IN18
DATA_IN[2] => Mux0.IN17
DATA_IN[2] => Mux1.IN17
DATA_IN[2] => Mux2.IN17
DATA_IN[2] => Mux3.IN17
DATA_IN[2] => Mux4.IN17
DATA_IN[2] => Mux5.IN17
DATA_IN[2] => Mux6.IN17
DATA_IN[3] => Mux0.IN16
DATA_IN[3] => Mux1.IN16
DATA_IN[3] => Mux2.IN16
DATA_IN[3] => Mux3.IN16
DATA_IN[3] => Mux4.IN16
DATA_IN[3] => Mux5.IN16
DATA_IN[3] => Mux6.IN16
DATA_OUT[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= <VCC>


