<profile>

<section name = "Vivado HLS Report for 'indexGeneration'" level="0">
<item name = "Date">Thu Jan  9 23:44:26 2020
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">solution</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.32, 4.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 6252501, 4, 6252501, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3, 6252500, 3 ~ 2501, -, -, 1 ~ 2500, no</column>
<column name=" + Loop 1.1">1, 2499, 1, -, -, 1 ~ 2499, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 193</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 51</column>
<column name="Register">-, -, 98, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Vi_idx_V_data_V_1_din">+, 0, 0, 27, 27, 1</column>
<column name="Vi_idx_V_data_V_2_din">+, 0, 0, 27, 27, 2</column>
<column name="Vi_idx_V_data_V_3_din">+, 0, 0, 27, 27, 2</column>
<column name="block_V_fu_197_p2">+, 0, 0, 12, 12, 1</column>
<column name="rowOffset_V_1_fu_249_p2">+, 0, 0, 27, 27, 3</column>
<column name="Vi_idx_V_data_V_01_status">and, 0, 0, 1, 1, 1</column>
<column name="Vj_idx_V_data_V_01_status">and, 0, 0, 1, 1, 1</column>
<column name="tmp_12_i_i_fu_162_p2">icmp, 0, 0, 10, 28, 28</column>
<column name="tmp_18_i_i_fu_192_p2">icmp, 0, 0, 9, 27, 27</column>
<column name="ap_condition_117">or, 0, 0, 1, 1, 1</column>
<column name="tmp_data_1_V_2_fu_216_p2">or, 0, 0, 17, 14, 1</column>
<column name="tmp_data_2_V_2_fu_227_p2">or, 0, 0, 17, 14, 2</column>
<column name="tmp_data_3_V_2_fu_238_p2">or, 0, 0, 17, 14, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Vi_idx_V_data_V_0_blk_n">1, 2, 1, 2</column>
<column name="Vi_idx_V_data_V_1_blk_n">1, 2, 1, 2</column>
<column name="Vi_idx_V_data_V_2_blk_n">1, 2, 1, 2</column>
<column name="Vi_idx_V_data_V_3_blk_n">1, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_0_blk_n">1, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_1_blk_n">1, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_2_blk_n">1, 2, 1, 2</column>
<column name="Vj_idx_V_data_V_3_blk_n">1, 2, 1, 2</column>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="p_3_i_i_reg_143">12, 2, 12, 24</column>
<column name="simConfig_BLOCK_NUMBERS_V_blk_n">1, 2, 1, 2</column>
<column name="simConfig_rowBegin_V_blk_n">1, 2, 1, 2</column>
<column name="simConfig_rowEnd_V_blk_n">1, 2, 1, 2</column>
<column name="tmp_data_0_V_reg_132">27, 2, 27, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="p_3_i_i_reg_143">12, 0, 12, 0</column>
<column name="simConfig_BLOCK_NUMB_reg_255">27, 0, 27, 0</column>
<column name="tmp_cast_i_i_reg_265">28, 0, 28, 0</column>
<column name="tmp_data_0_V_reg_132">27, 0, 27, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, indexGeneration, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, indexGeneration, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, indexGeneration, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, indexGeneration, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, indexGeneration, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, indexGeneration, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, indexGeneration, return value</column>
<column name="simConfig_rowBegin_V_dout">in, 27, ap_fifo, simConfig_rowBegin_V, pointer</column>
<column name="simConfig_rowBegin_V_empty_n">in, 1, ap_fifo, simConfig_rowBegin_V, pointer</column>
<column name="simConfig_rowBegin_V_read">out, 1, ap_fifo, simConfig_rowBegin_V, pointer</column>
<column name="simConfig_rowEnd_V_dout">in, 27, ap_fifo, simConfig_rowEnd_V, pointer</column>
<column name="simConfig_rowEnd_V_empty_n">in, 1, ap_fifo, simConfig_rowEnd_V, pointer</column>
<column name="simConfig_rowEnd_V_read">out, 1, ap_fifo, simConfig_rowEnd_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_dout">in, 27, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_empty_n">in, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="simConfig_BLOCK_NUMBERS_V_read">out, 1, ap_fifo, simConfig_BLOCK_NUMBERS_V, pointer</column>
<column name="Vi_idx_V_data_V_0_din">out, 27, ap_fifo, Vi_idx_V_data_V_0, pointer</column>
<column name="Vi_idx_V_data_V_0_full_n">in, 1, ap_fifo, Vi_idx_V_data_V_0, pointer</column>
<column name="Vi_idx_V_data_V_0_write">out, 1, ap_fifo, Vi_idx_V_data_V_0, pointer</column>
<column name="Vi_idx_V_data_V_1_din">out, 27, ap_fifo, Vi_idx_V_data_V_1, pointer</column>
<column name="Vi_idx_V_data_V_1_full_n">in, 1, ap_fifo, Vi_idx_V_data_V_1, pointer</column>
<column name="Vi_idx_V_data_V_1_write">out, 1, ap_fifo, Vi_idx_V_data_V_1, pointer</column>
<column name="Vi_idx_V_data_V_2_din">out, 27, ap_fifo, Vi_idx_V_data_V_2, pointer</column>
<column name="Vi_idx_V_data_V_2_full_n">in, 1, ap_fifo, Vi_idx_V_data_V_2, pointer</column>
<column name="Vi_idx_V_data_V_2_write">out, 1, ap_fifo, Vi_idx_V_data_V_2, pointer</column>
<column name="Vi_idx_V_data_V_3_din">out, 27, ap_fifo, Vi_idx_V_data_V_3, pointer</column>
<column name="Vi_idx_V_data_V_3_full_n">in, 1, ap_fifo, Vi_idx_V_data_V_3, pointer</column>
<column name="Vi_idx_V_data_V_3_write">out, 1, ap_fifo, Vi_idx_V_data_V_3, pointer</column>
<column name="Vj_idx_V_data_V_0_din">out, 27, ap_fifo, Vj_idx_V_data_V_0, pointer</column>
<column name="Vj_idx_V_data_V_0_full_n">in, 1, ap_fifo, Vj_idx_V_data_V_0, pointer</column>
<column name="Vj_idx_V_data_V_0_write">out, 1, ap_fifo, Vj_idx_V_data_V_0, pointer</column>
<column name="Vj_idx_V_data_V_1_din">out, 27, ap_fifo, Vj_idx_V_data_V_1, pointer</column>
<column name="Vj_idx_V_data_V_1_full_n">in, 1, ap_fifo, Vj_idx_V_data_V_1, pointer</column>
<column name="Vj_idx_V_data_V_1_write">out, 1, ap_fifo, Vj_idx_V_data_V_1, pointer</column>
<column name="Vj_idx_V_data_V_2_din">out, 27, ap_fifo, Vj_idx_V_data_V_2, pointer</column>
<column name="Vj_idx_V_data_V_2_full_n">in, 1, ap_fifo, Vj_idx_V_data_V_2, pointer</column>
<column name="Vj_idx_V_data_V_2_write">out, 1, ap_fifo, Vj_idx_V_data_V_2, pointer</column>
<column name="Vj_idx_V_data_V_3_din">out, 27, ap_fifo, Vj_idx_V_data_V_3, pointer</column>
<column name="Vj_idx_V_data_V_3_full_n">in, 1, ap_fifo, Vj_idx_V_data_V_3, pointer</column>
<column name="Vj_idx_V_data_V_3_write">out, 1, ap_fifo, Vj_idx_V_data_V_3, pointer</column>
</table>
</item>
</section>
</profile>
