---
layout: default
---

# Additional Material

## Learning Path

1. [Versal Adaptive SoC Design Process Hubs](https://docs.xilinx.com/p/ai-engine-development)
   - Using this interactive page, you can select the area you are interested in, then using the flow chart you can find related documentation

1. AIE and AIE-ML Architecture, [AM009](https://docs.xilinx.com/r/en-US/am009-versal-ai-engine) and [AM020](https://docs.xilinx.com/r/en-US/am020-versal-aie-ml)
   - AIE Tile, interfaces
   - Data Movement
   - Scalar and Vector processors
   - Vector and Accumulator registers

1. AIE Tool Flow [UG1076](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment)
   - Compile and simulation of an AIE Graph
   - Performance Analysis
   - Program PS/Host Application
   - Integrate Application using Vitis Tool flow
   - Debugging the AIE application

1. AIE Kernel and Graph Programming [UG1079](https://docs.xilinx.com/r/en-US/ug1079-ai-engine-kernel-coding)
   - Programming
     - Scalar and Vector
     - Single Kernel
     - Graph
   - AIE API / intrinsics
   - Window and Stream Data API

1. ACAP System and Solution Planning [UG1504](https://docs.xilinx.com/r/en-US/ug1504-acap-system-solution-planning-methodology)
   - Application Partition
   - Memory and Data movement
   - Custom Data flow /Precisions
   - Compute intensive Tasks

1. Hardware, IP, and Platform Development Methodology [UG1387](https://docs.xilinx.com/r/en-US/ug1387-acap-hardware-ip-platform-dev-methodology)
   - Key IP: the Control, Interface, and Processing System (CIPS) IP
   - Planning Considerations
     - Traditional Design Flow
     - Platform-Based Design Flow
     - Dynamic Function eXchange

## General Documentation

1. [Download Vitis Unified Software](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vitis.html)

1. [Vitis Unified Software Documentation](https://docs.xilinx.com/v/u/en-US/ug1416-vitis-documentation)

1. [Vitis Community Forum](https://support.xilinx.com/s/topic/0TO2E000000YKYAWA4/vitis-acceleration-acceleration?language=en_US)

1. [Webinar: Vitis End-to-End Flow for Mixed Kernel Acceleration on VCK5000](https://pages.xilinx.com/EN-WB-2022-04-20-VCK5000VitisFlow_LP-Registration.html)

1. [Generate an aiengine license for free](https://support.xilinx.com/s/article/76792?language=en_US)

1. [Versal ACAP AI Engines for Dummies](https://support.xilinx.com/s/article/1132493?language=en_US)

1. [Versal ACAP AI Engine Programming Environment User Guide](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment)

   1. [Adaptive Data Flow Graph Specification Reference](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Adaptive-Data-Flow-Graph-Specification-Reference)

   1. [Compiling an AI Engine Graph Application](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Compiling-an-AI-Engine-Graph-Application)

   1. [Simulating an AI Engine Graph Application](https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Simulating-an-AI-Engine-Graph-Application)

1. [AI Engine API User Guide](https://www.xilinx.com/htmldocs/xilinx2022_2/aiengine_api/aie_api/doc/index.html)

1. [AI Engine Intrinsics](https://www.xilinx.com/htmldocs/xilinx2022_2/aiengine_intrinsics/intrinsics/index.html)

1. [Versal ACAP Design Process Documentation](https://www.xilinx.com/support/documentation-navigation/design-process/ai-engine-development.html)

1. [Versal ACAP Design Flow Assistant](https://www.xilinx.com/support/documentation-navigation/design-process/versal-decision-tree-welcome.html)

1. [System-Level Benefits of the Versal Platform](https://www.xilinx.com/content/dam/xilinx/support/documents/white_papers/wp539-versal-system-level-benefits.pdf)

1. [Vitis Unified Software Platform Documentation: Application Acceleration Development](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration)

1. [Vitis Application Development Flow](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Vitis-Application-Development-Flow)

1. [Data Center Acceleration Terminology](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Terminology)

---------------------------------------
<p align="center">Copyright&copy; 2023 Advanced Micro Devices</p>
