// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "11/30/2016 12:03:14"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module intelcoreiBOSS (
	led2,
	clock,
	reset,
	A,
	B,
	leds,
	NEGATORY,
	RTest,
	Stest);
output 	[6:0] led2;
input 	clock;
input 	reset;
input 	[7:0] A;
input 	[7:0] B;
output 	[6:0] leds;
output 	[6:0] NEGATORY;
output 	[8:0] RTest;
output 	[0:7] Stest;

// Design Ports Information
// led2[6]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led2[5]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led2[4]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led2[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led2[2]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led2[1]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// led2[0]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[6]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[5]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[4]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[2]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[0]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEGATORY[6]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEGATORY[5]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEGATORY[4]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEGATORY[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEGATORY[2]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEGATORY[1]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEGATORY[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[8]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[7]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[5]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[3]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[2]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[1]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RTest[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Stest[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|Add0~0_combout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~8_combout ;
wire \inst|Mux4~3_combout ;
wire \inst|Mux3~3_combout ;
wire \inst|Mux1~4_combout ;
wire \inst|Mux8~1_combout ;
wire \inst|Mux8~2_combout ;
wire \inst|Mux8~4_combout ;
wire \inst2|Mux7~8_combout ;
wire \inst|Mux1~2_combout ;
wire \inst|Mux7~2_combout ;
wire \inst|Mux5~2_combout ;
wire \clock~combout ;
wire \reset~combout ;
wire \inst1|Q~0_combout ;
wire \inst|RU[7]~2_combout ;
wire \inst1|Add0~0_combout ;
wire \inst2|Mux7~3_combout ;
wire \inst|Mux2~3_combout ;
wire \inst|Mux2~2_combout ;
wire \inst|RU[7]~0_combout ;
wire \inst|RU[7]~1_combout ;
wire \inst|Add0~1 ;
wire \inst|Add0~3 ;
wire \inst|Add0~5 ;
wire \inst|Add0~7 ;
wire \inst|Add0~9 ;
wire \inst|Add0~11 ;
wire \inst|Add0~12_combout ;
wire \inst|Add1~1 ;
wire \inst|Add1~3 ;
wire \inst|Add1~5 ;
wire \inst|Add1~7 ;
wire \inst|Add1~9 ;
wire \inst|Add1~11 ;
wire \inst|Add1~12_combout ;
wire \inst|Mux2~4_combout ;
wire \inst|Mux2~5_combout ;
wire \inst|Mux2~6_combout ;
wire \inst|Mux4~2_combout ;
wire \inst|Add1~8_combout ;
wire \inst|Mux4~4_combout ;
wire \inst|Mux4~5_combout ;
wire \inst|Mux4~6_combout ;
wire \inst|Mux1~3_combout ;
wire \inst|Add1~13 ;
wire \inst|Add1~14_combout ;
wire \inst|Add0~13 ;
wire \inst|Add0~14_combout ;
wire \inst|Mux1~5_combout ;
wire \inst|Mux1~6_combout ;
wire \inst|Mux3~2_combout ;
wire \inst|Add0~10_combout ;
wire \inst|Add1~10_combout ;
wire \inst|Mux3~4_combout ;
wire \inst|Mux3~5_combout ;
wire \inst|Mux3~6_combout ;
wire \inst5|Mux7~0_combout ;
wire \inst5|Mux8~0_combout ;
wire \inst5|Mux9~0_combout ;
wire \inst5|Mux10~0_combout ;
wire \inst5|Mux11~0_combout ;
wire \inst5|Mux12~0_combout ;
wire \inst5|Mux13~0_combout ;
wire \inst|Mux5~3_combout ;
wire \inst|Add1~6_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Mux5~4_combout ;
wire \inst|Mux5~5_combout ;
wire \inst|Mux5~6_combout ;
wire \inst|Mux6~3_combout ;
wire \inst|Mux6~2_combout ;
wire \inst|Add1~4_combout ;
wire \inst|Mux6~4_combout ;
wire \inst|Mux6~5_combout ;
wire \inst|Mux6~6_combout ;
wire \inst|Mux7~3_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add1~2_combout ;
wire \inst|Mux7~4_combout ;
wire \inst|Mux7~5_combout ;
wire \inst|Mux7~6_combout ;
wire \inst|Mux8~6_combout ;
wire \inst|Mux8~0_combout ;
wire \inst2|Mux7~5_combout ;
wire \inst|Add1~0_combout ;
wire \inst|Mux8~3_combout ;
wire \inst2|Mux7~1_combout ;
wire \inst|Mux8~5_combout ;
wire \inst|Mux8~7_combout ;
wire \inst5|Mux0~0_combout ;
wire \inst5|Mux1~0_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst5|Mux3~0_combout ;
wire \inst5|Mux4~0_combout ;
wire \inst5|Mux5~0_combout ;
wire \inst5|Mux6~0_combout ;
wire \clock~clk_delay_ctrl_clkout ;
wire \clock~clkctrl_outclk ;
wire \inst|Add1~15 ;
wire \inst|Add1~16_combout ;
wire \inst|Add0~15 ;
wire \inst|Add0~16_combout ;
wire \inst|Mux0~0_combout ;
wire \inst2|Mux7~0_combout ;
wire \inst2|Mux7~2_combout ;
wire \inst2|Mux7~4_combout ;
wire \inst2|Mux7~6_combout ;
wire \inst2|Mux7~7_combout ;
wire [7:0] \inst4|Q ;
wire [8:0] \inst|RU ;
wire [7:0] \inst3|Q ;
wire [2:0] \inst1|Q ;
wire [7:0] \A~combout ;
wire [7:0] \B~combout ;


// Location: LCCOMB_X54_Y1_N8
cycloneii_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = (\inst3|Q [0] & ((GND) # (!\inst4|Q [0]))) # (!\inst3|Q [0] & (\inst4|Q [0] $ (GND)))
// \inst|Add0~1  = CARRY((\inst3|Q [0]) # (!\inst4|Q [0]))

	.dataa(\inst3|Q [0]),
	.datab(\inst4|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h66BB;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N12
cycloneii_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = ((\inst4|Q [2] $ (\inst3|Q [2] $ (\inst|Add0~3 )))) # (GND)
// \inst|Add0~5  = CARRY((\inst4|Q [2] & (\inst3|Q [2] & !\inst|Add0~3 )) # (!\inst4|Q [2] & ((\inst3|Q [2]) # (!\inst|Add0~3 ))))

	.dataa(\inst4|Q [2]),
	.datab(\inst3|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h964D;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N16
cycloneii_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = ((\inst4|Q [4] $ (\inst3|Q [4] $ (\inst|Add0~7 )))) # (GND)
// \inst|Add0~9  = CARRY((\inst4|Q [4] & (\inst3|Q [4] & !\inst|Add0~7 )) # (!\inst4|Q [4] & ((\inst3|Q [4]) # (!\inst|Add0~7 ))))

	.dataa(\inst4|Q [4]),
	.datab(\inst3|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h964D;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N10
cycloneii_lcell_comb \inst|Mux4~3 (
// Equation(s):
// \inst|Mux4~3_combout  = (!\inst4|Q [4] & (!\inst3|Q [4] & \inst2|Mux7~3_combout ))

	.dataa(\inst4|Q [4]),
	.datab(vcc),
	.datac(\inst3|Q [4]),
	.datad(\inst2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~3 .lut_mask = 16'h0500;
defparam \inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N13
cycloneii_lcell_ff \inst4|Q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [3]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [3]));

// Location: LCCOMB_X55_Y1_N6
cycloneii_lcell_comb \inst|Mux3~3 (
// Equation(s):
// \inst|Mux3~3_combout  = (!\inst3|Q [5] & (\inst2|Mux7~3_combout  & !\inst4|Q [5]))

	.dataa(\inst3|Q [5]),
	.datab(\inst2|Mux7~3_combout ),
	.datac(vcc),
	.datad(\inst4|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~3 .lut_mask = 16'h0044;
defparam \inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N10
cycloneii_lcell_comb \inst|Mux1~4 (
// Equation(s):
// \inst|Mux1~4_combout  = (\inst|RU[7]~0_combout  & (((\inst|RU[7]~1_combout  & !\inst4|Q [7])) # (!\inst3|Q [7]))) # (!\inst|RU[7]~0_combout  & (\inst|RU[7]~1_combout ))

	.dataa(\inst|RU[7]~1_combout ),
	.datab(\inst3|Q [7]),
	.datac(\inst4|Q [7]),
	.datad(\inst|RU[7]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~4 .lut_mask = 16'h3BAA;
defparam \inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N22
cycloneii_lcell_comb \inst|Mux8~1 (
// Equation(s):
// \inst|Mux8~1_combout  = (\inst1|Q [2] & (!\inst1|Q [1] & (\inst1|Q [0] $ (!\inst3|Q [0]))))

	.dataa(\inst1|Q [0]),
	.datab(\inst1|Q [2]),
	.datac(\inst3|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~1 .lut_mask = 16'h0084;
defparam \inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N12
cycloneii_lcell_comb \inst|Mux8~2 (
// Equation(s):
// \inst|Mux8~2_combout  = (\inst3|Q [0] & ((\inst4|Q [0] & (\inst|Mux8~1_combout )) # (!\inst4|Q [0] & ((\inst2|Mux7~4_combout ))))) # (!\inst3|Q [0] & ((\inst2|Mux7~4_combout ) # ((\inst|Mux8~1_combout  & !\inst4|Q [0]))))

	.dataa(\inst3|Q [0]),
	.datab(\inst|Mux8~1_combout ),
	.datac(\inst4|Q [0]),
	.datad(\inst2|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~2 .lut_mask = 16'hDF84;
defparam \inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N20
cycloneii_lcell_comb \inst|Mux8~4 (
// Equation(s):
// \inst|Mux8~4_combout  = (!\inst4|Q [0] & !\inst3|Q [0])

	.dataa(vcc),
	.datab(\inst4|Q [0]),
	.datac(\inst3|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~4 .lut_mask = 16'h0303;
defparam \inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N20
cycloneii_lcell_comb \inst2|Mux7~8 (
// Equation(s):
// \inst2|Mux7~8_combout  = (!\inst1|Q [2] & !\inst1|Q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Q [2]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~8 .lut_mask = 16'h000F;
defparam \inst2|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N6
cycloneii_lcell_comb \inst|Mux1~2 (
// Equation(s):
// \inst|Mux1~2_combout  = (\inst3|Q [7] & (\inst1|Q [1] $ (((\inst4|Q [7] & \inst1|Q [0]))))) # (!\inst3|Q [7] & (\inst1|Q [1] & (\inst4|Q [7])))

	.dataa(\inst3|Q [7]),
	.datab(\inst1|Q [1]),
	.datac(\inst4|Q [7]),
	.datad(\inst1|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~2 .lut_mask = 16'h68C8;
defparam \inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N16
cycloneii_lcell_comb \inst|Mux7~2 (
// Equation(s):
// \inst|Mux7~2_combout  = (\inst4|Q [1] & (\inst1|Q [1] $ (((\inst3|Q [1] & \inst1|Q [0]))))) # (!\inst4|Q [1] & (\inst1|Q [1] & (\inst3|Q [1])))

	.dataa(\inst1|Q [1]),
	.datab(\inst4|Q [1]),
	.datac(\inst3|Q [1]),
	.datad(\inst1|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~2 .lut_mask = 16'h68A8;
defparam \inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N4
cycloneii_lcell_comb \inst|Mux5~2 (
// Equation(s):
// \inst|Mux5~2_combout  = (\inst4|Q [3] & (\inst1|Q [1] $ (((\inst3|Q [3] & \inst1|Q [0]))))) # (!\inst4|Q [3] & (\inst3|Q [3] & ((\inst1|Q [1]))))

	.dataa(\inst4|Q [3]),
	.datab(\inst3|Q [3]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~2 .lut_mask = 16'h6E80;
defparam \inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N28
cycloneii_lcell_comb \inst1|Q~0 (
// Equation(s):
// \inst1|Q~0_combout  = (\reset~combout  & !\inst1|Q [0])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\inst1|Q [0]),
	.cin(gnd),
	.combout(\inst1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q~0 .lut_mask = 16'h00CC;
defparam \inst1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y1_N5
cycloneii_lcell_ff \inst1|Q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst1|Q~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [0]));

// Location: LCCOMB_X55_Y1_N18
cycloneii_lcell_comb \inst|RU[7]~2 (
// Equation(s):
// \inst|RU[7]~2_combout  = \inst1|Q [0] $ (\inst1|Q [1])

	.dataa(vcc),
	.datab(\inst1|Q [0]),
	.datac(\inst1|Q [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RU[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RU[7]~2 .lut_mask = 16'h3C3C;
defparam \inst|RU[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y1_N19
cycloneii_lcell_ff \inst1|Q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|RU[7]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [1]));

// Location: LCCOMB_X55_Y1_N24
cycloneii_lcell_comb \inst1|Add0~0 (
// Equation(s):
// \inst1|Add0~0_combout  = \inst1|Q [2] $ (((\inst1|Q [0] & \inst1|Q [1])))

	.dataa(vcc),
	.datab(\inst1|Q [0]),
	.datac(\inst1|Q [2]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~0 .lut_mask = 16'h3CF0;
defparam \inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y1_N25
cycloneii_lcell_ff \inst1|Q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst1|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|Q [2]));

// Location: LCCOMB_X55_Y1_N0
cycloneii_lcell_comb \inst2|Mux7~3 (
// Equation(s):
// \inst2|Mux7~3_combout  = (!\inst1|Q [0] & (\inst1|Q [2] & !\inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [0]),
	.datac(\inst1|Q [2]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~3 .lut_mask = 16'h0030;
defparam \inst2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N19
cycloneii_lcell_ff \inst4|Q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [6]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [6]));

// Location: LCCOMB_X56_Y1_N24
cycloneii_lcell_comb \inst|Mux2~3 (
// Equation(s):
// \inst|Mux2~3_combout  = (!\inst3|Q [6] & (\inst2|Mux7~3_combout  & !\inst4|Q [6]))

	.dataa(\inst3|Q [6]),
	.datab(\inst2|Mux7~3_combout ),
	.datac(\inst4|Q [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~3 .lut_mask = 16'h0404;
defparam \inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N25
cycloneii_lcell_ff \inst3|Q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [6]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [6]));

// Location: LCCOMB_X55_Y1_N14
cycloneii_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\inst4|Q [6] & (\inst1|Q [1] $ (((\inst1|Q [0] & \inst3|Q [6]))))) # (!\inst4|Q [6] & (\inst1|Q [1] & ((\inst3|Q [6]))))

	.dataa(\inst4|Q [6]),
	.datab(\inst1|Q [1]),
	.datac(\inst1|Q [0]),
	.datad(\inst3|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'h6C88;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N0
cycloneii_lcell_comb \inst|RU[7]~0 (
// Equation(s):
// \inst|RU[7]~0_combout  = (\inst1|Q [1] & !\inst1|Q [2])

	.dataa(vcc),
	.datab(\inst1|Q [1]),
	.datac(vcc),
	.datad(\inst1|Q [2]),
	.cin(gnd),
	.combout(\inst|RU[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RU[7]~0 .lut_mask = 16'h00CC;
defparam \inst|RU[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N30
cycloneii_lcell_comb \inst|RU[7]~1 (
// Equation(s):
// \inst|RU[7]~1_combout  = (\inst1|Q [0] & !\inst1|Q [2])

	.dataa(vcc),
	.datab(\inst1|Q [0]),
	.datac(vcc),
	.datad(\inst1|Q [2]),
	.cin(gnd),
	.combout(\inst|RU[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RU[7]~1 .lut_mask = 16'h00CC;
defparam \inst|RU[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N9
cycloneii_lcell_ff \inst3|Q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [5]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [5]));

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y1_N21
cycloneii_lcell_ff \inst3|Q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [4]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [4]));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y1_N23
cycloneii_lcell_ff \inst3|Q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [3]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [3]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y1_N15
cycloneii_lcell_ff \inst3|Q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [2]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [2]));

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y1_N5
cycloneii_lcell_ff \inst4|Q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [1]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [1]));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y1_N31
cycloneii_lcell_ff \inst4|Q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [0]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [0]));

// Location: LCCOMB_X54_Y1_N10
cycloneii_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst3|Q [1] & ((\inst4|Q [1] & (!\inst|Add0~1 )) # (!\inst4|Q [1] & (\inst|Add0~1  & VCC)))) # (!\inst3|Q [1] & ((\inst4|Q [1] & ((\inst|Add0~1 ) # (GND))) # (!\inst4|Q [1] & (!\inst|Add0~1 ))))
// \inst|Add0~3  = CARRY((\inst3|Q [1] & (\inst4|Q [1] & !\inst|Add0~1 )) # (!\inst3|Q [1] & ((\inst4|Q [1]) # (!\inst|Add0~1 ))))

	.dataa(\inst3|Q [1]),
	.datab(\inst4|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h694D;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N14
cycloneii_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst4|Q [3] & ((\inst3|Q [3] & (!\inst|Add0~5 )) # (!\inst3|Q [3] & ((\inst|Add0~5 ) # (GND))))) # (!\inst4|Q [3] & ((\inst3|Q [3] & (\inst|Add0~5  & VCC)) # (!\inst3|Q [3] & (!\inst|Add0~5 ))))
// \inst|Add0~7  = CARRY((\inst4|Q [3] & ((!\inst|Add0~5 ) # (!\inst3|Q [3]))) # (!\inst4|Q [3] & (!\inst3|Q [3] & !\inst|Add0~5 )))

	.dataa(\inst4|Q [3]),
	.datab(\inst3|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h692B;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N18
cycloneii_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst4|Q [5] & ((\inst3|Q [5] & (!\inst|Add0~9 )) # (!\inst3|Q [5] & ((\inst|Add0~9 ) # (GND))))) # (!\inst4|Q [5] & ((\inst3|Q [5] & (\inst|Add0~9  & VCC)) # (!\inst3|Q [5] & (!\inst|Add0~9 ))))
// \inst|Add0~11  = CARRY((\inst4|Q [5] & ((!\inst|Add0~9 ) # (!\inst3|Q [5]))) # (!\inst4|Q [5] & (!\inst3|Q [5] & !\inst|Add0~9 )))

	.dataa(\inst4|Q [5]),
	.datab(\inst3|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h692B;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N20
cycloneii_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = ((\inst3|Q [6] $ (\inst4|Q [6] $ (\inst|Add0~11 )))) # (GND)
// \inst|Add0~13  = CARRY((\inst3|Q [6] & ((!\inst|Add0~11 ) # (!\inst4|Q [6]))) # (!\inst3|Q [6] & (!\inst4|Q [6] & !\inst|Add0~11 )))

	.dataa(\inst3|Q [6]),
	.datab(\inst4|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'h962B;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N31
cycloneii_lcell_ff \inst4|Q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [4]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [4]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N1
cycloneii_lcell_ff \inst3|Q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [0]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [0]));

// Location: LCCOMB_X53_Y1_N12
cycloneii_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = (\inst4|Q [0] & (\inst3|Q [0] $ (VCC))) # (!\inst4|Q [0] & (\inst3|Q [0] & VCC))
// \inst|Add1~1  = CARRY((\inst4|Q [0] & \inst3|Q [0]))

	.dataa(\inst4|Q [0]),
	.datab(\inst3|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout(\inst|Add1~1 ));
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h6688;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N14
cycloneii_lcell_comb \inst|Add1~2 (
// Equation(s):
// \inst|Add1~2_combout  = (\inst3|Q [1] & ((\inst4|Q [1] & (\inst|Add1~1  & VCC)) # (!\inst4|Q [1] & (!\inst|Add1~1 )))) # (!\inst3|Q [1] & ((\inst4|Q [1] & (!\inst|Add1~1 )) # (!\inst4|Q [1] & ((\inst|Add1~1 ) # (GND)))))
// \inst|Add1~3  = CARRY((\inst3|Q [1] & (!\inst4|Q [1] & !\inst|Add1~1 )) # (!\inst3|Q [1] & ((!\inst|Add1~1 ) # (!\inst4|Q [1]))))

	.dataa(\inst3|Q [1]),
	.datab(\inst4|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~1 ),
	.combout(\inst|Add1~2_combout ),
	.cout(\inst|Add1~3 ));
// synopsys translate_off
defparam \inst|Add1~2 .lut_mask = 16'h9617;
defparam \inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N16
cycloneii_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = ((\inst4|Q [2] $ (\inst3|Q [2] $ (!\inst|Add1~3 )))) # (GND)
// \inst|Add1~5  = CARRY((\inst4|Q [2] & ((\inst3|Q [2]) # (!\inst|Add1~3 ))) # (!\inst4|Q [2] & (\inst3|Q [2] & !\inst|Add1~3 )))

	.dataa(\inst4|Q [2]),
	.datab(\inst3|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~3 ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'h698E;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N18
cycloneii_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst4|Q [3] & ((\inst3|Q [3] & (\inst|Add1~5  & VCC)) # (!\inst3|Q [3] & (!\inst|Add1~5 )))) # (!\inst4|Q [3] & ((\inst3|Q [3] & (!\inst|Add1~5 )) # (!\inst3|Q [3] & ((\inst|Add1~5 ) # (GND)))))
// \inst|Add1~7  = CARRY((\inst4|Q [3] & (!\inst3|Q [3] & !\inst|Add1~5 )) # (!\inst4|Q [3] & ((!\inst|Add1~5 ) # (!\inst3|Q [3]))))

	.dataa(\inst4|Q [3]),
	.datab(\inst3|Q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h9617;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N20
cycloneii_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = ((\inst3|Q [4] $ (\inst4|Q [4] $ (!\inst|Add1~7 )))) # (GND)
// \inst|Add1~9  = CARRY((\inst3|Q [4] & ((\inst4|Q [4]) # (!\inst|Add1~7 ))) # (!\inst3|Q [4] & (\inst4|Q [4] & !\inst|Add1~7 )))

	.dataa(\inst3|Q [4]),
	.datab(\inst4|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'h698E;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N22
cycloneii_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst4|Q [5] & ((\inst3|Q [5] & (\inst|Add1~9  & VCC)) # (!\inst3|Q [5] & (!\inst|Add1~9 )))) # (!\inst4|Q [5] & ((\inst3|Q [5] & (!\inst|Add1~9 )) # (!\inst3|Q [5] & ((\inst|Add1~9 ) # (GND)))))
// \inst|Add1~11  = CARRY((\inst4|Q [5] & (!\inst3|Q [5] & !\inst|Add1~9 )) # (!\inst4|Q [5] & ((!\inst|Add1~9 ) # (!\inst3|Q [5]))))

	.dataa(\inst4|Q [5]),
	.datab(\inst3|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h9617;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N24
cycloneii_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = ((\inst3|Q [6] $ (\inst4|Q [6] $ (!\inst|Add1~11 )))) # (GND)
// \inst|Add1~13  = CARRY((\inst3|Q [6] & ((\inst4|Q [6]) # (!\inst|Add1~11 ))) # (!\inst3|Q [6] & (\inst4|Q [6] & !\inst|Add1~11 )))

	.dataa(\inst3|Q [6]),
	.datab(\inst4|Q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'h698E;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N28
cycloneii_lcell_comb \inst|Mux2~4 (
// Equation(s):
// \inst|Mux2~4_combout  = (\inst|RU[7]~0_combout  & (\inst|RU[7]~1_combout )) # (!\inst|RU[7]~0_combout  & ((\inst|RU[7]~1_combout  & (\inst|Add0~12_combout )) # (!\inst|RU[7]~1_combout  & ((\inst|Add1~12_combout )))))

	.dataa(\inst|RU[7]~0_combout ),
	.datab(\inst|RU[7]~1_combout ),
	.datac(\inst|Add0~12_combout ),
	.datad(\inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~4 .lut_mask = 16'hD9C8;
defparam \inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N22
cycloneii_lcell_comb \inst|Mux2~5 (
// Equation(s):
// \inst|Mux2~5_combout  = (\inst|RU[7]~0_combout  & (((!\inst4|Q [6] & \inst|Mux2~4_combout )) # (!\inst3|Q [6]))) # (!\inst|RU[7]~0_combout  & (((\inst|Mux2~4_combout ))))

	.dataa(\inst3|Q [6]),
	.datab(\inst4|Q [6]),
	.datac(\inst|RU[7]~0_combout ),
	.datad(\inst|Mux2~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~5 .lut_mask = 16'h7F50;
defparam \inst|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N16
cycloneii_lcell_comb \inst|Mux2~6 (
// Equation(s):
// \inst|Mux2~6_combout  = (\inst|Mux2~3_combout ) # ((\inst1|Q [2] & (\inst|Mux2~2_combout )) # (!\inst1|Q [2] & ((\inst|Mux2~5_combout ))))

	.dataa(\inst1|Q [2]),
	.datab(\inst|Mux2~3_combout ),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst|Mux2~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~6 .lut_mask = 16'hFDEC;
defparam \inst|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y1_N17
cycloneii_lcell_ff \inst|RU[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux2~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [6]));

// Location: LCCOMB_X55_Y1_N26
cycloneii_lcell_comb \inst|Mux4~2 (
// Equation(s):
// \inst|Mux4~2_combout  = (\inst4|Q [4] & (\inst1|Q [1] $ (((\inst1|Q [0] & \inst3|Q [4]))))) # (!\inst4|Q [4] & (((\inst3|Q [4] & \inst1|Q [1]))))

	.dataa(\inst4|Q [4]),
	.datab(\inst1|Q [0]),
	.datac(\inst3|Q [4]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~2 .lut_mask = 16'h7A80;
defparam \inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N26
cycloneii_lcell_comb \inst|Mux4~4 (
// Equation(s):
// \inst|Mux4~4_combout  = (\inst|RU[7]~1_combout  & ((\inst|Add0~8_combout ) # ((\inst|RU[7]~0_combout )))) # (!\inst|RU[7]~1_combout  & (((\inst|Add1~8_combout  & !\inst|RU[7]~0_combout ))))

	.dataa(\inst|Add0~8_combout ),
	.datab(\inst|RU[7]~1_combout ),
	.datac(\inst|Add1~8_combout ),
	.datad(\inst|RU[7]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~4 .lut_mask = 16'hCCB8;
defparam \inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N12
cycloneii_lcell_comb \inst|Mux4~5 (
// Equation(s):
// \inst|Mux4~5_combout  = (\inst|RU[7]~0_combout  & (((!\inst4|Q [4] & \inst|Mux4~4_combout )) # (!\inst3|Q [4]))) # (!\inst|RU[7]~0_combout  & (((\inst|Mux4~4_combout ))))

	.dataa(\inst4|Q [4]),
	.datab(\inst|RU[7]~0_combout ),
	.datac(\inst3|Q [4]),
	.datad(\inst|Mux4~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~5 .lut_mask = 16'h7F0C;
defparam \inst|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N8
cycloneii_lcell_comb \inst|Mux4~6 (
// Equation(s):
// \inst|Mux4~6_combout  = (\inst|Mux4~3_combout ) # ((\inst1|Q [2] & (\inst|Mux4~2_combout )) # (!\inst1|Q [2] & ((\inst|Mux4~5_combout ))))

	.dataa(\inst|Mux4~3_combout ),
	.datab(\inst|Mux4~2_combout ),
	.datac(\inst1|Q [2]),
	.datad(\inst|Mux4~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~6 .lut_mask = 16'hEFEA;
defparam \inst|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y1_N9
cycloneii_lcell_ff \inst|RU[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux4~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [4]));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N23
cycloneii_lcell_ff \inst3|Q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [7]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [7]));

// Location: LCCOMB_X51_Y1_N24
cycloneii_lcell_comb \inst|Mux1~3 (
// Equation(s):
// \inst|Mux1~3_combout  = (!\inst4|Q [7] & (!\inst3|Q [7] & \inst2|Mux7~3_combout ))

	.dataa(\inst4|Q [7]),
	.datab(vcc),
	.datac(\inst3|Q [7]),
	.datad(\inst2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~3 .lut_mask = 16'h0500;
defparam \inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N21
cycloneii_lcell_ff \inst4|Q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [7]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [7]));

// Location: LCCOMB_X53_Y1_N26
cycloneii_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = (\inst3|Q [7] & ((\inst4|Q [7] & (\inst|Add1~13  & VCC)) # (!\inst4|Q [7] & (!\inst|Add1~13 )))) # (!\inst3|Q [7] & ((\inst4|Q [7] & (!\inst|Add1~13 )) # (!\inst4|Q [7] & ((\inst|Add1~13 ) # (GND)))))
// \inst|Add1~15  = CARRY((\inst3|Q [7] & (!\inst4|Q [7] & !\inst|Add1~13 )) # (!\inst3|Q [7] & ((!\inst|Add1~13 ) # (!\inst4|Q [7]))))

	.dataa(\inst3|Q [7]),
	.datab(\inst4|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout(\inst|Add1~15 ));
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h9617;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N22
cycloneii_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\inst4|Q [7] & ((\inst3|Q [7] & (!\inst|Add0~13 )) # (!\inst3|Q [7] & ((\inst|Add0~13 ) # (GND))))) # (!\inst4|Q [7] & ((\inst3|Q [7] & (\inst|Add0~13  & VCC)) # (!\inst3|Q [7] & (!\inst|Add0~13 ))))
// \inst|Add0~15  = CARRY((\inst4|Q [7] & ((!\inst|Add0~13 ) # (!\inst3|Q [7]))) # (!\inst4|Q [7] & (!\inst3|Q [7] & !\inst|Add0~13 )))

	.dataa(\inst4|Q [7]),
	.datab(\inst3|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h692B;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N0
cycloneii_lcell_comb \inst|Mux1~5 (
// Equation(s):
// \inst|Mux1~5_combout  = (\inst|Mux1~4_combout  & ((\inst|RU[7]~0_combout ) # ((\inst|Add0~14_combout )))) # (!\inst|Mux1~4_combout  & (!\inst|RU[7]~0_combout  & (\inst|Add1~14_combout )))

	.dataa(\inst|Mux1~4_combout ),
	.datab(\inst|RU[7]~0_combout ),
	.datac(\inst|Add1~14_combout ),
	.datad(\inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~5 .lut_mask = 16'hBA98;
defparam \inst|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N20
cycloneii_lcell_comb \inst|Mux1~6 (
// Equation(s):
// \inst|Mux1~6_combout  = (\inst|Mux1~3_combout ) # ((\inst1|Q [2] & (\inst|Mux1~2_combout )) # (!\inst1|Q [2] & ((\inst|Mux1~5_combout ))))

	.dataa(\inst|Mux1~2_combout ),
	.datab(\inst1|Q [2]),
	.datac(\inst|Mux1~3_combout ),
	.datad(\inst|Mux1~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~6 .lut_mask = 16'hFBF8;
defparam \inst|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y1_N21
cycloneii_lcell_ff \inst|RU[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux1~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [7]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y1_N3
cycloneii_lcell_ff \inst4|Q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [5]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [5]));

// Location: LCCOMB_X55_Y1_N4
cycloneii_lcell_comb \inst|Mux3~2 (
// Equation(s):
// \inst|Mux3~2_combout  = (\inst3|Q [5] & (\inst1|Q [1] $ (((\inst1|Q [0] & \inst4|Q [5]))))) # (!\inst3|Q [5] & (((\inst1|Q [1] & \inst4|Q [5]))))

	.dataa(\inst3|Q [5]),
	.datab(\inst1|Q [0]),
	.datac(\inst1|Q [1]),
	.datad(\inst4|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~2 .lut_mask = 16'h78A0;
defparam \inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N2
cycloneii_lcell_comb \inst|Mux3~4 (
// Equation(s):
// \inst|Mux3~4_combout  = (\inst|RU[7]~0_combout  & (((\inst|RU[7]~1_combout  & !\inst4|Q [5])) # (!\inst3|Q [5]))) # (!\inst|RU[7]~0_combout  & (((\inst|RU[7]~1_combout ))))

	.dataa(\inst3|Q [5]),
	.datab(\inst|RU[7]~1_combout ),
	.datac(\inst4|Q [5]),
	.datad(\inst|RU[7]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~4 .lut_mask = 16'h5DCC;
defparam \inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N28
cycloneii_lcell_comb \inst|Mux3~5 (
// Equation(s):
// \inst|Mux3~5_combout  = (\inst|RU[7]~0_combout  & (((\inst|Mux3~4_combout )))) # (!\inst|RU[7]~0_combout  & ((\inst|Mux3~4_combout  & (\inst|Add0~10_combout )) # (!\inst|Mux3~4_combout  & ((\inst|Add1~10_combout )))))

	.dataa(\inst|RU[7]~0_combout ),
	.datab(\inst|Add0~10_combout ),
	.datac(\inst|Add1~10_combout ),
	.datad(\inst|Mux3~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~5 .lut_mask = 16'hEE50;
defparam \inst|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N30
cycloneii_lcell_comb \inst|Mux3~6 (
// Equation(s):
// \inst|Mux3~6_combout  = (\inst|Mux3~3_combout ) # ((\inst1|Q [2] & (\inst|Mux3~2_combout )) # (!\inst1|Q [2] & ((\inst|Mux3~5_combout ))))

	.dataa(\inst|Mux3~3_combout ),
	.datab(\inst|Mux3~2_combout ),
	.datac(\inst1|Q [2]),
	.datad(\inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~6 .lut_mask = 16'hEFEA;
defparam \inst|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y1_N31
cycloneii_lcell_ff \inst|RU[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux3~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [5]));

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \inst5|Mux7~0 (
// Equation(s):
// \inst5|Mux7~0_combout  = (\inst|RU [6] & (!\inst|RU [5] & (\inst|RU [4] $ (!\inst|RU [7])))) # (!\inst|RU [6] & (\inst|RU [4] & (\inst|RU [7] $ (!\inst|RU [5]))))

	.dataa(\inst|RU [6]),
	.datab(\inst|RU [4]),
	.datac(\inst|RU [7]),
	.datad(\inst|RU [5]),
	.cin(gnd),
	.combout(\inst5|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux7~0 .lut_mask = 16'h4086;
defparam \inst5|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \inst5|Mux8~0 (
// Equation(s):
// \inst5|Mux8~0_combout  = (\inst|RU [7] & ((\inst|RU [4] & ((\inst|RU [5]))) # (!\inst|RU [4] & (\inst|RU [6])))) # (!\inst|RU [7] & (\inst|RU [6] & (\inst|RU [4] $ (\inst|RU [5]))))

	.dataa(\inst|RU [6]),
	.datab(\inst|RU [4]),
	.datac(\inst|RU [7]),
	.datad(\inst|RU [5]),
	.cin(gnd),
	.combout(\inst5|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux8~0 .lut_mask = 16'hE228;
defparam \inst5|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \inst5|Mux9~0 (
// Equation(s):
// \inst5|Mux9~0_combout  = (\inst|RU [6] & (\inst|RU [7] & ((\inst|RU [5]) # (!\inst|RU [4])))) # (!\inst|RU [6] & (!\inst|RU [4] & (!\inst|RU [7] & \inst|RU [5])))

	.dataa(\inst|RU [6]),
	.datab(\inst|RU [4]),
	.datac(\inst|RU [7]),
	.datad(\inst|RU [5]),
	.cin(gnd),
	.combout(\inst5|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux9~0 .lut_mask = 16'hA120;
defparam \inst5|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N14
cycloneii_lcell_comb \inst5|Mux10~0 (
// Equation(s):
// \inst5|Mux10~0_combout  = (\inst|RU [4] & (\inst|RU [6] $ (((!\inst|RU [5]))))) # (!\inst|RU [4] & ((\inst|RU [6] & (!\inst|RU [7] & !\inst|RU [5])) # (!\inst|RU [6] & (\inst|RU [7] & \inst|RU [5]))))

	.dataa(\inst|RU [6]),
	.datab(\inst|RU [4]),
	.datac(\inst|RU [7]),
	.datad(\inst|RU [5]),
	.cin(gnd),
	.combout(\inst5|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux10~0 .lut_mask = 16'h9846;
defparam \inst5|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \inst5|Mux11~0 (
// Equation(s):
// \inst5|Mux11~0_combout  = (\inst|RU [5] & (((\inst|RU [4] & !\inst|RU [7])))) # (!\inst|RU [5] & ((\inst|RU [6] & ((!\inst|RU [7]))) # (!\inst|RU [6] & (\inst|RU [4]))))

	.dataa(\inst|RU [6]),
	.datab(\inst|RU [4]),
	.datac(\inst|RU [7]),
	.datad(\inst|RU [5]),
	.cin(gnd),
	.combout(\inst5|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux11~0 .lut_mask = 16'h0C4E;
defparam \inst5|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \inst5|Mux12~0 (
// Equation(s):
// \inst5|Mux12~0_combout  = (\inst|RU [6] & (\inst|RU [4] & (\inst|RU [7] $ (\inst|RU [5])))) # (!\inst|RU [6] & (!\inst|RU [7] & ((\inst|RU [4]) # (\inst|RU [5]))))

	.dataa(\inst|RU [6]),
	.datab(\inst|RU [4]),
	.datac(\inst|RU [7]),
	.datad(\inst|RU [5]),
	.cin(gnd),
	.combout(\inst5|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux12~0 .lut_mask = 16'h0D84;
defparam \inst5|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \inst5|Mux13~0 (
// Equation(s):
// \inst5|Mux13~0_combout  = (\inst|RU [4] & ((\inst|RU [7]) # (\inst|RU [6] $ (\inst|RU [5])))) # (!\inst|RU [4] & ((\inst|RU [5]) # (\inst|RU [6] $ (\inst|RU [7]))))

	.dataa(\inst|RU [6]),
	.datab(\inst|RU [4]),
	.datac(\inst|RU [7]),
	.datad(\inst|RU [5]),
	.cin(gnd),
	.combout(\inst5|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux13~0 .lut_mask = 16'hF7DA;
defparam \inst5|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N30
cycloneii_lcell_comb \inst|Mux5~3 (
// Equation(s):
// \inst|Mux5~3_combout  = (!\inst4|Q [3] & (!\inst3|Q [3] & \inst2|Mux7~3_combout ))

	.dataa(\inst4|Q [3]),
	.datab(\inst3|Q [3]),
	.datac(vcc),
	.datad(\inst2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~3 .lut_mask = 16'h1100;
defparam \inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N2
cycloneii_lcell_comb \inst|Mux5~4 (
// Equation(s):
// \inst|Mux5~4_combout  = (\inst|RU[7]~0_combout  & (((\inst|RU[7]~1_combout )))) # (!\inst|RU[7]~0_combout  & ((\inst|RU[7]~1_combout  & ((\inst|Add0~6_combout ))) # (!\inst|RU[7]~1_combout  & (\inst|Add1~6_combout ))))

	.dataa(\inst|RU[7]~0_combout ),
	.datab(\inst|Add1~6_combout ),
	.datac(\inst|Add0~6_combout ),
	.datad(\inst|RU[7]~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~4 .lut_mask = 16'hFA44;
defparam \inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N10
cycloneii_lcell_comb \inst|Mux5~5 (
// Equation(s):
// \inst|Mux5~5_combout  = (\inst|RU[7]~0_combout  & (((!\inst4|Q [3] & \inst|Mux5~4_combout )) # (!\inst3|Q [3]))) # (!\inst|RU[7]~0_combout  & (((\inst|Mux5~4_combout ))))

	.dataa(\inst4|Q [3]),
	.datab(\inst3|Q [3]),
	.datac(\inst|RU[7]~0_combout ),
	.datad(\inst|Mux5~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~5 .lut_mask = 16'h7F30;
defparam \inst|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N6
cycloneii_lcell_comb \inst|Mux5~6 (
// Equation(s):
// \inst|Mux5~6_combout  = (\inst|Mux5~3_combout ) # ((\inst1|Q [2] & (\inst|Mux5~2_combout )) # (!\inst1|Q [2] & ((\inst|Mux5~5_combout ))))

	.dataa(\inst|Mux5~2_combout ),
	.datab(\inst|Mux5~3_combout ),
	.datac(\inst1|Q [2]),
	.datad(\inst|Mux5~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~6 .lut_mask = 16'hEFEC;
defparam \inst|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N7
cycloneii_lcell_ff \inst|RU[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux5~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [3]));

// Location: LCCOMB_X53_Y1_N4
cycloneii_lcell_comb \inst|Mux6~3 (
// Equation(s):
// \inst|Mux6~3_combout  = (!\inst4|Q [2] & (!\inst3|Q [2] & \inst2|Mux7~3_combout ))

	.dataa(\inst4|Q [2]),
	.datab(\inst3|Q [2]),
	.datac(vcc),
	.datad(\inst2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~3 .lut_mask = 16'h1100;
defparam \inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y1_N17
cycloneii_lcell_ff \inst4|Q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\B~combout [2]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|Q [2]));

// Location: LCCOMB_X51_Y1_N22
cycloneii_lcell_comb \inst|Mux6~2 (
// Equation(s):
// \inst|Mux6~2_combout  = (\inst3|Q [2] & (\inst1|Q [1] $ (((\inst1|Q [0] & \inst4|Q [2]))))) # (!\inst3|Q [2] & (\inst1|Q [1] & ((\inst4|Q [2]))))

	.dataa(\inst1|Q [1]),
	.datab(\inst1|Q [0]),
	.datac(\inst3|Q [2]),
	.datad(\inst4|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~2 .lut_mask = 16'h6AA0;
defparam \inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N6
cycloneii_lcell_comb \inst|Mux6~4 (
// Equation(s):
// \inst|Mux6~4_combout  = (\inst|RU[7]~1_combout  & ((\inst|Add0~4_combout ) # ((\inst|RU[7]~0_combout )))) # (!\inst|RU[7]~1_combout  & (((!\inst|RU[7]~0_combout  & \inst|Add1~4_combout ))))

	.dataa(\inst|Add0~4_combout ),
	.datab(\inst|RU[7]~1_combout ),
	.datac(\inst|RU[7]~0_combout ),
	.datad(\inst|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~4 .lut_mask = 16'hCBC8;
defparam \inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N0
cycloneii_lcell_comb \inst|Mux6~5 (
// Equation(s):
// \inst|Mux6~5_combout  = (\inst|RU[7]~0_combout  & (((!\inst4|Q [2] & \inst|Mux6~4_combout )) # (!\inst3|Q [2]))) # (!\inst|RU[7]~0_combout  & (((\inst|Mux6~4_combout ))))

	.dataa(\inst4|Q [2]),
	.datab(\inst3|Q [2]),
	.datac(\inst|RU[7]~0_combout ),
	.datad(\inst|Mux6~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~5 .lut_mask = 16'h7F30;
defparam \inst|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N8
cycloneii_lcell_comb \inst|Mux6~6 (
// Equation(s):
// \inst|Mux6~6_combout  = (\inst|Mux6~3_combout ) # ((\inst1|Q [2] & (\inst|Mux6~2_combout )) # (!\inst1|Q [2] & ((\inst|Mux6~5_combout ))))

	.dataa(\inst1|Q [2]),
	.datab(\inst|Mux6~3_combout ),
	.datac(\inst|Mux6~2_combout ),
	.datad(\inst|Mux6~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~6 .lut_mask = 16'hFDEC;
defparam \inst|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y1_N9
cycloneii_lcell_ff \inst|RU[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux6~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [2]));

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y1_N25
cycloneii_lcell_ff \inst3|Q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\A~combout [1]),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Q [1]));

// Location: LCCOMB_X51_Y1_N14
cycloneii_lcell_comb \inst|Mux7~3 (
// Equation(s):
// \inst|Mux7~3_combout  = (!\inst4|Q [1] & (!\inst3|Q [1] & \inst2|Mux7~3_combout ))

	.dataa(vcc),
	.datab(\inst4|Q [1]),
	.datac(\inst3|Q [1]),
	.datad(\inst2|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~3 .lut_mask = 16'h0300;
defparam \inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N12
cycloneii_lcell_comb \inst|Mux7~4 (
// Equation(s):
// \inst|Mux7~4_combout  = (\inst|RU[7]~1_combout  & ((\inst|RU[7]~0_combout ) # ((\inst|Add0~2_combout )))) # (!\inst|RU[7]~1_combout  & (!\inst|RU[7]~0_combout  & ((\inst|Add1~2_combout ))))

	.dataa(\inst|RU[7]~1_combout ),
	.datab(\inst|RU[7]~0_combout ),
	.datac(\inst|Add0~2_combout ),
	.datad(\inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~4 .lut_mask = 16'hB9A8;
defparam \inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N2
cycloneii_lcell_comb \inst|Mux7~5 (
// Equation(s):
// \inst|Mux7~5_combout  = (\inst|RU[7]~0_combout  & (((!\inst4|Q [1] & \inst|Mux7~4_combout )) # (!\inst3|Q [1]))) # (!\inst|RU[7]~0_combout  & (((\inst|Mux7~4_combout ))))

	.dataa(\inst|RU[7]~0_combout ),
	.datab(\inst4|Q [1]),
	.datac(\inst3|Q [1]),
	.datad(\inst|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~5 .lut_mask = 16'h7F0A;
defparam \inst|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y1_N26
cycloneii_lcell_comb \inst|Mux7~6 (
// Equation(s):
// \inst|Mux7~6_combout  = (\inst|Mux7~3_combout ) # ((\inst1|Q [2] & (\inst|Mux7~2_combout )) # (!\inst1|Q [2] & ((\inst|Mux7~5_combout ))))

	.dataa(\inst|Mux7~2_combout ),
	.datab(\inst1|Q [2]),
	.datac(\inst|Mux7~3_combout ),
	.datad(\inst|Mux7~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~6 .lut_mask = 16'hFBF8;
defparam \inst|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y1_N27
cycloneii_lcell_ff \inst|RU[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux7~6_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [1]));

// Location: LCCOMB_X57_Y1_N4
cycloneii_lcell_comb \inst|Mux8~6 (
// Equation(s):
// \inst|Mux8~6_combout  = (\inst1|Q [2] & ((\inst1|Q [1]))) # (!\inst1|Q [2] & (!\inst1|Q [0]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~6 .lut_mask = 16'hCF03;
defparam \inst|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N24
cycloneii_lcell_comb \inst|Mux8~0 (
// Equation(s):
// \inst|Mux8~0_combout  = (\inst|Add0~0_combout  & (!\inst1|Q [2] & (\inst1|Q [0] & !\inst1|Q [1])))

	.dataa(\inst|Add0~0_combout ),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~0 .lut_mask = 16'h0020;
defparam \inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N30
cycloneii_lcell_comb \inst2|Mux7~5 (
// Equation(s):
// \inst2|Mux7~5_combout  = (!\inst1|Q [2] & (!\inst1|Q [0] & \inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~5 .lut_mask = 16'h0300;
defparam \inst2|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N14
cycloneii_lcell_comb \inst|Mux8~3 (
// Equation(s):
// \inst|Mux8~3_combout  = (\inst1|Q [0] & (((\inst|Add1~0_combout )))) # (!\inst1|Q [0] & ((\inst|RU[7]~0_combout  & (!\inst3|Q [0])) # (!\inst|RU[7]~0_combout  & ((\inst|Add1~0_combout )))))

	.dataa(\inst3|Q [0]),
	.datab(\inst1|Q [0]),
	.datac(\inst|RU[7]~0_combout ),
	.datad(\inst|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~3 .lut_mask = 16'hDF10;
defparam \inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N28
cycloneii_lcell_comb \inst2|Mux7~1 (
// Equation(s):
// \inst2|Mux7~1_combout  = (\inst1|Q [2] & (!\inst1|Q [0] & \inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~1 .lut_mask = 16'h0C00;
defparam \inst2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N2
cycloneii_lcell_comb \inst|Mux8~5 (
// Equation(s):
// \inst|Mux8~5_combout  = (\inst2|Mux7~1_combout  & (!\inst|Mux8~4_combout  & (!\inst2|Mux7~5_combout ))) # (!\inst2|Mux7~1_combout  & (((\inst|Mux8~3_combout ))))

	.dataa(\inst|Mux8~4_combout ),
	.datab(\inst2|Mux7~5_combout ),
	.datac(\inst|Mux8~3_combout ),
	.datad(\inst2|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~5 .lut_mask = 16'h11F0;
defparam \inst|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N8
cycloneii_lcell_comb \inst|Mux8~7 (
// Equation(s):
// \inst|Mux8~7_combout  = (\inst|Mux8~2_combout ) # ((\inst|Mux8~0_combout ) # ((\inst|Mux8~6_combout  & \inst|Mux8~5_combout )))

	.dataa(\inst|Mux8~2_combout ),
	.datab(\inst|Mux8~6_combout ),
	.datac(\inst|Mux8~0_combout ),
	.datad(\inst|Mux8~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~7 .lut_mask = 16'hFEFA;
defparam \inst|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y1_N9
cycloneii_lcell_ff \inst|RU[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux8~7_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [0]));

// Location: LCCOMB_X28_Y1_N24
cycloneii_lcell_comb \inst5|Mux0~0 (
// Equation(s):
// \inst5|Mux0~0_combout  = (\inst|RU [3] & (\inst|RU [0] & (\inst|RU [2] $ (\inst|RU [1])))) # (!\inst|RU [3] & (!\inst|RU [1] & (\inst|RU [2] $ (\inst|RU [0]))))

	.dataa(\inst|RU [3]),
	.datab(\inst|RU [2]),
	.datac(\inst|RU [1]),
	.datad(\inst|RU [0]),
	.cin(gnd),
	.combout(\inst5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~0 .lut_mask = 16'h2904;
defparam \inst5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N26
cycloneii_lcell_comb \inst5|Mux1~0 (
// Equation(s):
// \inst5|Mux1~0_combout  = (\inst|RU [3] & ((\inst|RU [0] & ((\inst|RU [1]))) # (!\inst|RU [0] & (\inst|RU [2])))) # (!\inst|RU [3] & (\inst|RU [2] & (\inst|RU [1] $ (\inst|RU [0]))))

	.dataa(\inst|RU [3]),
	.datab(\inst|RU [2]),
	.datac(\inst|RU [1]),
	.datad(\inst|RU [0]),
	.cin(gnd),
	.combout(\inst5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~0 .lut_mask = 16'hA4C8;
defparam \inst5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N20
cycloneii_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (\inst|RU [3] & (\inst|RU [2] & ((\inst|RU [1]) # (!\inst|RU [0])))) # (!\inst|RU [3] & (!\inst|RU [2] & (\inst|RU [1] & !\inst|RU [0])))

	.dataa(\inst|RU [3]),
	.datab(\inst|RU [2]),
	.datac(\inst|RU [1]),
	.datad(\inst|RU [0]),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'h8098;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N18
cycloneii_lcell_comb \inst5|Mux3~0 (
// Equation(s):
// \inst5|Mux3~0_combout  = (\inst|RU [0] & ((\inst|RU [2] $ (!\inst|RU [1])))) # (!\inst|RU [0] & ((\inst|RU [3] & (!\inst|RU [2] & \inst|RU [1])) # (!\inst|RU [3] & (\inst|RU [2] & !\inst|RU [1]))))

	.dataa(\inst|RU [3]),
	.datab(\inst|RU [2]),
	.datac(\inst|RU [1]),
	.datad(\inst|RU [0]),
	.cin(gnd),
	.combout(\inst5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~0 .lut_mask = 16'hC324;
defparam \inst5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N12
cycloneii_lcell_comb \inst5|Mux4~0 (
// Equation(s):
// \inst5|Mux4~0_combout  = (\inst|RU [1] & (!\inst|RU [3] & ((\inst|RU [0])))) # (!\inst|RU [1] & ((\inst|RU [2] & (!\inst|RU [3])) # (!\inst|RU [2] & ((\inst|RU [0])))))

	.dataa(\inst|RU [3]),
	.datab(\inst|RU [2]),
	.datac(\inst|RU [1]),
	.datad(\inst|RU [0]),
	.cin(gnd),
	.combout(\inst5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~0 .lut_mask = 16'h5704;
defparam \inst5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N2
cycloneii_lcell_comb \inst5|Mux5~0 (
// Equation(s):
// \inst5|Mux5~0_combout  = (\inst|RU [2] & (\inst|RU [0] & (\inst|RU [3] $ (\inst|RU [1])))) # (!\inst|RU [2] & (!\inst|RU [3] & ((\inst|RU [1]) # (\inst|RU [0]))))

	.dataa(\inst|RU [3]),
	.datab(\inst|RU [2]),
	.datac(\inst|RU [1]),
	.datad(\inst|RU [0]),
	.cin(gnd),
	.combout(\inst5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux5~0 .lut_mask = 16'h5910;
defparam \inst5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cycloneii_lcell_comb \inst5|Mux6~0 (
// Equation(s):
// \inst5|Mux6~0_combout  = (\inst|RU [0] & ((\inst|RU [3]) # (\inst|RU [2] $ (\inst|RU [1])))) # (!\inst|RU [0] & ((\inst|RU [1]) # (\inst|RU [3] $ (\inst|RU [2]))))

	.dataa(\inst|RU [3]),
	.datab(\inst|RU [2]),
	.datac(\inst|RU [1]),
	.datad(\inst|RU [0]),
	.cin(gnd),
	.combout(\inst5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~0 .lut_mask = 16'hBEF6;
defparam \inst5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \clock~clk_delay_ctrl (
	.clk(\clock~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\clock~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \clock~clk_delay_ctrl .delay_chain_mode = "none";
defparam \clock~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N28
cycloneii_lcell_comb \inst|Add1~16 (
// Equation(s):
// \inst|Add1~16_combout  = !\inst|Add1~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~15 ),
	.combout(\inst|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~16 .lut_mask = 16'h0F0F;
defparam \inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y1_N24
cycloneii_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = !\inst|Add0~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'h0F0F;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y1_N2
cycloneii_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\inst2|Mux7~8_combout  & ((\inst1|Q [0] & ((!\inst|Add0~16_combout ))) # (!\inst1|Q [0] & (\inst|Add1~16_combout ))))

	.dataa(\inst2|Mux7~8_combout ),
	.datab(\inst1|Q [0]),
	.datac(\inst|Add1~16_combout ),
	.datad(\inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'h20A8;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y1_N3
cycloneii_lcell_ff \inst|RU[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RU [8]));

// Location: LCCOMB_X57_Y1_N18
cycloneii_lcell_comb \inst2|Mux7~0 (
// Equation(s):
// \inst2|Mux7~0_combout  = (\inst1|Q [2] & (\inst1|Q [0] & \inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~0 .lut_mask = 16'hC000;
defparam \inst2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N10
cycloneii_lcell_comb \inst2|Mux7~2 (
// Equation(s):
// \inst2|Mux7~2_combout  = (\inst1|Q [2] & (\inst1|Q [0] & !\inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~2 .lut_mask = 16'h00C0;
defparam \inst2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N0
cycloneii_lcell_comb \inst2|Mux7~4 (
// Equation(s):
// \inst2|Mux7~4_combout  = (!\inst1|Q [2] & (\inst1|Q [0] & \inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~4 .lut_mask = 16'h3000;
defparam \inst2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N16
cycloneii_lcell_comb \inst2|Mux7~6 (
// Equation(s):
// \inst2|Mux7~6_combout  = (!\inst1|Q [2] & (\inst1|Q [0] & !\inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~6 .lut_mask = 16'h0030;
defparam \inst2|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N6
cycloneii_lcell_comb \inst2|Mux7~7 (
// Equation(s):
// \inst2|Mux7~7_combout  = (!\inst1|Q [2] & (!\inst1|Q [0] & !\inst1|Q [1]))

	.dataa(vcc),
	.datab(\inst1|Q [2]),
	.datac(\inst1|Q [0]),
	.datad(\inst1|Q [1]),
	.cin(gnd),
	.combout(\inst2|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux7~7 .lut_mask = 16'h0003;
defparam \inst2|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led2[6]~I (
	.datain(\inst5|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2[6]));
// synopsys translate_off
defparam \led2[6]~I .input_async_reset = "none";
defparam \led2[6]~I .input_power_up = "low";
defparam \led2[6]~I .input_register_mode = "none";
defparam \led2[6]~I .input_sync_reset = "none";
defparam \led2[6]~I .oe_async_reset = "none";
defparam \led2[6]~I .oe_power_up = "low";
defparam \led2[6]~I .oe_register_mode = "none";
defparam \led2[6]~I .oe_sync_reset = "none";
defparam \led2[6]~I .operation_mode = "output";
defparam \led2[6]~I .output_async_reset = "none";
defparam \led2[6]~I .output_power_up = "low";
defparam \led2[6]~I .output_register_mode = "none";
defparam \led2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led2[5]~I (
	.datain(\inst5|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2[5]));
// synopsys translate_off
defparam \led2[5]~I .input_async_reset = "none";
defparam \led2[5]~I .input_power_up = "low";
defparam \led2[5]~I .input_register_mode = "none";
defparam \led2[5]~I .input_sync_reset = "none";
defparam \led2[5]~I .oe_async_reset = "none";
defparam \led2[5]~I .oe_power_up = "low";
defparam \led2[5]~I .oe_register_mode = "none";
defparam \led2[5]~I .oe_sync_reset = "none";
defparam \led2[5]~I .operation_mode = "output";
defparam \led2[5]~I .output_async_reset = "none";
defparam \led2[5]~I .output_power_up = "low";
defparam \led2[5]~I .output_register_mode = "none";
defparam \led2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led2[4]~I (
	.datain(\inst5|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2[4]));
// synopsys translate_off
defparam \led2[4]~I .input_async_reset = "none";
defparam \led2[4]~I .input_power_up = "low";
defparam \led2[4]~I .input_register_mode = "none";
defparam \led2[4]~I .input_sync_reset = "none";
defparam \led2[4]~I .oe_async_reset = "none";
defparam \led2[4]~I .oe_power_up = "low";
defparam \led2[4]~I .oe_register_mode = "none";
defparam \led2[4]~I .oe_sync_reset = "none";
defparam \led2[4]~I .operation_mode = "output";
defparam \led2[4]~I .output_async_reset = "none";
defparam \led2[4]~I .output_power_up = "low";
defparam \led2[4]~I .output_register_mode = "none";
defparam \led2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led2[3]~I (
	.datain(\inst5|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2[3]));
// synopsys translate_off
defparam \led2[3]~I .input_async_reset = "none";
defparam \led2[3]~I .input_power_up = "low";
defparam \led2[3]~I .input_register_mode = "none";
defparam \led2[3]~I .input_sync_reset = "none";
defparam \led2[3]~I .oe_async_reset = "none";
defparam \led2[3]~I .oe_power_up = "low";
defparam \led2[3]~I .oe_register_mode = "none";
defparam \led2[3]~I .oe_sync_reset = "none";
defparam \led2[3]~I .operation_mode = "output";
defparam \led2[3]~I .output_async_reset = "none";
defparam \led2[3]~I .output_power_up = "low";
defparam \led2[3]~I .output_register_mode = "none";
defparam \led2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led2[2]~I (
	.datain(\inst5|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2[2]));
// synopsys translate_off
defparam \led2[2]~I .input_async_reset = "none";
defparam \led2[2]~I .input_power_up = "low";
defparam \led2[2]~I .input_register_mode = "none";
defparam \led2[2]~I .input_sync_reset = "none";
defparam \led2[2]~I .oe_async_reset = "none";
defparam \led2[2]~I .oe_power_up = "low";
defparam \led2[2]~I .oe_register_mode = "none";
defparam \led2[2]~I .oe_sync_reset = "none";
defparam \led2[2]~I .operation_mode = "output";
defparam \led2[2]~I .output_async_reset = "none";
defparam \led2[2]~I .output_power_up = "low";
defparam \led2[2]~I .output_register_mode = "none";
defparam \led2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led2[1]~I (
	.datain(\inst5|Mux12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2[1]));
// synopsys translate_off
defparam \led2[1]~I .input_async_reset = "none";
defparam \led2[1]~I .input_power_up = "low";
defparam \led2[1]~I .input_register_mode = "none";
defparam \led2[1]~I .input_sync_reset = "none";
defparam \led2[1]~I .oe_async_reset = "none";
defparam \led2[1]~I .oe_power_up = "low";
defparam \led2[1]~I .oe_register_mode = "none";
defparam \led2[1]~I .oe_sync_reset = "none";
defparam \led2[1]~I .operation_mode = "output";
defparam \led2[1]~I .output_async_reset = "none";
defparam \led2[1]~I .output_power_up = "low";
defparam \led2[1]~I .output_register_mode = "none";
defparam \led2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \led2[0]~I (
	.datain(!\inst5|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(led2[0]));
// synopsys translate_off
defparam \led2[0]~I .input_async_reset = "none";
defparam \led2[0]~I .input_power_up = "low";
defparam \led2[0]~I .input_register_mode = "none";
defparam \led2[0]~I .input_sync_reset = "none";
defparam \led2[0]~I .oe_async_reset = "none";
defparam \led2[0]~I .oe_power_up = "low";
defparam \led2[0]~I .oe_register_mode = "none";
defparam \led2[0]~I .oe_sync_reset = "none";
defparam \led2[0]~I .operation_mode = "output";
defparam \led2[0]~I .output_async_reset = "none";
defparam \led2[0]~I .output_power_up = "low";
defparam \led2[0]~I .output_register_mode = "none";
defparam \led2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[6]~I (
	.datain(\inst5|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[6]));
// synopsys translate_off
defparam \leds[6]~I .input_async_reset = "none";
defparam \leds[6]~I .input_power_up = "low";
defparam \leds[6]~I .input_register_mode = "none";
defparam \leds[6]~I .input_sync_reset = "none";
defparam \leds[6]~I .oe_async_reset = "none";
defparam \leds[6]~I .oe_power_up = "low";
defparam \leds[6]~I .oe_register_mode = "none";
defparam \leds[6]~I .oe_sync_reset = "none";
defparam \leds[6]~I .operation_mode = "output";
defparam \leds[6]~I .output_async_reset = "none";
defparam \leds[6]~I .output_power_up = "low";
defparam \leds[6]~I .output_register_mode = "none";
defparam \leds[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[5]~I (
	.datain(\inst5|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[5]));
// synopsys translate_off
defparam \leds[5]~I .input_async_reset = "none";
defparam \leds[5]~I .input_power_up = "low";
defparam \leds[5]~I .input_register_mode = "none";
defparam \leds[5]~I .input_sync_reset = "none";
defparam \leds[5]~I .oe_async_reset = "none";
defparam \leds[5]~I .oe_power_up = "low";
defparam \leds[5]~I .oe_register_mode = "none";
defparam \leds[5]~I .oe_sync_reset = "none";
defparam \leds[5]~I .operation_mode = "output";
defparam \leds[5]~I .output_async_reset = "none";
defparam \leds[5]~I .output_power_up = "low";
defparam \leds[5]~I .output_register_mode = "none";
defparam \leds[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[4]~I (
	.datain(\inst5|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[4]));
// synopsys translate_off
defparam \leds[4]~I .input_async_reset = "none";
defparam \leds[4]~I .input_power_up = "low";
defparam \leds[4]~I .input_register_mode = "none";
defparam \leds[4]~I .input_sync_reset = "none";
defparam \leds[4]~I .oe_async_reset = "none";
defparam \leds[4]~I .oe_power_up = "low";
defparam \leds[4]~I .oe_register_mode = "none";
defparam \leds[4]~I .oe_sync_reset = "none";
defparam \leds[4]~I .operation_mode = "output";
defparam \leds[4]~I .output_async_reset = "none";
defparam \leds[4]~I .output_power_up = "low";
defparam \leds[4]~I .output_register_mode = "none";
defparam \leds[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[3]~I (
	.datain(\inst5|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[3]));
// synopsys translate_off
defparam \leds[3]~I .input_async_reset = "none";
defparam \leds[3]~I .input_power_up = "low";
defparam \leds[3]~I .input_register_mode = "none";
defparam \leds[3]~I .input_sync_reset = "none";
defparam \leds[3]~I .oe_async_reset = "none";
defparam \leds[3]~I .oe_power_up = "low";
defparam \leds[3]~I .oe_register_mode = "none";
defparam \leds[3]~I .oe_sync_reset = "none";
defparam \leds[3]~I .operation_mode = "output";
defparam \leds[3]~I .output_async_reset = "none";
defparam \leds[3]~I .output_power_up = "low";
defparam \leds[3]~I .output_register_mode = "none";
defparam \leds[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[2]~I (
	.datain(\inst5|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[2]));
// synopsys translate_off
defparam \leds[2]~I .input_async_reset = "none";
defparam \leds[2]~I .input_power_up = "low";
defparam \leds[2]~I .input_register_mode = "none";
defparam \leds[2]~I .input_sync_reset = "none";
defparam \leds[2]~I .oe_async_reset = "none";
defparam \leds[2]~I .oe_power_up = "low";
defparam \leds[2]~I .oe_register_mode = "none";
defparam \leds[2]~I .oe_sync_reset = "none";
defparam \leds[2]~I .operation_mode = "output";
defparam \leds[2]~I .output_async_reset = "none";
defparam \leds[2]~I .output_power_up = "low";
defparam \leds[2]~I .output_register_mode = "none";
defparam \leds[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[1]~I (
	.datain(\inst5|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[1]));
// synopsys translate_off
defparam \leds[1]~I .input_async_reset = "none";
defparam \leds[1]~I .input_power_up = "low";
defparam \leds[1]~I .input_register_mode = "none";
defparam \leds[1]~I .input_sync_reset = "none";
defparam \leds[1]~I .oe_async_reset = "none";
defparam \leds[1]~I .oe_power_up = "low";
defparam \leds[1]~I .oe_register_mode = "none";
defparam \leds[1]~I .oe_sync_reset = "none";
defparam \leds[1]~I .operation_mode = "output";
defparam \leds[1]~I .output_async_reset = "none";
defparam \leds[1]~I .output_power_up = "low";
defparam \leds[1]~I .output_register_mode = "none";
defparam \leds[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[0]~I (
	.datain(!\inst5|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[0]));
// synopsys translate_off
defparam \leds[0]~I .input_async_reset = "none";
defparam \leds[0]~I .input_power_up = "low";
defparam \leds[0]~I .input_register_mode = "none";
defparam \leds[0]~I .input_sync_reset = "none";
defparam \leds[0]~I .oe_async_reset = "none";
defparam \leds[0]~I .oe_power_up = "low";
defparam \leds[0]~I .oe_register_mode = "none";
defparam \leds[0]~I .oe_sync_reset = "none";
defparam \leds[0]~I .operation_mode = "output";
defparam \leds[0]~I .output_async_reset = "none";
defparam \leds[0]~I .output_power_up = "low";
defparam \leds[0]~I .output_register_mode = "none";
defparam \leds[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \NEGATORY[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEGATORY[6]));
// synopsys translate_off
defparam \NEGATORY[6]~I .input_async_reset = "none";
defparam \NEGATORY[6]~I .input_power_up = "low";
defparam \NEGATORY[6]~I .input_register_mode = "none";
defparam \NEGATORY[6]~I .input_sync_reset = "none";
defparam \NEGATORY[6]~I .oe_async_reset = "none";
defparam \NEGATORY[6]~I .oe_power_up = "low";
defparam \NEGATORY[6]~I .oe_register_mode = "none";
defparam \NEGATORY[6]~I .oe_sync_reset = "none";
defparam \NEGATORY[6]~I .operation_mode = "output";
defparam \NEGATORY[6]~I .output_async_reset = "none";
defparam \NEGATORY[6]~I .output_power_up = "low";
defparam \NEGATORY[6]~I .output_register_mode = "none";
defparam \NEGATORY[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \NEGATORY[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEGATORY[5]));
// synopsys translate_off
defparam \NEGATORY[5]~I .input_async_reset = "none";
defparam \NEGATORY[5]~I .input_power_up = "low";
defparam \NEGATORY[5]~I .input_register_mode = "none";
defparam \NEGATORY[5]~I .input_sync_reset = "none";
defparam \NEGATORY[5]~I .oe_async_reset = "none";
defparam \NEGATORY[5]~I .oe_power_up = "low";
defparam \NEGATORY[5]~I .oe_register_mode = "none";
defparam \NEGATORY[5]~I .oe_sync_reset = "none";
defparam \NEGATORY[5]~I .operation_mode = "output";
defparam \NEGATORY[5]~I .output_async_reset = "none";
defparam \NEGATORY[5]~I .output_power_up = "low";
defparam \NEGATORY[5]~I .output_register_mode = "none";
defparam \NEGATORY[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \NEGATORY[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEGATORY[4]));
// synopsys translate_off
defparam \NEGATORY[4]~I .input_async_reset = "none";
defparam \NEGATORY[4]~I .input_power_up = "low";
defparam \NEGATORY[4]~I .input_register_mode = "none";
defparam \NEGATORY[4]~I .input_sync_reset = "none";
defparam \NEGATORY[4]~I .oe_async_reset = "none";
defparam \NEGATORY[4]~I .oe_power_up = "low";
defparam \NEGATORY[4]~I .oe_register_mode = "none";
defparam \NEGATORY[4]~I .oe_sync_reset = "none";
defparam \NEGATORY[4]~I .operation_mode = "output";
defparam \NEGATORY[4]~I .output_async_reset = "none";
defparam \NEGATORY[4]~I .output_power_up = "low";
defparam \NEGATORY[4]~I .output_register_mode = "none";
defparam \NEGATORY[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \NEGATORY[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEGATORY[3]));
// synopsys translate_off
defparam \NEGATORY[3]~I .input_async_reset = "none";
defparam \NEGATORY[3]~I .input_power_up = "low";
defparam \NEGATORY[3]~I .input_register_mode = "none";
defparam \NEGATORY[3]~I .input_sync_reset = "none";
defparam \NEGATORY[3]~I .oe_async_reset = "none";
defparam \NEGATORY[3]~I .oe_power_up = "low";
defparam \NEGATORY[3]~I .oe_register_mode = "none";
defparam \NEGATORY[3]~I .oe_sync_reset = "none";
defparam \NEGATORY[3]~I .operation_mode = "output";
defparam \NEGATORY[3]~I .output_async_reset = "none";
defparam \NEGATORY[3]~I .output_power_up = "low";
defparam \NEGATORY[3]~I .output_register_mode = "none";
defparam \NEGATORY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \NEGATORY[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEGATORY[2]));
// synopsys translate_off
defparam \NEGATORY[2]~I .input_async_reset = "none";
defparam \NEGATORY[2]~I .input_power_up = "low";
defparam \NEGATORY[2]~I .input_register_mode = "none";
defparam \NEGATORY[2]~I .input_sync_reset = "none";
defparam \NEGATORY[2]~I .oe_async_reset = "none";
defparam \NEGATORY[2]~I .oe_power_up = "low";
defparam \NEGATORY[2]~I .oe_register_mode = "none";
defparam \NEGATORY[2]~I .oe_sync_reset = "none";
defparam \NEGATORY[2]~I .operation_mode = "output";
defparam \NEGATORY[2]~I .output_async_reset = "none";
defparam \NEGATORY[2]~I .output_power_up = "low";
defparam \NEGATORY[2]~I .output_register_mode = "none";
defparam \NEGATORY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \NEGATORY[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEGATORY[1]));
// synopsys translate_off
defparam \NEGATORY[1]~I .input_async_reset = "none";
defparam \NEGATORY[1]~I .input_power_up = "low";
defparam \NEGATORY[1]~I .input_register_mode = "none";
defparam \NEGATORY[1]~I .input_sync_reset = "none";
defparam \NEGATORY[1]~I .oe_async_reset = "none";
defparam \NEGATORY[1]~I .oe_power_up = "low";
defparam \NEGATORY[1]~I .oe_register_mode = "none";
defparam \NEGATORY[1]~I .oe_sync_reset = "none";
defparam \NEGATORY[1]~I .operation_mode = "output";
defparam \NEGATORY[1]~I .output_async_reset = "none";
defparam \NEGATORY[1]~I .output_power_up = "low";
defparam \NEGATORY[1]~I .output_register_mode = "none";
defparam \NEGATORY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \NEGATORY[0]~I (
	.datain(!\inst|RU [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEGATORY[0]));
// synopsys translate_off
defparam \NEGATORY[0]~I .input_async_reset = "none";
defparam \NEGATORY[0]~I .input_power_up = "low";
defparam \NEGATORY[0]~I .input_register_mode = "none";
defparam \NEGATORY[0]~I .input_sync_reset = "none";
defparam \NEGATORY[0]~I .oe_async_reset = "none";
defparam \NEGATORY[0]~I .oe_power_up = "low";
defparam \NEGATORY[0]~I .oe_register_mode = "none";
defparam \NEGATORY[0]~I .oe_sync_reset = "none";
defparam \NEGATORY[0]~I .operation_mode = "output";
defparam \NEGATORY[0]~I .output_async_reset = "none";
defparam \NEGATORY[0]~I .output_power_up = "low";
defparam \NEGATORY[0]~I .output_register_mode = "none";
defparam \NEGATORY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[8]~I (
	.datain(\inst|RU [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[8]));
// synopsys translate_off
defparam \RTest[8]~I .input_async_reset = "none";
defparam \RTest[8]~I .input_power_up = "low";
defparam \RTest[8]~I .input_register_mode = "none";
defparam \RTest[8]~I .input_sync_reset = "none";
defparam \RTest[8]~I .oe_async_reset = "none";
defparam \RTest[8]~I .oe_power_up = "low";
defparam \RTest[8]~I .oe_register_mode = "none";
defparam \RTest[8]~I .oe_sync_reset = "none";
defparam \RTest[8]~I .operation_mode = "output";
defparam \RTest[8]~I .output_async_reset = "none";
defparam \RTest[8]~I .output_power_up = "low";
defparam \RTest[8]~I .output_register_mode = "none";
defparam \RTest[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[7]~I (
	.datain(\inst|RU [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[7]));
// synopsys translate_off
defparam \RTest[7]~I .input_async_reset = "none";
defparam \RTest[7]~I .input_power_up = "low";
defparam \RTest[7]~I .input_register_mode = "none";
defparam \RTest[7]~I .input_sync_reset = "none";
defparam \RTest[7]~I .oe_async_reset = "none";
defparam \RTest[7]~I .oe_power_up = "low";
defparam \RTest[7]~I .oe_register_mode = "none";
defparam \RTest[7]~I .oe_sync_reset = "none";
defparam \RTest[7]~I .operation_mode = "output";
defparam \RTest[7]~I .output_async_reset = "none";
defparam \RTest[7]~I .output_power_up = "low";
defparam \RTest[7]~I .output_register_mode = "none";
defparam \RTest[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[6]~I (
	.datain(\inst|RU [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[6]));
// synopsys translate_off
defparam \RTest[6]~I .input_async_reset = "none";
defparam \RTest[6]~I .input_power_up = "low";
defparam \RTest[6]~I .input_register_mode = "none";
defparam \RTest[6]~I .input_sync_reset = "none";
defparam \RTest[6]~I .oe_async_reset = "none";
defparam \RTest[6]~I .oe_power_up = "low";
defparam \RTest[6]~I .oe_register_mode = "none";
defparam \RTest[6]~I .oe_sync_reset = "none";
defparam \RTest[6]~I .operation_mode = "output";
defparam \RTest[6]~I .output_async_reset = "none";
defparam \RTest[6]~I .output_power_up = "low";
defparam \RTest[6]~I .output_register_mode = "none";
defparam \RTest[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[5]~I (
	.datain(\inst|RU [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[5]));
// synopsys translate_off
defparam \RTest[5]~I .input_async_reset = "none";
defparam \RTest[5]~I .input_power_up = "low";
defparam \RTest[5]~I .input_register_mode = "none";
defparam \RTest[5]~I .input_sync_reset = "none";
defparam \RTest[5]~I .oe_async_reset = "none";
defparam \RTest[5]~I .oe_power_up = "low";
defparam \RTest[5]~I .oe_register_mode = "none";
defparam \RTest[5]~I .oe_sync_reset = "none";
defparam \RTest[5]~I .operation_mode = "output";
defparam \RTest[5]~I .output_async_reset = "none";
defparam \RTest[5]~I .output_power_up = "low";
defparam \RTest[5]~I .output_register_mode = "none";
defparam \RTest[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[4]~I (
	.datain(\inst|RU [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[4]));
// synopsys translate_off
defparam \RTest[4]~I .input_async_reset = "none";
defparam \RTest[4]~I .input_power_up = "low";
defparam \RTest[4]~I .input_register_mode = "none";
defparam \RTest[4]~I .input_sync_reset = "none";
defparam \RTest[4]~I .oe_async_reset = "none";
defparam \RTest[4]~I .oe_power_up = "low";
defparam \RTest[4]~I .oe_register_mode = "none";
defparam \RTest[4]~I .oe_sync_reset = "none";
defparam \RTest[4]~I .operation_mode = "output";
defparam \RTest[4]~I .output_async_reset = "none";
defparam \RTest[4]~I .output_power_up = "low";
defparam \RTest[4]~I .output_register_mode = "none";
defparam \RTest[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[3]~I (
	.datain(\inst|RU [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[3]));
// synopsys translate_off
defparam \RTest[3]~I .input_async_reset = "none";
defparam \RTest[3]~I .input_power_up = "low";
defparam \RTest[3]~I .input_register_mode = "none";
defparam \RTest[3]~I .input_sync_reset = "none";
defparam \RTest[3]~I .oe_async_reset = "none";
defparam \RTest[3]~I .oe_power_up = "low";
defparam \RTest[3]~I .oe_register_mode = "none";
defparam \RTest[3]~I .oe_sync_reset = "none";
defparam \RTest[3]~I .operation_mode = "output";
defparam \RTest[3]~I .output_async_reset = "none";
defparam \RTest[3]~I .output_power_up = "low";
defparam \RTest[3]~I .output_register_mode = "none";
defparam \RTest[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[2]~I (
	.datain(\inst|RU [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[2]));
// synopsys translate_off
defparam \RTest[2]~I .input_async_reset = "none";
defparam \RTest[2]~I .input_power_up = "low";
defparam \RTest[2]~I .input_register_mode = "none";
defparam \RTest[2]~I .input_sync_reset = "none";
defparam \RTest[2]~I .oe_async_reset = "none";
defparam \RTest[2]~I .oe_power_up = "low";
defparam \RTest[2]~I .oe_register_mode = "none";
defparam \RTest[2]~I .oe_sync_reset = "none";
defparam \RTest[2]~I .operation_mode = "output";
defparam \RTest[2]~I .output_async_reset = "none";
defparam \RTest[2]~I .output_power_up = "low";
defparam \RTest[2]~I .output_register_mode = "none";
defparam \RTest[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[1]~I (
	.datain(\inst|RU [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[1]));
// synopsys translate_off
defparam \RTest[1]~I .input_async_reset = "none";
defparam \RTest[1]~I .input_power_up = "low";
defparam \RTest[1]~I .input_register_mode = "none";
defparam \RTest[1]~I .input_sync_reset = "none";
defparam \RTest[1]~I .oe_async_reset = "none";
defparam \RTest[1]~I .oe_power_up = "low";
defparam \RTest[1]~I .oe_register_mode = "none";
defparam \RTest[1]~I .oe_sync_reset = "none";
defparam \RTest[1]~I .operation_mode = "output";
defparam \RTest[1]~I .output_async_reset = "none";
defparam \RTest[1]~I .output_power_up = "low";
defparam \RTest[1]~I .output_register_mode = "none";
defparam \RTest[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RTest[0]~I (
	.datain(\inst|RU [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RTest[0]));
// synopsys translate_off
defparam \RTest[0]~I .input_async_reset = "none";
defparam \RTest[0]~I .input_power_up = "low";
defparam \RTest[0]~I .input_register_mode = "none";
defparam \RTest[0]~I .input_sync_reset = "none";
defparam \RTest[0]~I .oe_async_reset = "none";
defparam \RTest[0]~I .oe_power_up = "low";
defparam \RTest[0]~I .oe_register_mode = "none";
defparam \RTest[0]~I .oe_sync_reset = "none";
defparam \RTest[0]~I .operation_mode = "output";
defparam \RTest[0]~I .output_async_reset = "none";
defparam \RTest[0]~I .output_power_up = "low";
defparam \RTest[0]~I .output_register_mode = "none";
defparam \RTest[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[0]~I (
	.datain(\inst2|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[0]));
// synopsys translate_off
defparam \Stest[0]~I .input_async_reset = "none";
defparam \Stest[0]~I .input_power_up = "low";
defparam \Stest[0]~I .input_register_mode = "none";
defparam \Stest[0]~I .input_sync_reset = "none";
defparam \Stest[0]~I .oe_async_reset = "none";
defparam \Stest[0]~I .oe_power_up = "low";
defparam \Stest[0]~I .oe_register_mode = "none";
defparam \Stest[0]~I .oe_sync_reset = "none";
defparam \Stest[0]~I .operation_mode = "output";
defparam \Stest[0]~I .output_async_reset = "none";
defparam \Stest[0]~I .output_power_up = "low";
defparam \Stest[0]~I .output_register_mode = "none";
defparam \Stest[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[1]~I (
	.datain(\inst2|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[1]));
// synopsys translate_off
defparam \Stest[1]~I .input_async_reset = "none";
defparam \Stest[1]~I .input_power_up = "low";
defparam \Stest[1]~I .input_register_mode = "none";
defparam \Stest[1]~I .input_sync_reset = "none";
defparam \Stest[1]~I .oe_async_reset = "none";
defparam \Stest[1]~I .oe_power_up = "low";
defparam \Stest[1]~I .oe_register_mode = "none";
defparam \Stest[1]~I .oe_sync_reset = "none";
defparam \Stest[1]~I .operation_mode = "output";
defparam \Stest[1]~I .output_async_reset = "none";
defparam \Stest[1]~I .output_power_up = "low";
defparam \Stest[1]~I .output_register_mode = "none";
defparam \Stest[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[2]~I (
	.datain(\inst2|Mux7~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[2]));
// synopsys translate_off
defparam \Stest[2]~I .input_async_reset = "none";
defparam \Stest[2]~I .input_power_up = "low";
defparam \Stest[2]~I .input_register_mode = "none";
defparam \Stest[2]~I .input_sync_reset = "none";
defparam \Stest[2]~I .oe_async_reset = "none";
defparam \Stest[2]~I .oe_power_up = "low";
defparam \Stest[2]~I .oe_register_mode = "none";
defparam \Stest[2]~I .oe_sync_reset = "none";
defparam \Stest[2]~I .operation_mode = "output";
defparam \Stest[2]~I .output_async_reset = "none";
defparam \Stest[2]~I .output_power_up = "low";
defparam \Stest[2]~I .output_register_mode = "none";
defparam \Stest[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[3]~I (
	.datain(\inst2|Mux7~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[3]));
// synopsys translate_off
defparam \Stest[3]~I .input_async_reset = "none";
defparam \Stest[3]~I .input_power_up = "low";
defparam \Stest[3]~I .input_register_mode = "none";
defparam \Stest[3]~I .input_sync_reset = "none";
defparam \Stest[3]~I .oe_async_reset = "none";
defparam \Stest[3]~I .oe_power_up = "low";
defparam \Stest[3]~I .oe_register_mode = "none";
defparam \Stest[3]~I .oe_sync_reset = "none";
defparam \Stest[3]~I .operation_mode = "output";
defparam \Stest[3]~I .output_async_reset = "none";
defparam \Stest[3]~I .output_power_up = "low";
defparam \Stest[3]~I .output_register_mode = "none";
defparam \Stest[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[4]~I (
	.datain(\inst2|Mux7~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[4]));
// synopsys translate_off
defparam \Stest[4]~I .input_async_reset = "none";
defparam \Stest[4]~I .input_power_up = "low";
defparam \Stest[4]~I .input_register_mode = "none";
defparam \Stest[4]~I .input_sync_reset = "none";
defparam \Stest[4]~I .oe_async_reset = "none";
defparam \Stest[4]~I .oe_power_up = "low";
defparam \Stest[4]~I .oe_register_mode = "none";
defparam \Stest[4]~I .oe_sync_reset = "none";
defparam \Stest[4]~I .operation_mode = "output";
defparam \Stest[4]~I .output_async_reset = "none";
defparam \Stest[4]~I .output_power_up = "low";
defparam \Stest[4]~I .output_register_mode = "none";
defparam \Stest[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[5]~I (
	.datain(\inst2|Mux7~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[5]));
// synopsys translate_off
defparam \Stest[5]~I .input_async_reset = "none";
defparam \Stest[5]~I .input_power_up = "low";
defparam \Stest[5]~I .input_register_mode = "none";
defparam \Stest[5]~I .input_sync_reset = "none";
defparam \Stest[5]~I .oe_async_reset = "none";
defparam \Stest[5]~I .oe_power_up = "low";
defparam \Stest[5]~I .oe_register_mode = "none";
defparam \Stest[5]~I .oe_sync_reset = "none";
defparam \Stest[5]~I .operation_mode = "output";
defparam \Stest[5]~I .output_async_reset = "none";
defparam \Stest[5]~I .output_power_up = "low";
defparam \Stest[5]~I .output_register_mode = "none";
defparam \Stest[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[6]~I (
	.datain(\inst2|Mux7~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[6]));
// synopsys translate_off
defparam \Stest[6]~I .input_async_reset = "none";
defparam \Stest[6]~I .input_power_up = "low";
defparam \Stest[6]~I .input_register_mode = "none";
defparam \Stest[6]~I .input_sync_reset = "none";
defparam \Stest[6]~I .oe_async_reset = "none";
defparam \Stest[6]~I .oe_power_up = "low";
defparam \Stest[6]~I .oe_register_mode = "none";
defparam \Stest[6]~I .oe_sync_reset = "none";
defparam \Stest[6]~I .operation_mode = "output";
defparam \Stest[6]~I .output_async_reset = "none";
defparam \Stest[6]~I .output_power_up = "low";
defparam \Stest[6]~I .output_register_mode = "none";
defparam \Stest[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Stest[7]~I (
	.datain(\inst2|Mux7~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Stest[7]));
// synopsys translate_off
defparam \Stest[7]~I .input_async_reset = "none";
defparam \Stest[7]~I .input_power_up = "low";
defparam \Stest[7]~I .input_register_mode = "none";
defparam \Stest[7]~I .input_sync_reset = "none";
defparam \Stest[7]~I .oe_async_reset = "none";
defparam \Stest[7]~I .oe_power_up = "low";
defparam \Stest[7]~I .oe_register_mode = "none";
defparam \Stest[7]~I .oe_sync_reset = "none";
defparam \Stest[7]~I .operation_mode = "output";
defparam \Stest[7]~I .output_async_reset = "none";
defparam \Stest[7]~I .output_power_up = "low";
defparam \Stest[7]~I .output_register_mode = "none";
defparam \Stest[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
