{
  "module_name": "adln-metrics.json",
  "hash_id": "fb682478003d34499a07c54b47978913dee93340684084de3d800ff185d61e95",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/alderlaken/adln-metrics.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"C10 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c10\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C10_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C1 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c1\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C1_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C2 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c2\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C2_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C3 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c3\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C3_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C8 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c8\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C8_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C9 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c9\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C9_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in System Management Interrupts.\",\n        \"MetricExpr\": \"((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_cycles\",\n        \"MetricThreshold\": \"smi_cycles > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Number of SMI interrupts.\",\n        \"MetricExpr\": \"msr@smi@\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_num\",\n        \"ScaleUnit\": \"1SMI#\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to certain allocation restrictions.\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_alloc_restriction\",\n        \"MetricThreshold\": \"tma_alloc_restriction > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.ALL / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_backend_bound\",\n        \"MetricThreshold\": \"tma_backend_bound > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls.  Note that uops must be available for consumption in order for this event to count.  If a uop is not available (IQ is empty), this event will not count.   The rest of these subevents count backend stalls, in cycles, due to an outstanding request which is memory bound vs core bound.   The subevents are not slot based events and therefore can not be precisely added or subtracted from the Backend_Bound_Aux subevents which are slot based.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"tma_backend_bound\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_backend_bound_aux\",\n        \"MetricThreshold\": \"tma_backend_bound_aux > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls.  Note that UOPS must be available for consumption in order for this event to count.  If a uop is not available (IQ is empty), this event will not count.  All of these subevents count backend stalls, in slots, due to a resource limitation.   These are not cycle based events and therefore can not be precisely added or subtracted from the Backend_Bound subevents which are cycle based.  These subevents are supplementary to Backend_Bound and can be used to analyze results from a resource perspective at allocation.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"(tma_info_core_slots - (TOPDOWN_FE_BOUND.ALL + TOPDOWN_BE_BOUND.ALL + TOPDOWN_RETIRING.ALL)) / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_bad_speculation\",\n        \"MetricThreshold\": \"tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"PublicDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the instruction queue (IQ). Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops that are not from the microsequencer.\",\n        \"MetricExpr\": \"(TOPDOWN_RETIRING.ALL - UOPS_RETIRED.MS) / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_base\",\n        \"MetricThreshold\": \"tma_base > 0.6\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.BRANCH_DETECT / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_branch_detect\",\n        \"MetricThreshold\": \"tma_branch_detect > 0.05\",\n        \"PublicDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to branch mispredicts.\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.MISPREDICT / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_bad_speculation_group\",\n        \"MetricName\": \"tma_branch_mispredicts\",\n        \"MetricThreshold\": \"tma_branch_mispredicts > 0.05\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to BTCLEARS, which occurs when the Branch Target Buffer (BTB) predicts a taken branch.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.BRANCH_RESTEER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_branch_resteer\",\n        \"MetricThreshold\": \"tma_branch_resteer > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to the microcode sequencer (MS).\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.CISC / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_cisc\",\n        \"MetricThreshold\": \"tma_cisc > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles due to backend bound stalls that are core execution bound and not attributed to outstanding demand load or store stalls.\",\n        \"MetricExpr\": \"max(0, tma_backend_bound - tma_memory_bound)\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_core_bound\",\n        \"MetricThreshold\": \"tma_core_bound > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to decode stalls.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.DECODE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_decode\",\n        \"MetricThreshold\": \"tma_decode > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to memory disambiguation.\",\n        \"MetricExpr\": \"tma_nuke * (MACHINE_CLEARS.DISAMBIGUATION / MACHINE_CLEARS.SLOW)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_disambiguation\",\n        \"MetricThreshold\": \"tma_disambiguation > 0.02\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_DRAM_HIT / tma_info_core_clks - max((MEM_BOUND_STALLS.LOAD - LD_HEAD.L1_MISS_AT_RET) / tma_info_core_clks, 0) * MEM_BOUND_STALLS.LOAD_DRAM_HIT / MEM_BOUND_STALLS.LOAD\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_dram_bound\",\n        \"MetricThreshold\": \"tma_dram_bound > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to a machine clear classified as a fast nuke due to memory ordering, memory disambiguation and memory renaming.\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.FASTNUKE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_machine_clears_group\",\n        \"MetricName\": \"tma_fast_nuke\",\n        \"MetricThreshold\": \"tma_fast_nuke > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_frontend_bound_group\",\n        \"MetricName\": \"tma_fetch_bandwidth\",\n        \"MetricThreshold\": \"tma_fetch_bandwidth > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.FRONTEND_LATENCY / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_frontend_bound_group\",\n        \"MetricName\": \"tma_fetch_latency\",\n        \"MetricThreshold\": \"tma_fetch_latency > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to FP assists.\",\n        \"MetricExpr\": \"tma_nuke * (MACHINE_CLEARS.FP_ASSIST / MACHINE_CLEARS.SLOW)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_fp_assist\",\n        \"MetricThreshold\": \"tma_fp_assist > 0.02\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of floating point divide operations per uop.\",\n        \"MetricExpr\": \"UOPS_RETIRED.FPDIV / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_base_group\",\n        \"MetricName\": \"tma_fpdiv_uops\",\n        \"MetricThreshold\": \"tma_fpdiv_uops > 0.2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to frontend stalls.\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.ALL / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_frontend_bound\",\n        \"MetricThreshold\": \"tma_frontend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to instruction cache misses.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.ICACHE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_icache_misses\",\n        \"MetricThreshold\": \"tma_icache_misses > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.CORE\",\n        \"MetricName\": \"tma_info_core_clks\"\n    },\n    {\n        \"BriefDescription\": \"\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.CORE_P\",\n        \"MetricName\": \"tma_info_core_clks_p\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction\",\n        \"MetricExpr\": \"tma_info_core_clks / INST_RETIRED.ANY\",\n        \"MetricName\": \"tma_info_core_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_core_clks\",\n        \"MetricName\": \"tma_info_core_ipc\"\n    },\n    {\n        \"BriefDescription\": \"\",\n        \"MetricExpr\": \"5 * tma_info_core_clks\",\n        \"MetricName\": \"tma_info_core_slots\"\n    },\n    {\n        \"BriefDescription\": \"Uops Per Instruction\",\n        \"MetricExpr\": \"UOPS_RETIRED.ALL / INST_RETIRED.ANY\",\n        \"MetricName\": \"tma_info_core_upi\"\n    },\n    {\n        \"BriefDescription\": \"Percent of instruction miss cost that hit in DRAM\",\n        \"MetricExpr\": \"100 * MEM_BOUND_STALLS.IFETCH_DRAM_HIT / MEM_BOUND_STALLS.IFETCH\",\n        \"MetricName\": \"tma_info_frontend_inst_miss_cost_dramhit_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of instruction miss cost that hit in the L2\",\n        \"MetricExpr\": \"100 * MEM_BOUND_STALLS.IFETCH_L2_HIT / MEM_BOUND_STALLS.IFETCH\",\n        \"MetricName\": \"tma_info_frontend_inst_miss_cost_l2hit_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of instruction miss cost that hit in the L3\",\n        \"MetricExpr\": \"100 * MEM_BOUND_STALLS.IFETCH_LLC_HIT / MEM_BOUND_STALLS.IFETCH\",\n        \"MetricName\": \"tma_info_frontend_inst_miss_cost_l3hit_percent\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of all branches which mispredict\",\n        \"MetricExpr\": \"BR_MISP_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricName\": \"tma_info_inst_mix_branch_mispredict_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Ratio between Mispredicted branches and unknown branches\",\n        \"MetricExpr\": \"BR_MISP_RETIRED.ALL_BRANCHES / BACLEARS.ANY\",\n        \"MetricName\": \"tma_info_inst_mix_branch_mispredict_to_unknown_branch_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are FPDiv uops\",\n        \"MetricExpr\": \"100 * UOPS_RETIRED.FPDIV / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_fpdiv_uop_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are IDiv uops\",\n        \"MetricExpr\": \"100 * UOPS_RETIRED.IDIV / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_idiv_uop_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Branch (lower number means higher occurance rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricName\": \"tma_info_inst_mix_ipbranch\"\n    },\n    {\n        \"BriefDescription\": \"Instruction per (near) call (lower number means higher occurance rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.CALL\",\n        \"MetricName\": \"tma_info_inst_mix_ipcall\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Far Branch\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (BR_INST_RETIRED.FAR_BRANCH / 2)\",\n        \"MetricName\": \"tma_info_inst_mix_ipfarbranch\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Load\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_inst_mix_ipload\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired conditional Branch Misprediction where the branch was not taken\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / (BR_MISP_RETIRED.COND - BR_MISP_RETIRED.COND_TAKEN)\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_cond_ntaken\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired conditional Branch Misprediction where the branch was taken\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.COND_TAKEN\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_cond_taken\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired indirect call or jump Branch Misprediction\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.INDIRECT\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_indirect\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired return Branch Misprediction\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.RETURN\",\n        \"MetricName\": \"tma_info_inst_mix_ipmisp_ret\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired Branch Misprediction\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"MetricName\": \"tma_info_inst_mix_ipmispredict\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Store\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_STORES\",\n        \"MetricName\": \"tma_info_inst_mix_ipstore\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are ucode ops\",\n        \"MetricExpr\": \"100 * UOPS_RETIRED.MS / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_microcode_uop_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of all uops which are x87 uops\",\n        \"MetricExpr\": \"100 * UOPS_RETIRED.X87 / UOPS_RETIRED.ALL\",\n        \"MetricName\": \"tma_info_inst_mix_x87_uop_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of total non-speculative loads with a address aliasing block\",\n        \"MetricExpr\": \"100 * LD_BLOCKS.4K_ALIAS / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_l1_bound_address_alias_blocks\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of total non-speculative loads that are splits\",\n        \"MetricExpr\": \"100 * MEM_UOPS_RETIRED.SPLIT_LOADS / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_l1_bound_load_splits\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of total non-speculative loads with a store forward or unknown store address block\",\n        \"MetricExpr\": \"100 * LD_BLOCKS.DATA_UNKNOWN / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricName\": \"tma_info_l1_bound_store_fwd_blocks\"\n    },\n    {\n        \"BriefDescription\": \"Cycle cost per DRAM hit\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_DRAM_HIT / MEM_LOAD_UOPS_RETIRED.DRAM_HIT\",\n        \"MetricName\": \"tma_info_memory_cycles_per_demand_load_dram_hit\"\n    },\n    {\n        \"BriefDescription\": \"Cycle cost per L2 hit\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_L2_HIT / MEM_LOAD_UOPS_RETIRED.L2_HIT\",\n        \"MetricName\": \"tma_info_memory_cycles_per_demand_load_l2_hit\"\n    },\n    {\n        \"BriefDescription\": \"Cycle cost per LLC hit\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_LLC_HIT / MEM_LOAD_UOPS_RETIRED.L3_HIT\",\n        \"MetricName\": \"tma_info_memory_cycles_per_demand_load_l3_hit\"\n    },\n    {\n        \"BriefDescription\": \"load ops retired per 1000 instruction\",\n        \"MetricExpr\": \"1e3 * MEM_UOPS_RETIRED.ALL_LOADS / INST_RETIRED.ANY\",\n        \"MetricName\": \"tma_info_memory_memloadpki\"\n    },\n    {\n        \"BriefDescription\": \"Average CPU Utilization\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.REF_TSC / TSC\",\n        \"MetricName\": \"tma_info_system_cpu_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles spent in Kernel mode\",\n        \"MetricExpr\": \"cpu@CPU_CLK_UNHALTED.CORE@k / CPU_CLK_UNHALTED.CORE\",\n        \"MetricGroup\": \"Summary\",\n        \"MetricName\": \"tma_info_system_kernel_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Average Frequency Utilization relative nominal frequency\",\n        \"MetricExpr\": \"tma_info_core_clks / CPU_CLK_UNHALTED.REF_TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"tma_info_system_turbo_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to Instruction Table Lookaside Buffer (ITLB) misses.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.ITLB / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_itlb_misses\",\n        \"MetricThreshold\": \"tma_itlb_misses > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a load block.\",\n        \"MetricExpr\": \"LD_HEAD.L1_BOUND_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l1_bound\",\n        \"MetricThreshold\": \"tma_l1_bound > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles a core is stalled due to a demand load which hit in the L2 Cache.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_L2_HIT / tma_info_core_clks - max((MEM_BOUND_STALLS.LOAD - LD_HEAD.L1_MISS_AT_RET) / tma_info_core_clks, 0) * MEM_BOUND_STALLS.LOAD_L2_HIT / MEM_BOUND_STALLS.LOAD\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l2_bound\",\n        \"MetricThreshold\": \"tma_l2_bound > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles a core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"MEM_BOUND_STALLS.LOAD_LLC_HIT / tma_info_core_clks - max((MEM_BOUND_STALLS.LOAD - LD_HEAD.L1_MISS_AT_RET) / tma_info_core_clks, 0) * MEM_BOUND_STALLS.LOAD_LLC_HIT / MEM_BOUND_STALLS.LOAD\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l3_bound\",\n        \"MetricThreshold\": \"tma_l3_bound > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles, relative to the number of mem_scheduler slots, in which uops are blocked due to load buffer full\",\n        \"MetricExpr\": \"tma_mem_scheduler * MEM_SCHEDULER_BLOCK.LD_BUF / MEM_SCHEDULER_BLOCK.ALL\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_mem_scheduler_group\",\n        \"MetricName\": \"tma_ld_buffer\",\n        \"MetricThreshold\": \"tma_ld_buffer > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_bad_speculation_group\",\n        \"MetricName\": \"tma_machine_clears\",\n        \"MetricThreshold\": \"tma_machine_clears > 0.05\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops.\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.MEM_SCHEDULER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_mem_scheduler\",\n        \"MetricThreshold\": \"tma_mem_scheduler > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to stores or loads.\",\n        \"MetricExpr\": \"min(tma_backend_bound, LD_HEAD.ANY_AT_RET / tma_info_core_clks + tma_store_bound)\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_memory_bound\",\n        \"MetricThreshold\": \"tma_memory_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to memory ordering.\",\n        \"MetricExpr\": \"tma_nuke * (MACHINE_CLEARS.MEMORY_ORDERING / MACHINE_CLEARS.SLOW)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_memory_ordering\",\n        \"MetricThreshold\": \"tma_memory_ordering > 0.02\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS)\",\n        \"MetricExpr\": \"UOPS_RETIRED.MS / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_ms_uops\",\n        \"MetricThreshold\": \"tma_ms_uops > 0.05\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS).  This includes uops from flows due to complex instructions, faults, assists, and inserted flows.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops.\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_non_mem_scheduler\",\n        \"MetricThreshold\": \"tma_non_mem_scheduler > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to a machine clear (slow nuke).\",\n        \"MetricExpr\": \"TOPDOWN_BAD_SPECULATION.NUKE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_machine_clears_group\",\n        \"MetricName\": \"tma_nuke\",\n        \"MetricThreshold\": \"tma_nuke > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to other common frontend stalls not categorized.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.OTHER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_other_fb\",\n        \"MetricThreshold\": \"tma_other_fb > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a number of other load blocks.\",\n        \"MetricExpr\": \"LD_HEAD.OTHER_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_other_l1\",\n        \"MetricThreshold\": \"tma_other_l1 > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load miss which hits in the L2, LLC, DRAM or MMIO (Non-DRAM) but could not be correctly attributed or cycles in which the load miss is waiting on a request buffer.\",\n        \"MetricExpr\": \"max(0, tma_memory_bound - (tma_store_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_dram_bound))\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_other_load_store\",\n        \"MetricThreshold\": \"tma_other_load_store > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of uops retired excluding ms and fp div uops.\",\n        \"MetricExpr\": \"(TOPDOWN_RETIRING.ALL - UOPS_RETIRED.MS - UOPS_RETIRED.FPDIV) / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_base_group\",\n        \"MetricName\": \"tma_other_ret\",\n        \"MetricThreshold\": \"tma_other_ret > 0.3\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to page faults.\",\n        \"MetricExpr\": \"tma_nuke * (MACHINE_CLEARS.PAGE_FAULT / MACHINE_CLEARS.SLOW)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_page_fault\",\n        \"MetricThreshold\": \"tma_page_fault > 0.02\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not delivered by the frontend due to wrong predecodes.\",\n        \"MetricExpr\": \"TOPDOWN_FE_BOUND.PREDECODE / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_predecode\",\n        \"MetricThreshold\": \"tma_predecode > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls).\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.REGISTER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_register\",\n        \"MetricThreshold\": \"tma_register > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to the reorder buffer being full (ROB stalls).\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.REORDER_BUFFER / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_reorder_buffer\",\n        \"MetricThreshold\": \"tma_reorder_buffer > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls\",\n        \"MetricExpr\": \"tma_backend_bound\",\n        \"MetricGroup\": \"TopdownL2;tma_L2_group;tma_backend_bound_aux_group\",\n        \"MetricName\": \"tma_resource_bound\",\n        \"MetricThreshold\": \"tma_resource_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"Counts the total number of issue slots  that were not consumed by the backend due to backend stalls.  Note that uops must be available for consumption in order for this event to count.  If a uop is not available (IQ is empty), this event will not count.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the numer of issue slots  that result in retirement slots.\",\n        \"DefaultMetricgroupName\": \"TopdownL1\",\n        \"MetricExpr\": \"TOPDOWN_RETIRING.ALL / tma_info_core_slots\",\n        \"MetricGroup\": \"Default;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_retiring\",\n        \"MetricThreshold\": \"tma_retiring > 0.75\",\n        \"MetricgroupNoGroup\": \"TopdownL1;Default\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles, relative to the number of mem_scheduler slots, in which uops are blocked due to RSV full relative\",\n        \"MetricExpr\": \"tma_mem_scheduler * MEM_SCHEDULER_BLOCK.RSV / MEM_SCHEDULER_BLOCK.ALL\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_mem_scheduler_group\",\n        \"MetricName\": \"tma_rsv\",\n        \"MetricThreshold\": \"tma_rsv > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots  that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS).\",\n        \"MetricExpr\": \"TOPDOWN_BE_BOUND.SERIALIZATION / tma_info_core_slots\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_resource_bound_group\",\n        \"MetricName\": \"tma_serialization\",\n        \"MetricThreshold\": \"tma_serialization > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of machine clears relative to the number of nuke slots due to SMC.\",\n        \"MetricExpr\": \"tma_nuke * (MACHINE_CLEARS.SMC / MACHINE_CLEARS.SLOW)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_nuke_group\",\n        \"MetricName\": \"tma_smc\",\n        \"MetricThreshold\": \"tma_smc > 0.02\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles, relative to the number of mem_scheduler slots, in which uops are blocked due to store buffer full\",\n        \"MetricExpr\": \"tma_store_bound\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_mem_scheduler_group\",\n        \"MetricName\": \"tma_st_buffer\",\n        \"MetricThreshold\": \"tma_st_buffer > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a first level TLB miss.\",\n        \"MetricExpr\": \"LD_HEAD.DTLB_MISS_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_stlb_hit\",\n        \"MetricThreshold\": \"tma_stlb_hit > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a second level TLB miss requiring a page walk.\",\n        \"MetricExpr\": \"LD_HEAD.PGWALK_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_stlb_miss\",\n        \"MetricThreshold\": \"tma_stlb_miss > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to store buffer full.\",\n        \"MetricExpr\": \"tma_mem_scheduler * (MEM_SCHEDULER_BLOCK.ST_BUF / MEM_SCHEDULER_BLOCK.ALL)\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_store_bound\",\n        \"MetricThreshold\": \"tma_store_bound > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a store forward block.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"LD_HEAD.ST_ADDR_AT_RET / tma_info_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_store_fwd_blk\",\n        \"MetricThreshold\": \"tma_store_fwd_blk > 0.05\",\n        \"ScaleUnit\": \"100%\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}