Analysis & Synthesis report for reloj_ajedrez
Thu May 08 01:27:14 2025
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |reloj_ajedrez|fsm_pierde:fsmpierde1|estado_pte
  9. State Machine - |reloj_ajedrez|fsm:fsm1|estado_actual
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |reloj_ajedrez
 15. Parameter Settings for User Entity Instance: divisor_freq:div_freq
 16. Parameter Settings for User Entity Instance: reloj:relojjugador_0
 17. Parameter Settings for User Entity Instance: reloj:relojjugador_0|divisor_freq:div
 18. Parameter Settings for User Entity Instance: reloj:relojjugador_0|comparador:comp1
 19. Parameter Settings for User Entity Instance: reloj:relojjugador_0|comparador:comp2
 20. Parameter Settings for User Entity Instance: reloj:relojjugador_0|comparador:comp3
 21. Parameter Settings for User Entity Instance: reloj:relojjugador_1
 22. Parameter Settings for User Entity Instance: reloj:relojjugador_1|divisor_freq:div
 23. Parameter Settings for User Entity Instance: reloj:relojjugador_1|comparador:comp1
 24. Parameter Settings for User Entity Instance: reloj:relojjugador_1|comparador:comp2
 25. Parameter Settings for User Entity Instance: reloj:relojjugador_1|comparador:comp3
 26. Parameter Settings for User Entity Instance: cont_mov_j:contadorj0|Contador255:cont_mov
 27. Parameter Settings for User Entity Instance: cont_mov_j:contadorj1|Contador255:cont_mov
 28. Parameter Settings for User Entity Instance: Contador255:contar16movj0
 29. Parameter Settings for User Entity Instance: Contador255:contar16movj1
 30. Parameter Settings for User Entity Instance: fsm_pierde:fsmpierde1|divisor_freq:frecuencia
 31. Port Connectivity Checks: "Contador255:contar16movj1"
 32. Port Connectivity Checks: "Contador255:contar16movj0"
 33. Port Connectivity Checks: "cont_mov_j:contadorj1"
 34. Port Connectivity Checks: "cont_mov_j:contadorj0|Contador255:cont_mov"
 35. Port Connectivity Checks: "cont_mov_j:contadorj0"
 36. Port Connectivity Checks: "mux4a1:disp5"
 37. Port Connectivity Checks: "mux4a1:disp4"
 38. Port Connectivity Checks: "mux4a1:disp3"
 39. Port Connectivity Checks: "reloj:relojjugador_0|bintobcd:bin3"
 40. Port Connectivity Checks: "reloj:relojjugador_0|comparador:comp3"
 41. Port Connectivity Checks: "reloj:relojjugador_0|comparador:comp2"
 42. Port Connectivity Checks: "reloj:relojjugador_0|comparador:comp1"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 08 01:27:14 2025       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; reloj_ajedrez                               ;
; Top-level Entity Name              ; reloj_ajedrez                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 1                                           ;
; Total registers                    ; 1                                           ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                                      ; reloj_ajedrez      ; reloj_ajedrez      ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------+---------+
; bintobcd.vhd                     ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd.vhd                ;         ;
; bintobcd1.vhd                    ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd1.vhd               ;         ;
; comparador.vhd                   ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/comparador.vhd              ;         ;
; component_reloj.vhd              ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/component_reloj.vhd         ;         ;
; component_reloj_ajedrez.vhd      ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/component_reloj_ajedrez.vhd ;         ;
; cont_mov_j.vhd                   ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cont_mov_j.vhd              ;         ;
; contador_components.vhd          ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador_components.vhd     ;         ;
; contador255.vhd                  ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador255.vhd             ;         ;
; counter_mod_hour.vhd             ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_hour.vhd        ;         ;
; counter_mod_min.vhd              ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_min.vhd         ;         ;
; counter_mod_seg.vhd              ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_seg.vhd         ;         ;
; divisor_freq.vhd                 ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/divisor_freq.vhd            ;         ;
; fsm.vhd                          ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd                     ;         ;
; fsm_pierde.vhd                   ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm_pierde.vhd              ;         ;
; hexa.vhd                         ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/hexa.vhd                    ;         ;
; mux4a1.vhd                       ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/mux4a1.vhd                  ;         ;
; reg_d1.vhd                       ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d1.vhd                  ;         ;
; reloj.vhd                        ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd                   ;         ;
; sincronizador.vhd                ; yes             ; User VHDL File        ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/sincronizador.vhd           ;         ;
; reloj_ajedrez.vhd                ; yes             ; Auto-Found VHDL File  ; F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd           ;         ;
+----------------------------------+-----------------+-----------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimated Total logic elements              ; 1                                     ;
;                                             ;                                       ;
; Total combinational functions               ; 0                                     ;
; Logic element usage by number of LUT inputs ;                                       ;
;     -- 4 input functions                    ; 0                                     ;
;     -- 3 input functions                    ; 0                                     ;
;     -- <=2 input functions                  ; 0                                     ;
;                                             ;                                       ;
; Logic elements by mode                      ;                                       ;
;     -- normal mode                          ; 0                                     ;
;     -- arithmetic mode                      ; 0                                     ;
;                                             ;                                       ;
; Total registers                             ; 1                                     ;
;     -- Dedicated logic registers            ; 1                                     ;
;     -- I/O registers                        ; 0                                     ;
;                                             ;                                       ;
; I/O pins                                    ; 76                                    ;
;                                             ;                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                     ;
;                                             ;                                       ;
; Maximum fan-out node                        ; sincronizador:sincro|ver_disp_sync[0] ;
; Maximum fan-out                             ; 18                                    ;
; Total fan-out                               ; 97                                    ;
; Average fan-out                             ; 0.63                                  ;
+---------------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                 ; Library Name ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------+--------------+
; |reloj_ajedrez             ; 0 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 76   ; 0            ; 0          ; |reloj_ajedrez                      ; work         ;
;    |sincronizador:sincro|  ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |reloj_ajedrez|sincronizador:sincro ; work         ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reloj_ajedrez|fsm_pierde:fsmpierde1|estado_pte                                                            ;
+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+
; Name               ; estado_pte.ledj0_0 ; estado_pte.ledj1_1 ; estado_pte.ledj1_0 ; estado_pte.ledj0_1 ; estado_pte.inicio ;
+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+
; estado_pte.inicio  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ;
; estado_pte.ledj0_1 ; 0                  ; 0                  ; 0                  ; 1                  ; 1                 ;
; estado_pte.ledj1_0 ; 0                  ; 0                  ; 1                  ; 0                  ; 1                 ;
; estado_pte.ledj1_1 ; 0                  ; 1                  ; 0                  ; 0                  ; 1                 ;
; estado_pte.ledj0_0 ; 1                  ; 0                  ; 0                  ; 0                  ; 1                 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |reloj_ajedrez|fsm:fsm1|estado_actual                                                                                    ;
+-------------------------+-------------------------+---------------------+--------------------+----------------------+--------------------+
; Name                    ; estado_actual.GAME_OVER ; estado_actual.PAUSE ; estado_actual.PLAY ; estado_actual.CONFIG ; estado_actual.IDLE ;
+-------------------------+-------------------------+---------------------+--------------------+----------------------+--------------------+
; estado_actual.IDLE      ; 0                       ; 0                   ; 0                  ; 0                    ; 0                  ;
; estado_actual.CONFIG    ; 0                       ; 0                   ; 0                  ; 1                    ; 1                  ;
; estado_actual.PLAY      ; 0                       ; 0                   ; 1                  ; 0                    ; 1                  ;
; estado_actual.PAUSE     ; 0                       ; 1                   ; 0                  ; 0                    ; 1                  ;
; estado_actual.GAME_OVER ; 1                       ; 0                   ; 0                  ; 0                    ; 1                  ;
+-------------------------+-------------------------+---------------------+--------------------+----------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+-------------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                  ;
+-------------------------------------------------------------------+---------------------------------------------------------------------+
; reg_d1:reg|sel[2]                                                 ; Stuck at GND due to stuck port data_in                              ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[3]                 ; Merged with Contador255:contar16movj1|mov[3]                        ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[7]                 ; Merged with Contador255:contar16movj1|mov[7]                        ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[6]                 ; Merged with Contador255:contar16movj1|mov[6]                        ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[5]                 ; Merged with Contador255:contar16movj1|mov[5]                        ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[4]                 ; Merged with Contador255:contar16movj1|mov[4]                        ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[2]                 ; Merged with Contador255:contar16movj1|mov[2]                        ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[1]                 ; Merged with Contador255:contar16movj1|mov[1]                        ;
; cont_mov_j:contadorj1|Contador255:cont_mov|mov[0]                 ; Merged with Contador255:contar16movj1|mov[0]                        ;
; reloj:relojjugador_1|divisor_freq:div|clk_o_reg                   ; Merged with reloj:relojjugador_0|divisor_freq:div|clk_o_reg         ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[25]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[25] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[25]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[25] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[24]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[24] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[24]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[24] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[23]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[23] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[23]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[23] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[22]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[22] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[22]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[22] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[21]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[21] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[21]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[21] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[20]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[20] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[20]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[20] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[19]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[19] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[19]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[19] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[18]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[18] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[18]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[18] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[17]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[17] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[17]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[17] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[16]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[16] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[16]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[16] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[15]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[15] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[15]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[15] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[14]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[14] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[14]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[14] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[13]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[13] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[13]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[13] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[12]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[12] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[12]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[12] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[11]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[11] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[11]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[11] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[10]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[10] ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[10]                   ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[10] ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[9]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[9]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[9]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[9]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[8]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[8]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[8]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[8]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[7]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[7]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[7]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[7]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[6]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[6]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[6]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[6]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[5]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[5]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[5]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[5]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[4]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[4]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[4]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[4]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[3]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[3]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[3]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[3]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[2]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[2]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[2]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[2]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[1]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[1]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[1]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[1]  ;
; reloj:relojjugador_0|divisor_freq:div|q_reg[0]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[0]  ;
; reloj:relojjugador_1|divisor_freq:div|q_reg[0]                    ; Merged with fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[0]  ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[3]                 ; Merged with Contador255:contar16movj0|mov[3]                        ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[7]                 ; Merged with Contador255:contar16movj0|mov[7]                        ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[6]                 ; Merged with Contador255:contar16movj0|mov[6]                        ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[5]                 ; Merged with Contador255:contar16movj0|mov[5]                        ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[4]                 ; Merged with Contador255:contar16movj0|mov[4]                        ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[2]                 ; Merged with Contador255:contar16movj0|mov[2]                        ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[1]                 ; Merged with Contador255:contar16movj0|mov[1]                        ;
; cont_mov_j:contadorj0|Contador255:cont_mov|mov[0]                 ; Merged with Contador255:contar16movj0|mov[0]                        ;
; Contador255:contar16movj1|mov[1..7]                               ; Stuck at GND due to stuck port clock_enable                         ;
; Contador255:contar16movj0|mov[1..7]                               ; Stuck at GND due to stuck port clock_enable                         ;
; reg_d1:reg|sel[0,1]                                               ; Stuck at GND due to stuck port clock_enable                         ;
; Contador255:contar16movj1|mov[0]                                  ; Stuck at GND due to stuck port clock_enable                         ;
; Contador255:contar16movj0|mov[0]                                  ; Stuck at GND due to stuck port clock_enable                         ;
; fsm:fsm1|fase_actual_j0                                           ; Stuck at GND due to stuck port data_in                              ;
; fsm:fsm1|fase_actual_j1                                           ; Stuck at GND due to stuck port data_in                              ;
; reloj:relojjugador_1|counter_mod_hour:cont_2|cuenta_actual[0,1]   ; Stuck at GND due to stuck port data_in                              ;
; reloj:relojjugador_1|counter_mod_min:cont_min|cuenta_actual[0..5] ; Stuck at GND due to stuck port data_in                              ;
; reloj:relojjugador_1|counter_mod_seg:cont_60|cuenta_actual[0..5]  ; Stuck at GND due to stuck port data_in                              ;
; reloj:relojjugador_0|counter_mod_hour:cont_2|cuenta_actual[0,1]   ; Stuck at GND due to stuck port data_in                              ;
; reloj:relojjugador_0|counter_mod_min:cont_min|cuenta_actual[0..5] ; Stuck at GND due to stuck port data_in                              ;
; reloj:relojjugador_0|counter_mod_seg:cont_60|cuenta_actual[0..5]  ; Stuck at GND due to stuck port data_in                              ;
; divisor_freq:div_freq|q_reg[0..18]                                ; Lost fanout                                                         ;
; fsm_pierde:fsmpierde1|estado_pte.ledj1_0                          ; Lost fanout                                                         ;
; fsm_pierde:fsmpierde1|estado_pte.ledj1_1                          ; Stuck at GND due to stuck port data_in                              ;
; sincronizador:sincro|config_sync                                  ; Lost fanout                                                         ;
; sincronizador:sincro|ini_pausa_sync                               ; Lost fanout                                                         ;
; fsm:fsm1|estado_actual.IDLE                                       ; Lost fanout                                                         ;
; fsm:fsm1|estado_actual.CONFIG                                     ; Lost fanout                                                         ;
; fsm:fsm1|estado_actual.PLAY                                       ; Lost fanout                                                         ;
; fsm:fsm1|estado_actual.PAUSE                                      ; Lost fanout                                                         ;
; fsm:fsm1|estado_actual.GAME_OVER                                  ; Lost fanout                                                         ;
; fsm_pierde:fsmpierde1|estado_pte.ledj0_0                          ; Merged with fsm_pierde:fsmpierde1|estado_pte.inicio                 ;
; fsm_pierde:fsmpierde1|estado_pte.ledj0_1                          ; Merged with fsm_pierde:fsmpierde1|estado_pte.inicio                 ;
; fsm_pierde:fsmpierde1|estado_pte.inicio                           ; Stuck at GND due to stuck port data_in                              ;
; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[0..25]        ; Lost fanout                                                         ;
; sincronizador:sincro|ver_disp_sync[1]                             ; Lost fanout                                                         ;
; Total Number of Removed Registers = 176                           ;                                                                     ;
+-------------------------------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+---------------------------------------------------------+--------------------------------+-------------------------------------------------------------------+
; Register name                                           ; Reason for Removal             ; Registers Removed due to This Register                            ;
+---------------------------------------------------------+--------------------------------+-------------------------------------------------------------------+
; reg_d1:reg|sel[2]                                       ; Stuck at GND                   ; reloj:relojjugador_1|counter_mod_hour:cont_2|cuenta_actual[0],    ;
;                                                         ; due to stuck port data_in      ; reloj:relojjugador_1|counter_mod_hour:cont_2|cuenta_actual[1],    ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_min:cont_min|cuenta_actual[0],   ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_min:cont_min|cuenta_actual[4],   ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_min:cont_min|cuenta_actual[3],   ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_min:cont_min|cuenta_actual[2],   ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_min:cont_min|cuenta_actual[1],   ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_seg:cont_60|cuenta_actual[0],    ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_seg:cont_60|cuenta_actual[5],    ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_seg:cont_60|cuenta_actual[4],    ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_seg:cont_60|cuenta_actual[3],    ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_seg:cont_60|cuenta_actual[2],    ;
;                                                         ;                                ; reloj:relojjugador_1|counter_mod_seg:cont_60|cuenta_actual[1],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_hour:cont_2|cuenta_actual[0],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_hour:cont_2|cuenta_actual[1],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_min:cont_min|cuenta_actual[0],   ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_min:cont_min|cuenta_actual[4],   ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_min:cont_min|cuenta_actual[3],   ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_min:cont_min|cuenta_actual[2],   ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_min:cont_min|cuenta_actual[1],   ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_seg:cont_60|cuenta_actual[0],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_seg:cont_60|cuenta_actual[5],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_seg:cont_60|cuenta_actual[4],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_seg:cont_60|cuenta_actual[3],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_seg:cont_60|cuenta_actual[2],    ;
;                                                         ;                                ; reloj:relojjugador_0|counter_mod_seg:cont_60|cuenta_actual[1]     ;
; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[25] ; Lost Fanouts                   ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[24],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[23],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[22],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[21],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[20],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[19],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[18],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[17],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[16],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[15],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[14],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[13],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[12],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[11],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[10],          ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[9],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[8],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[7],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[6],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[5],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[4],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[3],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[2],           ;
;                                                         ;                                ; fsm_pierde:fsmpierde1|divisor_freq:frecuencia|q_reg[1]            ;
; divisor_freq:div_freq|q_reg[18]                         ; Lost Fanouts                   ; divisor_freq:div_freq|q_reg[17], divisor_freq:div_freq|q_reg[16], ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[15], divisor_freq:div_freq|q_reg[14], ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[13], divisor_freq:div_freq|q_reg[12], ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[11], divisor_freq:div_freq|q_reg[10], ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[9], divisor_freq:div_freq|q_reg[8],   ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[7], divisor_freq:div_freq|q_reg[6],   ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[5], divisor_freq:div_freq|q_reg[4],   ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[3], divisor_freq:div_freq|q_reg[2],   ;
;                                                         ;                                ; divisor_freq:div_freq|q_reg[1], divisor_freq:div_freq|q_reg[0]    ;
; Contador255:contar16movj1|mov[7]                        ; Stuck at GND                   ; fsm:fsm1|fase_actual_j1, sincronizador:sincro|ver_disp_sync[1]    ;
;                                                         ; due to stuck port clock_enable ;                                                                   ;
; reg_d1:reg|sel[1]                                       ; Stuck at GND                   ; reloj:relojjugador_1|counter_mod_min:cont_min|cuenta_actual[5],   ;
;                                                         ; due to stuck port clock_enable ; reloj:relojjugador_0|counter_mod_min:cont_min|cuenta_actual[5]    ;
; Contador255:contar16movj0|mov[7]                        ; Stuck at GND                   ; fsm:fsm1|fase_actual_j0                                           ;
;                                                         ; due to stuck port clock_enable ;                                                                   ;
; fsm_pierde:fsmpierde1|estado_pte.ledj1_1                ; Stuck at GND                   ; fsm_pierde:fsmpierde1|estado_pte.inicio                           ;
;                                                         ; due to stuck port data_in      ;                                                                   ;
+---------------------------------------------------------+--------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |reloj_ajedrez|fsm:fsm1|Selector2 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |reloj_ajedrez|fsm:fsm1|Selector0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |reloj_ajedrez ;
+----------------+--------+-----------------------------------------------------+
; Parameter Name ; Value  ; Type                                                ;
+----------------+--------+-----------------------------------------------------+
; N              ; 500000 ; Signed Integer                                      ;
; BUS_WIDTH      ; 19     ; Signed Integer                                      ;
+----------------+--------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisor_freq:div_freq ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; n              ; 500000 ; Signed Integer                           ;
; bus_width      ; 19     ; Signed Integer                           ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_0 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; n              ; 50000000 ; Signed Integer                        ;
; bus_width      ; 26       ; Signed Integer                        ;
; n1             ; 6        ; Signed Integer                        ;
; n2             ; 2        ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_0|divisor_freq:div ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; n              ; 50000000 ; Signed Integer                                         ;
; bus_width      ; 26       ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_0|comparador:comp1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 6     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_0|comparador:comp2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 6     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_0|comparador:comp3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; n              ; 50000000 ; Signed Integer                        ;
; bus_width      ; 26       ; Signed Integer                        ;
; n1             ; 6        ; Signed Integer                        ;
; n2             ; 2        ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_1|divisor_freq:div ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; n              ; 50000000 ; Signed Integer                                         ;
; bus_width      ; 26       ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_1|comparador:comp1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 6     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_1|comparador:comp2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 6     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reloj:relojjugador_1|comparador:comp3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cont_mov_j:contadorj0|Contador255:cont_mov ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; m_inicial      ; 40    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cont_mov_j:contadorj1|Contador255:cont_mov ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; m_inicial      ; 40    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Contador255:contar16movj0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; m_inicial      ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Contador255:contar16movj1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; m_inicial      ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_pierde:fsmpierde1|divisor_freq:frecuencia ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; n              ; 50000000 ; Signed Integer                                                 ;
; bus_width      ; 26       ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador255:contar16movj1"                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; umbral_dinamico[30..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; umbral_dinamico[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; umbral_dinamico[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mov_out                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Contador255:contar16movj0"                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; umbral_dinamico[30..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; umbral_dinamico[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; umbral_dinamico[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mov_out                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cont_mov_j:contadorj1"                                                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fase_actual ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cont_mov_j:contadorj0|Contador255:cont_mov" ;
+------------------------+-------+----------+----------------------------+
; Port                   ; Type  ; Severity ; Details                    ;
+------------------------+-------+----------+----------------------------+
; umbral_dinamico[30..6] ; Input ; Info     ; Stuck at GND               ;
; umbral_dinamico[2..0]  ; Input ; Info     ; Stuck at GND               ;
+------------------------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cont_mov_j:contadorj0"                                                                                                                             ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fase_actual ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "mux4a1:disp5" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; b    ; Input ; Info     ; Stuck at VCC   ;
; d    ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "mux4a1:disp4" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; b    ; Input ; Info     ; Stuck at VCC   ;
; d    ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "mux4a1:disp3" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; b    ; Input ; Info     ; Stuck at VCC   ;
; d    ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "reloj:relojjugador_0|bintobcd:bin3" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; a[5..2] ; Input ; Info     ; Stuck at GND                      ;
+---------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "reloj:relojjugador_0|comparador:comp3" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "reloj:relojjugador_0|comparador:comp2" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "reloj:relojjugador_0|comparador:comp1" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 1                           ;
;     CLR               ; 1                           ;
; cycloneiii_lcell_comb ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu May 08 01:26:54 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bintobcd.vhd
    Info (12022): Found design unit 1: bintobcd-structural File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd.vhd Line: 25
    Info (12023): Found entity 1: bintobcd File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file bintobcd1.vhd
    Info (12022): Found design unit 1: bintobcd1-structural File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd1.vhd Line: 25
    Info (12023): Found entity 1: bintobcd1 File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/bintobcd1.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file cod4a2.vhd
    Info (12022): Found design unit 1: cod4a2-structural File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cod4a2.vhd Line: 15
    Info (12023): Found entity 1: cod4a2 File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cod4a2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-structural File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/comparador.vhd Line: 14
    Info (12023): Found entity 1: comparador File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/comparador.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file component_reloj.vhd
    Info (12022): Found design unit 1: component_reloj File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/component_reloj.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file component_reloj_ajedrez.vhd
    Info (12022): Found design unit 1: component_reloj_ajedrez File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/component_reloj_ajedrez.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cont_mov_j.vhd
    Info (12022): Found design unit 1: cont_mov_j-cont File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cont_mov_j.vhd Line: 14
    Info (12023): Found entity 1: cont_mov_j File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cont_mov_j.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file contador_components.vhd
    Info (12022): Found design unit 1: contador_components File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador_components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file contador255.vhd
    Info (12022): Found design unit 1: Contador255-cont File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador255.vhd Line: 16
    Info (12023): Found entity 1: Contador255 File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/contador255.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file counter_mod_hour.vhd
    Info (12022): Found design unit 1: counter_mod_hour-counter_mod_hour File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_hour.vhd Line: 16
    Info (12023): Found entity 1: counter_mod_hour File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_hour.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file counter_mod_min.vhd
    Info (12022): Found design unit 1: counter_mod_min-counter_mod_min File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_min.vhd Line: 16
    Info (12023): Found entity 1: counter_mod_min File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_min.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file counter_mod_seg.vhd
    Info (12022): Found design unit 1: counter_mod_seg-counter_mod_seg File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_seg.vhd Line: 16
    Info (12023): Found entity 1: counter_mod_seg File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/counter_mod_seg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file deco2a4.vhd
    Info (12022): Found design unit 1: deco2a4-ejemplo File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/deco2a4.vhd Line: 15
    Info (12023): Found entity 1: deco2a4 File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/deco2a4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file divisor_freq.vhd
    Info (12022): Found design unit 1: divisor_freq-structural File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/divisor_freq.vhd Line: 29
    Info (12023): Found entity 1: divisor_freq File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/divisor_freq.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ff_d.vhd
    Info (12022): Found design unit 1: ff_d-ejemplo File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/ff_d.vhd Line: 15
    Info (12023): Found entity 1: ff_d File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/ff_d.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-structural File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 14
    Info (12023): Found entity 1: fsm File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_pierde.vhd
    Info (12022): Found design unit 1: fsm_pierde-fsm_pierde File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm_pierde.vhd Line: 12
    Info (12023): Found entity 1: fsm_pierde File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm_pierde.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hexa.vhd
    Info (12022): Found design unit 1: hexa-structural_0 File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/hexa.vhd Line: 19
    Info (12023): Found entity 1: hexa File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/hexa.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mux4a1.vhd
    Info (12022): Found design unit 1: mux4a1-mux File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/mux4a1.vhd Line: 15
    Info (12023): Found entity 1: mux4a1 File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/mux4a1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file reg_d.vhd
    Info (12022): Found design unit 1: reg_d-ejemplo File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d.vhd Line: 16
    Info (12023): Found entity 1: reg_d File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file reg_d1.vhd
    Info (12022): Found design unit 1: reg_d1-ejemplo File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d1.vhd Line: 18
    Info (12023): Found entity 1: reg_d1 File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reg_d1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file reloj.vhd
    Info (12022): Found design unit 1: reloj-reloj File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 24
    Info (12023): Found entity 1: reloj File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sincronizador.vhd
    Info (12022): Found design unit 1: sincronizador-structural File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/sincronizador.vhd Line: 23
    Info (12023): Found entity 1: sincronizador File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/sincronizador.vhd Line: 4
Warning (12125): Using design file reloj_ajedrez.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: reloj_ajedrez-reloj_ajedrez File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 21
    Info (12023): Found entity 1: reloj_ajedrez File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 6
Info (12127): Elaborating entity "reloj_ajedrez" for the top level hierarchy
Info (12128): Elaborating entity "divisor_freq" for hierarchy "divisor_freq:div_freq" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 45
Info (12128): Elaborating entity "sincronizador" for hierarchy "sincronizador:sincro" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 50
Info (12128): Elaborating entity "reloj" for hierarchy "reloj:relojjugador_0" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 69
Info (12128): Elaborating entity "divisor_freq" for hierarchy "reloj:relojjugador_0|divisor_freq:div" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 49
Info (12128): Elaborating entity "counter_mod_seg" for hierarchy "reloj:relojjugador_0|counter_mod_seg:cont_60" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 62
Info (12128): Elaborating entity "comparador" for hierarchy "reloj:relojjugador_0|comparador:comp1" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 69
Info (12128): Elaborating entity "bintobcd" for hierarchy "reloj:relojjugador_0|bintobcd:bin1" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 72
Info (12128): Elaborating entity "hexa" for hierarchy "reloj:relojjugador_0|hexa:hexa_1" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 74
Info (12128): Elaborating entity "counter_mod_min" for hierarchy "reloj:relojjugador_0|counter_mod_min:cont_min" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 83
Info (12128): Elaborating entity "counter_mod_hour" for hierarchy "reloj:relojjugador_0|counter_mod_hour:cont_2" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 105
Info (12128): Elaborating entity "comparador" for hierarchy "reloj:relojjugador_0|comparador:comp3" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj.vhd Line: 111
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:fsm1" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 116
Warning (10541): VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal "ini_pausa_j0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal "ini_pausa_j1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal "en_sel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal "en_j0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal "en_j1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at fsm.vhd(10): used implicit default value for signal "loadbonus" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 10
Warning (10492): VHDL Process Statement warning at fsm.vhd(57): signal "config_sync" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 57
Warning (10492): VHDL Process Statement warning at fsm.vhd(59): signal "config_sync" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 59
Warning (10492): VHDL Process Statement warning at fsm.vhd(61): signal "ini_pausa_sync" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 61
Warning (10492): VHDL Process Statement warning at fsm.vhd(63): signal "ini_pausa_sync" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 63
Warning (10492): VHDL Process Statement warning at fsm.vhd(67): signal "config_sync" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 67
Warning (10492): VHDL Process Statement warning at fsm.vhd(70): signal "min_value_1hora_j0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 70
Warning (10492): VHDL Process Statement warning at fsm.vhd(70): signal "mov_j0_gt_16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 70
Warning (10492): VHDL Process Statement warning at fsm.vhd(73): signal "min_value_1hora_j1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 73
Warning (10492): VHDL Process Statement warning at fsm.vhd(73): signal "mov_j1_gt_16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/fsm.vhd Line: 73
Info (12128): Elaborating entity "reg_d1" for hierarchy "reg_d1:reg" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 148
Info (12128): Elaborating entity "mux4a1" for hierarchy "mux4a1:disp0" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 158
Info (12128): Elaborating entity "cont_mov_j" for hierarchy "cont_mov_j:contadorj0" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 166
Info (12128): Elaborating entity "Contador255" for hierarchy "cont_mov_j:contadorj0|Contador255:cont_mov" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cont_mov_j.vhd Line: 21
Info (12128): Elaborating entity "bintobcd1" for hierarchy "cont_mov_j:contadorj0|bintobcd1:bin1" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/cont_mov_j.vhd Line: 32
Info (12128): Elaborating entity "Contador255" for hierarchy "Contador255:contar16movj0" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 170
Info (12128): Elaborating entity "fsm_pierde" for hierarchy "fsm_pierde:fsmpierde1" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 174
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "display0[0]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display0[1]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display0[2]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display0[3]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display0[4]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display0[5]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display0[6]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display1[0]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display1[1]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display1[2]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display1[3]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display1[4]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display1[5]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display1[6]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display2[0]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display2[1]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display2[2]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display2[3]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display2[4]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display2[5]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display2[6]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display3[6]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display4[6]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "display5[6]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 16
    Warning (13410): Pin "leds[0]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[1]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[2]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[3]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[4]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[5]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[6]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[7]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[8]" is stuck at GND File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
    Warning (13410): Pin "leds[9]" is stuck at VCC File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "jugador_act" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 12
    Warning (15610): No output dependent on input pin "bonus" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 12
    Warning (15610): No output dependent on input pin "modo[0]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 13
    Warning (15610): No output dependent on input pin "modo[1]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 13
    Warning (15610): No output dependent on input pin "Manual_hour[0]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 14
    Warning (15610): No output dependent on input pin "Manual_hour[1]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 14
    Warning (15610): No output dependent on input pin "Manual_min[0]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_min[1]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_min[2]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_min[3]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_min[4]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_min[5]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_seg[0]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_seg[1]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_seg[2]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_seg[3]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_seg[4]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "Manual_seg[5]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 15
    Warning (15610): No output dependent on input pin "config" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 12
    Warning (15610): No output dependent on input pin "ini_pausa" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 12
    Warning (15610): No output dependent on input pin "ver_disp[1]" File: F:/Clases/DISEÑO DIGITAL/1IEE04/PROYECTO-VERSION FINAL/SOL/reloj_ajedrez.vhd Line: 13
Info (21057): Implemented 77 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 4992 megabytes
    Info: Processing ended: Thu May 08 01:27:14 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:40


