{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 11:24:11 2016 " "Info: Processing started: Tue Oct 11 11:24:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS232_project -c RS232_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS232_project -c RS232_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RXD.v(148) " "Warning (10268): Verilog HDL information at RXD.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "RXD.v" "" { Text "C:/Users/user/Desktop/RS232_project/RXD.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXD " "Info: Found entity 1: RXD" {  } { { "RXD.v" "" { Text "C:/Users/user/Desktop/RS232_project/RXD.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_storage.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_storage.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Storage " "Info: Found entity 1: Data_Storage" {  } { { "Data_Storage.v" "" { Text "C:/Users/user/Desktop/RS232_project/Data_Storage.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_project.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs232_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_project " "Info: Found entity 1: RS232_project" {  } { { "RS232_project.v" "" { Text "C:/Users/user/Desktop/RS232_project/RS232_project.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS232_project " "Info: Elaborating entity \"RS232_project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:u0 " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:u0\"" {  } { { "RS232_project.v" "u0" { Text "C:/Users/user/Desktop/RS232_project/RS232_project.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD.v(48) " "Warning (10230): Verilog HDL assignment warning at LCD.v(48): truncated value with size 32 to match size of target (5)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(60) " "Warning (10230): Verilog HDL assignment warning at LCD.v(60): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L0 LCD.v(144) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(144): variable \"L0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L1 LCD.v(145) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(145): variable \"L1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L2 LCD.v(146) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(146): variable \"L2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L3 LCD.v(147) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(147): variable \"L3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L4 LCD.v(148) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(148): variable \"L4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L5 LCD.v(149) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(149): variable \"L5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L6 LCD.v(150) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(150): variable \"L6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L7 LCD.v(151) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(151): variable \"L7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L8 LCD.v(152) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(152): variable \"L8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L9 LCD.v(153) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(153): variable \"L9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L_A LCD.v(154) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(154): variable \"L_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L_B LCD.v(155) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(155): variable \"L_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L_C LCD.v(156) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(156): variable \"L_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L_D LCD.v(157) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(157): variable \"L_D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L_E LCD.v(158) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(158): variable \"L_E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L_F LCD.v(159) " "Warning (10235): Verilog HDL Always Construct warning at LCD.v(159): variable \"L_F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD.v" "" { Text "C:/Users/user/Desktop/RS232_project/LCD.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXD RXD:u1 " "Info: Elaborating entity \"RXD\" for hierarchy \"RXD:u1\"" {  } { { "RS232_project.v" "u1" { Text "C:/Users/user/Desktop/RS232_project/RS232_project.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 RXD.v(118) " "Warning (10230): Verilog HDL assignment warning at RXD.v(118): truncated value with size 32 to match size of target (20)" {  } { { "RXD.v" "" { Text "C:/Users/user/Desktop/RS232_project/RXD.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 RXD.v(141) " "Warning (10230): Verilog HDL assignment warning at RXD.v(141): truncated value with size 32 to match size of target (20)" {  } { { "RXD.v" "" { Text "C:/Users/user/Desktop/RS232_project/RXD.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RXD.v(153) " "Warning (10230): Verilog HDL assignment warning at RXD.v(153): truncated value with size 32 to match size of target (4)" {  } { { "RXD.v" "" { Text "C:/Users/user/Desktop/RS232_project/RXD.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Storage Data_Storage:u2 " "Info: Elaborating entity \"Data_Storage\" for hierarchy \"Data_Storage:u2\"" {  } { { "RS232_project.v" "u2" { Text "C:/Users/user/Desktop/RS232_project/RS232_project.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Data_Storage.v(78) " "Warning (10762): Verilog HDL Case Statement warning at Data_Storage.v(78): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Data_Storage.v" "" { Text "C:/Users/user/Desktop/RS232_project/Data_Storage.v" 78 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Data_Storage.v(117) " "Warning (10762): Verilog HDL Case Statement warning at Data_Storage.v(117): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Data_Storage.v" "" { Text "C:/Users/user/Desktop/RS232_project/Data_Storage.v" 117 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Warning (13410): Pin \"lcd_rw\" is stuck at GND" {  } { { "RS232_project.v" "" { Text "C:/Users/user/Desktop/RS232_project/RS232_project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Data_Storage.v" "" { Text "C:/Users/user/Desktop/RS232_project/Data_Storage.v" 58 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:u0\|state~4 " "Info: Register \"LCD:u0\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:u0\|state~5 " "Info: Register \"LCD:u0\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:u0\|state~6 " "Info: Register \"LCD:u0\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/RS232_project/RS232_project.map.smsg " "Info: Generated suppressed messages file C:/Users/user/Desktop/RS232_project/RS232_project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "581 " "Info: Implemented 581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "559 " "Info: Implemented 559 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 11:24:13 2016 " "Info: Processing ended: Tue Oct 11 11:24:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
