/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [10:0] _03_;
  reg [3:0] _04_;
  reg [4:0] _05_;
  wire [28:0] _06_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire [21:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_3z[6] & in_data[91]);
  assign celloutsig_0_71z = !(celloutsig_0_46z[5] ? celloutsig_0_14z : celloutsig_0_17z);
  assign celloutsig_1_19z = !(celloutsig_1_12z ? celloutsig_1_15z : celloutsig_1_13z);
  assign celloutsig_0_14z = !(celloutsig_0_6z[5] ? celloutsig_0_8z : celloutsig_0_4z[0]);
  assign celloutsig_0_37z = celloutsig_0_3z[4] | celloutsig_0_14z;
  assign celloutsig_1_6z = celloutsig_1_2z[1] | celloutsig_1_5z[5];
  assign celloutsig_1_18z = celloutsig_1_15z | celloutsig_1_7z;
  assign celloutsig_0_9z = celloutsig_0_4z[1] | _02_;
  assign celloutsig_0_5z = celloutsig_0_3z[17:7] + { _03_[10:1], _01_ };
  assign celloutsig_1_1z = in_data[131:118] + { in_data[111:101], celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_1_1z[12], celloutsig_1_0z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 5'h00;
    else _05_ <= celloutsig_1_8z[16:12];
  reg [28:0] _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 29'h00000000;
    else _19_ <= { in_data[88:64], celloutsig_0_0z };
  assign { _06_[28:21], _03_[10:1], _01_, _06_[9:8], _00_, _06_[6:3], _02_, _06_[1:0] } = _19_;
  assign celloutsig_1_15z = _05_[4:1] == { celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_1_4z = { in_data[115], _04_, celloutsig_1_2z } && { in_data[179:175], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_3z[17:7], celloutsig_0_9z } && { celloutsig_0_3z[17:10], celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_2z[0] & ~(in_data[160]);
  assign celloutsig_1_12z = celloutsig_1_6z & ~(_05_[3]);
  assign celloutsig_0_3z = in_data[85:64] % { 1'h1, in_data[67:51], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[133:130] % { 1'h1, in_data[141:139] };
  assign celloutsig_1_5z = celloutsig_1_1z[12:0] % { 1'h1, in_data[131:125], celloutsig_1_4z, _04_ };
  assign celloutsig_0_12z = in_data[52:49] % { 1'h1, _03_[8:7], celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_12z, celloutsig_0_7z } % { 1'h1, celloutsig_0_5z[3:0], celloutsig_0_2z };
  assign celloutsig_0_70z = ~ celloutsig_0_46z[5:1];
  assign celloutsig_1_0z = in_data[162:160] <<< in_data[134:132];
  assign celloutsig_0_2z = _03_[6:1] <<< { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[41:38] - in_data[84:81];
  assign celloutsig_0_46z = in_data[42:37] ~^ { celloutsig_0_28z[5:1], celloutsig_0_37z };
  assign celloutsig_0_7z = celloutsig_0_5z[9:3] ~^ { celloutsig_0_5z[2:0], celloutsig_0_0z };
  assign celloutsig_0_4z = _06_[28:25] ^ { _06_[4:3], _02_, _06_[1] };
  assign celloutsig_0_6z = { _03_[2:1], _01_, _06_[9:8], celloutsig_0_4z } ^ in_data[45:37];
  assign celloutsig_1_10z = celloutsig_1_8z[10:5] ^ in_data[158:153];
  assign celloutsig_1_13z = ~((celloutsig_1_10z[3] & celloutsig_1_0z[2]) | (_04_[3] & celloutsig_1_12z));
  assign celloutsig_0_17z = ~((in_data[0] & _06_[8]) | (celloutsig_0_0z[0] & celloutsig_0_8z));
  assign { celloutsig_1_8z[1], celloutsig_1_8z[5:2], celloutsig_1_8z[18:6] } = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z[12:0] } ~^ { celloutsig_1_6z, celloutsig_1_1z[3:0], celloutsig_1_1z[11:9], celloutsig_1_1z[13:4] };
  assign _03_[0] = _01_;
  assign { _06_[20:10], _06_[7], _06_[2] } = { _03_[10:1], _01_, _00_, _02_ };
  assign celloutsig_1_8z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
