# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"toplevel_tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../vector_database.srcs/sources_1/new/uart.sv" \
"../../../../../vector_database.srcs/sources_1/new/uart_rx.sv" \
"../../../../../vector_database.srcs/sources_1/new/uart_tx.sv" \
"../../../../../vector_database.srcs/sim_1/new/toplevel_tb.sv" \

# Do not sort compile order
nosort
