# Reading D:/ModelSim18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Generator_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/ModelSim18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Generator.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:57 on Apr 20,2019
# vcom -reportprogress 300 -93 -work work Generator.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity uartRX
# -- Compiling architecture structure of uartRX
# End time: 22:22:57 on Apr 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.uartrx
# vsim work.uartrx 
# Start time: 22:23:59 on Apr 20,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.uartrx(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 29148 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
add wave -position end  sim:/uartrx/clk50
add wave -position end  sim:/uartrx/R
add wave -position end  sim:/uartrx/RX
add wave -position end  sim:/uartrx/RXOUT
add wave -position end  sim:/uartrx/ready
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Yegor  Hostname: YEGORPC  ProcessID: 5028
#           Attempting to use alternate WLF file "./wlfthz8z5s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthz8z5s
force -freeze sim:/uartrx/clk50 1 0, 0 {10 ps} -r 20
force -freeze sim:/uartrx/R 0 0
force -freeze sim:/uartrx/RX 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/uartrx/RX 1 0
run
run
run
run
run
run
force -freeze sim:/uartrx/RX 0 0
run
run
run
run
run
run
run
force -freeze sim:/uartrx/RX 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 22:27:32 on Apr 20,2019, Elapsed time: 0:03:33
# Errors: 0, Warnings: 3
