Fitter report for hdvb0
Mon Jan 24 10:09:43 2005
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Equations
  6. Floorplan View
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. Bidir Pins
 11. I/O Bank Usage
 12. Output Pin Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Delay Chain Summary
 15. Pad To Core Delay Chain Fanout
 16. Control Signals
 17. Global & Other Fast Signals
 18. Non-Global High Fan-Out Signals
 19. Interconnect Usage Summary
 20. LAB Logic Elements
 21. LAB-wide Signals
 22. LAB Signals Sourced
 23. LAB Signals Sourced Out
 24. LAB Distinct Inputs
 25. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-------------------------------------------------------------------------+
; Fitter Summary                                                          ;
+--------------------------+----------------------------------------------+
; Fitter Status            ; Successful - Mon Jan 24 10:09:42 2005        ;
; Quartus II Version       ; 4.1 Build 208 09/10/2004 SP 2 SJ Web Edition ;
; Revision Name            ; hdvb0                                        ;
; Top-level Entity Name    ; hdvb0                                        ;
; Family                   ; Cyclone II                                   ;
; Device                   ; EP2C20F484C6                                 ;
; Timing Models            ; Preliminary                                  ;
; Total logic elements     ; 1,496 / 18,752 ( 7 % )                       ;
; Total pins               ; 160 / 315 ( 50 % )                           ;
; Total memory bits        ; 0 / 239,616 ( 0 % )                          ;
; DSP block 9-bit elements ; 0 / 52 ( 0 % )                               ;
; Total PLLs               ; 0 / 4 ( 0 % )                                ;
+--------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                  ;
+------------------------------------------------+--------------------------------+--------------------------------+
; Option                                         ; Setting                        ; Default Value                  ;
+------------------------------------------------+--------------------------------+--------------------------------+
; Device                                         ; EP2C20F484C6                   ;                                ;
; Optimize Hold Timing                           ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Timing                                ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing     ; On                             ; On                             ;
; Limit to One Fitting Attempt                   ; Off                            ; Off                            ;
; Final Placement Optimizations                  ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                  ; 1                              ; 1                              ;
; PCI I/O                                        ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                          ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                      ; Off                            ; Off                            ;
; Auto Global Memory Control Signals             ; Off                            ; Off                            ;
; Auto Packed Registers -- Stratix II/Cyclone II ; Auto                           ; Auto                           ;
; Auto Delay Chains                              ; On                             ; On                             ;
; Auto Global Clock                              ; On                             ; On                             ;
; Auto Global Register Control Signals           ; On                             ; On                             ;
+------------------------------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Auto-restart configuration after error       ; On                       ;
; Release clears before tri-states             ; Off                      ;
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Reserve nCEO pin after configuration         ; As output driving ground ;
; Reserve all unused pins                      ; As output driving ground ;
+----------------------------------------------+--------------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in F:/HD_SD_Gen/VHDL/temp/hdsdgen_01tmp/hdvb0.fit.eqn.


+----------------+
; Floorplan View ;
+----------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+--------------------------------------------+------------------------+
; Resource                                   ; Usage                  ;
+--------------------------------------------+------------------------+
; Total logic elements                       ; 1,496 / 18,752 ( 7 % ) ;
;     -- Combinational with no register      ; 852                    ;
;     -- Register only                       ; 195                    ;
;     -- Combinational with a register       ; 449                    ;
;                                            ;                        ;
; Logic element usage by number of inputs    ;                        ;
;     -- 4 input functions                   ; 659                    ;
;     -- 3 input functions                   ; 320                    ;
;     -- <=2 input functions                 ; 322                    ;
;     -- Register only                       ; 195                    ;
;         -- Combinational cells for routing ; 143                    ;
;                                            ;                        ;
; Logic elements by mode                     ;                        ;
;     -- normal mode                         ; 1093                   ;
;     -- arithmetic mode                     ; 208                    ;
;                                            ;                        ;
; Total LABs                                 ; 147 / 1,172 ( 12 % )   ;
; User inserted logic cells                  ; 0                      ;
; Virtual pins                               ; 0                      ;
; I/O pins                                   ; 160 / 315 ( 50 % )     ;
;     -- Clock pins                          ; 3 / 8 ( 37 % )         ;
; Global signals                             ; 14                     ;
; M4Ks                                       ; 0 / 52 ( 0 % )         ;
; Total memory bits                          ; 0 / 239,616 ( 0 % )    ;
; Total RAM block bits                       ; 0 / 239,616 ( 0 % )    ;
; DSP block 9-bit elements                   ; 0 / 52 ( 0 % )         ;
; Global clocks                              ; 14 / 16 ( 87 % )       ;
; Maximum fan-out node                       ; txclka2~clkctrl        ;
; Maximum fan-out                            ; 409                    ;
; Total fan-out                              ; 6242                   ;
; Average fan-out                            ; 2.76                   ;
+--------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                           ;
+-----------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name      ; Pin #      ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-----------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; cd_muteb2 ; X0_Y5_N2   ; 1        ; 0            ; 5            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; clkout    ; X0_Y4_N0   ; 1        ; 0            ; 4            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ctl[0]    ; X3_Y27_N3  ; 3        ; 3            ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ctl[1]    ; X0_Y6_N2   ; 1        ; 0            ; 6            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ctl[2]    ; X0_Y18_N2  ; 2        ; 0            ; 18           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; lfia      ; X31_Y27_N0 ; 4        ; 31           ; 27           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; lfib      ; X35_Y27_N3 ; 4        ; 35           ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxclka   ; X50_Y16_N1 ; 5        ; 50           ; 16           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxclkb   ; X44_Y0_N0  ; 7        ; 44           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[0]  ; X20_Y0_N0  ; 8        ; 20           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[1]  ; X22_Y0_N0  ; 8        ; 22           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[2]  ; X22_Y0_N1  ; 8        ; 22           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[3]  ; X22_Y27_N0 ; 3        ; 22           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[4]  ; X22_Y27_N3 ; 3        ; 22           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[5]  ; X24_Y0_N0  ; 8        ; 24           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[6]  ; X22_Y27_N1 ; 3        ; 22           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[7]  ; X24_Y0_N1  ; 8        ; 24           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[8]  ; X0_Y11_N0  ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxda[9]  ; X22_Y27_N2 ; 3        ; 22           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[0]  ; X33_Y0_N0  ; 7        ; 33           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[1]  ; X46_Y27_N2 ; 4        ; 46           ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[2]  ; X15_Y27_N1 ; 3        ; 15           ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[3]  ; X11_Y0_N2  ; 8        ; 11           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[4]  ; X42_Y0_N2  ; 7        ; 42           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[5]  ; X50_Y6_N1  ; 6        ; 50           ; 6            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[6]  ; X11_Y27_N1 ; 3        ; 11           ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[7]  ; X0_Y23_N3  ; 2        ; 0            ; 23           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[8]  ; X29_Y0_N1  ; 7        ; 29           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; ptxdb[9]  ; X15_Y0_N0  ; 8        ; 15           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; reset_n   ; X0_Y13_N2  ; 1        ; 0            ; 13           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxclka_n  ; X33_Y0_N1  ; 7        ; 33           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxclka_p  ; X50_Y14_N1 ; 5        ; 50           ; 14           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxclkb_n  ; X44_Y0_N1  ; 7        ; 44           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxclkb_p  ; X50_Y14_N0 ; 5        ; 50           ; 14           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[0]   ; X50_Y5_N2  ; 6        ; 50           ; 5            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[1]   ; X5_Y27_N0  ; 3        ; 5            ; 27           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[2]   ; X9_Y0_N1   ; 8        ; 9            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[3]   ; X1_Y27_N0  ; 3        ; 1            ; 27           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[4]   ; X39_Y0_N2  ; 7        ; 39           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[5]   ; X39_Y27_N2 ; 4        ; 39           ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[6]   ; X37_Y0_N3  ; 7        ; 37           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxda[7]   ; X44_Y27_N1 ; 4        ; 44           ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[0]   ; X0_Y7_N0   ; 1        ; 0            ; 7            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[1]   ; X5_Y27_N2  ; 3        ; 5            ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[2]   ; X29_Y0_N3  ; 7        ; 29           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[3]   ; X1_Y27_N3  ; 3        ; 1            ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[4]   ; X0_Y25_N2  ; 2        ; 0            ; 25           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[5]   ; X5_Y0_N2   ; 8        ; 5            ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[6]   ; X15_Y27_N2 ; 3        ; 15           ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxdb[7]   ; X0_Y3_N3   ; 1        ; 0            ; 3            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxsta[0]  ; X33_Y0_N3  ; 7        ; 33           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxsta[1]  ; X9_Y27_N1  ; 3        ; 9            ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxsta[2]  ; X50_Y25_N0 ; 5        ; 50           ; 25           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxstb[0]  ; X7_Y0_N1   ; 8        ; 7            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxstb[1]  ; X35_Y27_N1 ; 4        ; 35           ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; rxstb[2]  ; X7_Y27_N1  ; 3        ; 7            ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; scl       ; X0_Y13_N1  ; 2        ; 0            ; 13           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; scse      ; X24_Y27_N0 ; 4        ; 24           ; 27           ; 0           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; sdo       ; X29_Y27_N1 ; 4        ; 29           ; 27           ; 1           ; 18                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; txclkoa   ; X0_Y13_N0  ; 2        ; 0            ; 13           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; txclkob   ; X0_Y7_N1   ; 1        ; 0            ; 7            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; txerra    ; X50_Y11_N1 ; 6        ; 50           ; 11           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; txerrb    ; X3_Y0_N3   ; 8        ; 3            ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
+-----------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                             ;
+----------+------------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; Name     ; Pin #      ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ;
+----------+------------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; fclka_n  ; X0_Y10_N2  ; 1        ; 0            ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fclka_p  ; X11_Y0_N0  ; 8        ; 11           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fclkb_n  ; X13_Y27_N0 ; 3        ; 13           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fclkb_p  ; X50_Y2_N3  ; 6        ; 50           ; 2            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; insela   ; X29_Y27_N0 ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; inselb   ; X42_Y27_N3 ; 4        ; 42           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ldtden   ; X0_Y18_N0  ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led2     ; X50_Y3_N2  ; 6        ; 50           ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led270a  ; X33_Y27_N1 ; 4        ; 33           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led270b  ; X31_Y0_N1  ; 7        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led360a  ; X20_Y27_N0 ; 3        ; 20           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led360b  ; X13_Y27_N1 ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led540a  ; X33_Y27_N2 ; 4        ; 33           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led540b  ; X0_Y25_N3  ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led7425a ; X37_Y27_N0 ; 4        ; 37           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; led7425b ; X0_Y3_N1   ; 1        ; 0            ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ledcda   ; X29_Y0_N2  ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ledcdb   ; X9_Y27_N2  ; 3        ; 9            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ledlfia  ; X31_Y27_N1 ; 4        ; 31           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ledlfib  ; X13_Y0_N1  ; 8        ; 13           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; lpena    ; X33_Y27_N3 ; 4        ; 33           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; lpenb    ; X13_Y27_N2 ; 3        ; 13           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxclka  ; X9_Y0_N3   ; 8        ; 9            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxclkb  ; X39_Y27_N0 ; 4        ; 39           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[0] ; X48_Y0_N3  ; 7        ; 48           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[1] ; X9_Y27_N3  ; 3        ; 9            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[2] ; X39_Y27_N1 ; 4        ; 39           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[3] ; X44_Y27_N2 ; 4        ; 44           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[4] ; X44_Y27_N0 ; 4        ; 44           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[5] ; X35_Y0_N0  ; 7        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[6] ; X20_Y27_N2 ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[7] ; X50_Y20_N0 ; 5        ; 50           ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[8] ; X0_Y24_N0  ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxda[9] ; X50_Y9_N2  ; 6        ; 50           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[0] ; X1_Y0_N1   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[1] ; X44_Y0_N3  ; 7        ; 44           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[2] ; X0_Y10_N0  ; 1        ; 0            ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[3] ; X0_Y10_N1  ; 1        ; 0            ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[4] ; X42_Y27_N1 ; 4        ; 42           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[5] ; X0_Y9_N2   ; 1        ; 0            ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[6] ; X0_Y4_N3   ; 1        ; 0            ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[7] ; X46_Y0_N2  ; 7        ; 46           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[8] ; X37_Y0_N1  ; 7        ; 37           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; prxdb[9] ; X1_Y27_N2  ; 3        ; 1            ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; rclkena  ; X20_Y0_N2  ; 8        ; 20           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; rclkenb  ; X1_Y27_N1  ; 3        ; 1            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; rdy[0]   ; X50_Y25_N4 ; 5        ; 50           ; 25           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; rdy[1]   ; X50_Y2_N0  ; 6        ; 50           ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; sd_hda   ; X46_Y27_N0 ; 4        ; 46           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; sd_hdb   ; X48_Y0_N0  ; 7        ; 48           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; sdi      ; X31_Y27_N3 ; 4        ; 31           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; spdsela  ; X26_Y27_N0 ; 4        ; 26           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; spdselb  ; X50_Y18_N0 ; 5        ; 50           ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txclka   ; X0_Y12_N2  ; 1        ; 0            ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txclkb   ; X0_Y7_N3   ; 1        ; 0            ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txcta[0] ; X18_Y27_N0 ; 3        ; 18           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txcta[1] ; X20_Y27_N3 ; 3        ; 20           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txctb[0] ; X50_Y16_N0 ; 5        ; 50           ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txctb[1] ; X50_Y18_N2 ; 5        ; 50           ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[0]  ; X0_Y12_N0  ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[1]  ; X18_Y0_N2  ; 8        ; 18           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[2]  ; X18_Y27_N1 ; 3        ; 18           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[3]  ; X18_Y27_N2 ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[4]  ; X18_Y0_N1  ; 8        ; 18           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[5]  ; X18_Y0_N0  ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[6]  ; X15_Y27_N0 ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txda[7]  ; X20_Y27_N1 ; 3        ; 20           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[0]  ; X50_Y4_N2  ; 6        ; 50           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[1]  ; X44_Y0_N2  ; 7        ; 44           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[2]  ; X46_Y0_N3  ; 7        ; 46           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[3]  ; X0_Y11_N2  ; 1        ; 0            ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[4]  ; X0_Y5_N0   ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[5]  ; X48_Y27_N1 ; 4        ; 48           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[6]  ; X0_Y3_N0   ; 1        ; 0            ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; txdb[7]  ; X50_Y5_N1  ; 6        ; 50           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ulca     ; X50_Y23_N2 ; 5        ; 50           ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ulcb     ; X50_Y16_N2 ; 5        ; 50           ; 16           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
+----------+------------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                           ;
+----------------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; Name           ; Pin #      ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ;
+----------------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; cd_mutea       ; X31_Y27_N2 ; 4        ; 31           ; 27           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; cd_muteb       ; X0_Y23_N1  ; 2        ; 0            ; 23           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[0]          ; X39_Y0_N3  ; 7        ; 39           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[10]         ; X50_Y10_N2 ; 6        ; 50           ; 10           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[11]         ; X35_Y0_N1  ; 7        ; 35           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[12]         ; X15_Y0_N1  ; 8        ; 15           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[13]         ; X46_Y0_N0  ; 7        ; 46           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[14]         ; X50_Y6_N2  ; 6        ; 50           ; 6            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[15]         ; X50_Y23_N0 ; 5        ; 50           ; 23           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[1]          ; X0_Y22_N2  ; 2        ; 0            ; 22           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[2]          ; X0_Y20_N1  ; 2        ; 0            ; 20           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[3]          ; X37_Y0_N0  ; 7        ; 37           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[4]          ; X1_Y0_N2   ; 8        ; 1            ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[5]          ; X20_Y0_N1  ; 8        ; 20           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[6]          ; X11_Y27_N0 ; 3        ; 11           ; 27           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[7]          ; X7_Y27_N0  ; 3        ; 7            ; 27           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[8]          ; X15_Y27_N3 ; 3        ; 15           ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; fd[9]          ; X48_Y27_N2 ; 4        ; 48           ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; ifclk          ; X0_Y20_N3  ; 2        ; 0            ; 20           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; pa7_flagd_slcs ; X42_Y0_N0  ; 7        ; 42           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
+----------------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 20 / 41 ( 48 % ) ; 3.3V          ; --           ;
; 2        ; 14 / 33 ( 42 % ) ; 3.3V          ; --           ;
; 3        ; 32 / 43 ( 74 % ) ; 3.3V          ; --           ;
; 4        ; 26 / 40 ( 65 % ) ; 3.3V          ; --           ;
; 5        ; 12 / 39 ( 30 % ) ; 3.3V          ; --           ;
; 6        ; 12 / 36 ( 33 % ) ; 3.3V          ; --           ;
; 7        ; 25 / 40 ( 62 % ) ; 3.3V          ; --           ;
; 8        ; 22 / 43 ( 51 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------+
; Output Pin Load For Reported TCO                                              ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; LVTTL                            ; 0 pF  ; Not Available                      ;
; LVCMOS                           ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm                             ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm                             ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm                             ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm                             ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm                             ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm                             ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential SSTL-2 Class II     ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL          ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm                            ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm                            ;
; RSDS                             ; 0 pF  ; 100 Ohm                            ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm                            ;
+----------------------------------+-------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |hdvb0                                                ; 1301 (59)         ; 644 (31)     ; 0           ; 0            ; 0       ; 0         ; 160  ; 0            ; |hdvb0                                                                                                                                                      ;
;    |channelregs:mod2|                                 ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|channelregs:mod2                                                                                                                                     ;
;    |hd_framegen:mod5|                                 ; 390 (0)           ; 180 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5                                                                                                                                     ;
;       |hd_framegenerator:hdframe|                     ; 265 (265)         ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|hd_framegenerator:hdframe                                                                                                           ;
;       |video_sm:video|                                ; 125 (26)          ; 76 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video                                                                                                                      ;
;          |color_lut:color|                            ; 59 (27)           ; 46 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|color_lut:color                                                                                                      ;
;             |lpm_counter:cnt_rtl_1|                   ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|color_lut:color|lpm_counter:cnt_rtl_1                                                                                ;
;                |cntr_t78:auto_generated|              ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|color_lut:color|lpm_counter:cnt_rtl_1|cntr_t78:auto_generated                                                        ;
;          |state_counter:counter|                      ; 40 (40)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|hd_framegen:mod5|video_sm:video|state_counter:counter                                                                                                ;
;    |sd_framegen:mod4|                                 ; 649 (0)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4                                                                                                                                     ;
;       |sdsdi_generator:sdi|                           ; 649 (6)           ; 106 (9)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi                                                                                                                 ;
;          |edh:error_detection_and_handling|           ; 494 (494)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling                                                                                ;
;          |sd_framegenerator:sdi_frame|                ; 149 (149)         ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame                                                                                     ;
;    |smpte_259:mod3|                                   ; 36 (0)            ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_259:mod3                                                                                                                                       ;
;       |scramtx:u2|                                    ; 36 (36)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_259:mod3|scramtx:u2                                                                                                                            ;
;    |smpte_292:mod6|                                   ; 104 (0)           ; 222 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6                                                                                                                                       ;
;       |scram20_top:scram20_top_inst|                  ; 104 (19)          ; 222 (82)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst                                                                                                          ;
;          |altera_ddr_input22:altera_ddr_input_inst|   ; 19 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst                                                                 ;
;             |altddio_in:altddio_in_component|         ; 19 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component                                 ;
;                |ddio_in_va9:auto_generated|           ; 19 (19)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_input22:altera_ddr_input_inst|altddio_in:altddio_in_component|ddio_in_va9:auto_generated      ;
;          |altera_ddr_output11:altera_ddr_output_inst| ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst                                                               ;
;             |altddio_out:altddio_out_component|       ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component                             ;
;                |ddio_out_igb:auto_generated|          ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|altera_ddr_output11:altera_ddr_output_inst|altddio_out:altddio_out_component|ddio_out_igb:auto_generated ;
;          |scram20:scram20_inst|                       ; 66 (66)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst                                                                                     ;
;    |spi:mod1|                                         ; 44 (39)           ; 42 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|spi:mod1                                                                                                                                             ;
;       |lpm_counter:bitcount_rtl_0|                    ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|spi:mod1|lpm_counter:bitcount_rtl_0                                                                                                                  ;
;          |cntr_1i7:auto_generated|                    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdvb0|spi:mod1|lpm_counter:bitcount_rtl_0|cntr_1i7:auto_generated                                                                                          ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------------+----------+---------------+---------------+-----------------------+-----+
; rxclka_p       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxclkb_p       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxclka_n       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxclkb_n       ; Input    ; 0             ; 0             ; --                    ; --  ;
; cd_muteb2      ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[7]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[6]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[5]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[4]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[3]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[2]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[1]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxda[0]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[7]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[6]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[5]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[4]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[3]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[2]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[1]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxdb[0]        ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxsta[2]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxsta[1]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxsta[0]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxstb[2]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxstb[1]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; rxstb[0]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; lfib           ; Input    ; 0             ; 0             ; --                    ; --  ;
; txerra         ; Input    ; 0             ; 0             ; --                    ; --  ;
; txerrb         ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[9]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[8]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[7]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[6]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[5]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[4]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[3]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[2]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[1]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxdb[0]       ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxclka        ; Input    ; 0             ; 0             ; --                    ; --  ;
; ptxclkb        ; Input    ; 0             ; 0             ; --                    ; --  ;
; clkout         ; Input    ; 0             ; 0             ; --                    ; --  ;
; ctl[2]         ; Input    ; 0             ; 0             ; --                    ; --  ;
; ctl[1]         ; Input    ; 0             ; 0             ; --                    ; --  ;
; ctl[0]         ; Input    ; 0             ; 0             ; --                    ; --  ;
; txclkoa        ; Input    ; 0             ; 6             ; --                    ; --  ;
; txclkob        ; Input    ; 0             ; 6             ; --                    ; --  ;
; lfia           ; Input    ; 0             ; 6             ; --                    ; --  ;
; reset_n        ; Input    ; 0             ; 6             ; --                    ; --  ;
; scl            ; Input    ; 0             ; 0             ; --                    ; --  ;
; scse           ; Input    ; 0             ; 6             ; --                    ; --  ;
; sdo            ; Input    ; 6             ; 6             ; --                    ; --  ;
; ptxda[7]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; ptxda[2]       ; Input    ; 0             ; 6             ; --                    ; --  ;
; ptxda[6]       ; Input    ; 0             ; 6             ; --                    ; --  ;
; ptxda[3]       ; Input    ; 0             ; 6             ; --                    ; --  ;
; ptxda[4]       ; Input    ; 0             ; 6             ; --                    ; --  ;
; ptxda[9]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; ptxda[5]       ; Input    ; 0             ; 6             ; --                    ; --  ;
; ptxda[8]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; ptxda[1]       ; Input    ; 0             ; 6             ; --                    ; --  ;
; ptxda[0]       ; Input    ; 6             ; 6             ; --                    ; --  ;
; txclka         ; Output   ; --            ; --            ; --                    ; --  ;
; txclkb         ; Output   ; --            ; --            ; --                    ; --  ;
; txda[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; txda[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; txda[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; txda[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; txda[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; txda[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; txda[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; txda[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[7]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[6]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[5]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[4]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; txdb[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; txcta[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; txcta[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; txctb[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; txctb[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; sd_hda         ; Output   ; --            ; --            ; --                    ; --  ;
; sd_hdb         ; Output   ; --            ; --            ; --                    ; --  ;
; rclkena        ; Output   ; --            ; --            ; --                    ; --  ;
; rclkenb        ; Output   ; --            ; --            ; --                    ; --  ;
; lpena          ; Output   ; --            ; --            ; --                    ; --  ;
; lpenb          ; Output   ; --            ; --            ; --                    ; --  ;
; ulca           ; Output   ; --            ; --            ; --                    ; --  ;
; ulcb           ; Output   ; --            ; --            ; --                    ; --  ;
; insela         ; Output   ; --            ; --            ; --                    ; --  ;
; inselb         ; Output   ; --            ; --            ; --                    ; --  ;
; spdsela        ; Output   ; --            ; --            ; --                    ; --  ;
; spdselb        ; Output   ; --            ; --            ; --                    ; --  ;
; ldtden         ; Output   ; --            ; --            ; --                    ; --  ;
; fclka_p        ; Output   ; --            ; --            ; --                    ; --  ;
; fclka_n        ; Output   ; --            ; --            ; --                    ; --  ;
; fclkb_p        ; Output   ; --            ; --            ; --                    ; --  ;
; fclkb_n        ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxda[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxdb[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; prxclka        ; Output   ; --            ; --            ; --                    ; --  ;
; prxclkb        ; Output   ; --            ; --            ; --                    ; --  ;
; led270a        ; Output   ; --            ; --            ; --                    ; --  ;
; led270b        ; Output   ; --            ; --            ; --                    ; --  ;
; led360a        ; Output   ; --            ; --            ; --                    ; --  ;
; led360b        ; Output   ; --            ; --            ; --                    ; --  ;
; led540a        ; Output   ; --            ; --            ; --                    ; --  ;
; led540b        ; Output   ; --            ; --            ; --                    ; --  ;
; led7425a       ; Output   ; --            ; --            ; --                    ; --  ;
; led7425b       ; Output   ; --            ; --            ; --                    ; --  ;
; ledlfia        ; Output   ; --            ; --            ; --                    ; --  ;
; ledlfib        ; Output   ; --            ; --            ; --                    ; --  ;
; ledcda         ; Output   ; --            ; --            ; --                    ; --  ;
; ledcdb         ; Output   ; --            ; --            ; --                    ; --  ;
; led2           ; Output   ; --            ; --            ; --                    ; --  ;
; rdy[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; rdy[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; sdi            ; Output   ; --            ; --            ; --                    ; --  ;
; cd_muteb       ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; ifclk          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; pa7_flagd_slcs ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[15]         ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[14]         ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[13]         ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[12]         ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[11]         ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[10]         ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[9]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[8]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[7]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[6]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[5]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[4]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[3]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[2]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[1]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; fd[0]          ; Bidir    ; 0             ; 0             ; --                    ; --  ;
; cd_mutea       ; Bidir    ; 0             ; 6             ; --                    ; --  ;
+----------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                     ;
+--------------------------------------+-------------------+---------+
; Source Pin / Fanout                  ; Pad To Core Index ; Setting ;
+--------------------------------------+-------------------+---------+
; rxclka_p                             ;                   ;         ;
; rxclkb_p                             ;                   ;         ;
; rxclka_n                             ;                   ;         ;
; rxclkb_n                             ;                   ;         ;
; cd_muteb2                            ;                   ;         ;
; rxda[7]                              ;                   ;         ;
; rxda[6]                              ;                   ;         ;
; rxda[5]                              ;                   ;         ;
; rxda[4]                              ;                   ;         ;
; rxda[3]                              ;                   ;         ;
; rxda[2]                              ;                   ;         ;
; rxda[1]                              ;                   ;         ;
; rxda[0]                              ;                   ;         ;
; rxdb[7]                              ;                   ;         ;
; rxdb[6]                              ;                   ;         ;
; rxdb[5]                              ;                   ;         ;
; rxdb[4]                              ;                   ;         ;
; rxdb[3]                              ;                   ;         ;
; rxdb[2]                              ;                   ;         ;
; rxdb[1]                              ;                   ;         ;
; rxdb[0]                              ;                   ;         ;
; rxsta[2]                             ;                   ;         ;
; rxsta[1]                             ;                   ;         ;
; rxsta[0]                             ;                   ;         ;
; rxstb[2]                             ;                   ;         ;
; rxstb[1]                             ;                   ;         ;
; rxstb[0]                             ;                   ;         ;
; lfib                                 ;                   ;         ;
; txerra                               ;                   ;         ;
; txerrb                               ;                   ;         ;
; ptxdb[9]                             ;                   ;         ;
; ptxdb[8]                             ;                   ;         ;
; ptxdb[7]                             ;                   ;         ;
; ptxdb[6]                             ;                   ;         ;
; ptxdb[5]                             ;                   ;         ;
; ptxdb[4]                             ;                   ;         ;
; ptxdb[3]                             ;                   ;         ;
; ptxdb[2]                             ;                   ;         ;
; ptxdb[1]                             ;                   ;         ;
; ptxdb[0]                             ;                   ;         ;
; ptxclka                              ;                   ;         ;
; ptxclkb                              ;                   ;         ;
; clkout                               ;                   ;         ;
; ctl[2]                               ;                   ;         ;
; ctl[1]                               ;                   ;         ;
; ctl[0]                               ;                   ;         ;
; txclkoa                              ;                   ;         ;
; txclkob                              ;                   ;         ;
;      - txclkb                        ; 1                 ; 6       ;
; lfia                                 ;                   ;         ;
;      - ledlfia                       ; 1                 ; 6       ;
;      - channelregs:mod2|statusreg[0] ; 1                 ; 6       ;
; reset_n                              ;                   ;         ;
; scl                                  ;                   ;         ;
; scse                                 ;                   ;         ;
; sdo                                  ;                   ;         ;
;      - spi:mod1|address[0]           ; 0                 ; 6       ;
;      - spi:mod1|data_out[0]          ; 0                 ; 6       ;
;      - spi:mod1|reg[1]               ; 0                 ; 6       ;
;      - spi:mod1|reg[23]              ; 0                 ; 6       ;
;      - spi:mod1|reg[15]              ; 0                 ; 6       ;
;      - spi:mod1|reg[12]              ; 0                 ; 6       ;
;      - spi:mod1|reg[5]               ; 0                 ; 6       ;
;      - spi:mod1|reg[6]               ; 0                 ; 6       ;
;      - spi:mod1|reg[7]               ; 0                 ; 6       ;
;      - spi:mod1|reg[4]               ; 0                 ; 6       ;
;      - spi:mod1|reg[13]~feeder       ; 0                 ; 6       ;
;      - spi:mod1|reg[11]~feeder       ; 0                 ; 6       ;
;      - spi:mod1|reg[14]~feeder       ; 0                 ; 6       ;
;      - spi:mod1|reg[16]~feeder       ; 0                 ; 6       ;
;      - spi:mod1|reg[3]~feeder        ; 0                 ; 6       ;
;      - spi:mod1|reg[10]~feeder       ; 0                 ; 6       ;
;      - spi:mod1|reg[2]~feeder        ; 0                 ; 6       ;
;      - spi:mod1|reg[9]~feeder        ; 0                 ; 6       ;
; ptxda[7]                             ;                   ;         ;
;      - txdata_ina[7]~82              ; 0                 ; 6       ;
; ptxda[2]                             ;                   ;         ;
;      - txdata_ina[2]~83              ; 1                 ; 6       ;
; ptxda[6]                             ;                   ;         ;
;      - txdata_ina[6]~84              ; 1                 ; 6       ;
; ptxda[3]                             ;                   ;         ;
;      - txdata_ina[3]~85              ; 1                 ; 6       ;
; ptxda[4]                             ;                   ;         ;
;      - txdata_ina[4]~86              ; 1                 ; 6       ;
; ptxda[9]                             ;                   ;         ;
;      - txdata_ina[9]~87              ; 0                 ; 6       ;
; ptxda[5]                             ;                   ;         ;
;      - txdata_ina[5]~88              ; 1                 ; 6       ;
; ptxda[8]                             ;                   ;         ;
;      - txdata_ina[8]~89              ; 0                 ; 6       ;
; ptxda[1]                             ;                   ;         ;
;      - txdata_ina[1]~90              ; 1                 ; 6       ;
; ptxda[0]                             ;                   ;         ;
;      - txdata_ina[0]~91              ; 0                 ; 6       ;
; cd_muteb                             ;                   ;         ;
; ifclk                                ;                   ;         ;
; pa7_flagd_slcs                       ;                   ;         ;
; fd[15]                               ;                   ;         ;
; fd[14]                               ;                   ;         ;
; fd[13]                               ;                   ;         ;
; fd[12]                               ;                   ;         ;
; fd[11]                               ;                   ;         ;
; fd[10]                               ;                   ;         ;
; fd[9]                                ;                   ;         ;
; fd[8]                                ;                   ;         ;
; fd[7]                                ;                   ;         ;
; fd[6]                                ;                   ;         ;
; fd[5]                                ;                   ;         ;
; fd[4]                                ;                   ;         ;
; fd[3]                                ;                   ;         ;
; fd[2]                                ;                   ;         ;
; fd[1]                                ;                   ;         ;
; fd[0]                                ;                   ;         ;
; cd_mutea                             ;                   ;         ;
;      - ledcda~1                      ; 1                 ; 6       ;
;      - channelregs:mod2|statusreg[1] ; 1                 ; 6       ;
+--------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; channelregs:mod2|cfgreg[3]~7                                                      ; LCCOMB_X30_Y21_N8  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; channelregs:mod2|txsrcreg[0]~2                                                    ; LCCOMB_X30_Y21_N28 ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~33                            ; LCCOMB_X32_Y14_N4  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~reg0                          ; LCFF_X33_Y14_N21   ; 13      ; Clock         ; yes    ; Global clock         ; GCLK5            ; --                        ;
; hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~691                    ; LCCOMB_X49_Y13_N14 ; 46      ; Async. clear  ; yes    ; Global clock         ; GCLK6            ; --                        ;
; hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~8                      ; LCCOMB_X36_Y18_N12 ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hd_framegen:mod5|video_sm:video|load                                              ; LCFF_X49_Y13_N23   ; 11      ; Async. clear  ; yes    ; Global clock         ; GCLK4            ; --                        ;
; hd_mute                                                                           ; LCCOMB_X30_Y21_N24 ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; hd_mute                                                                           ; LCCOMB_X30_Y21_N24 ; 101     ; Async. clear  ; yes    ; Global clock         ; GCLK8            ; --                        ;
; reduce_nor~15                                                                     ; LCCOMB_X27_Y19_N14 ; 28      ; Output enable ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                           ; IOC_X0_Y13_N2      ; 43      ; Async. clear  ; yes    ; Global clock         ; GCLK3            ; --                        ;
; scl                                                                               ; IOC_X0_Y13_N1      ; 42      ; Clock         ; yes    ; Global clock         ; GCLK1            ; --                        ;
; scse                                                                              ; IOC_X24_Y27_N0     ; 9       ; Async. clear  ; yes    ; Global clock         ; GCLK10           ; --                        ;
; sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7                            ; LCCOMB_X25_Y14_N4  ; 43      ; Async. clear  ; yes    ; Global clock         ; GCLK9            ; --                        ;
; sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7                            ; LCCOMB_X25_Y14_N4  ; 25      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|LessThan~77      ; LCCOMB_X35_Y17_N2  ; 10      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|linecount[9]~542 ; LCCOMB_X35_Y17_N30 ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876   ; LCCOMB_X25_Y14_N2  ; 12      ; Async. clear  ; yes    ; Global clock         ; GCLK14           ; --                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|reset_sync                            ; LCFF_X48_Y18_N1    ; 181     ; Async. clear  ; yes    ; Global clock         ; GCLK7            ; --                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|scram20:scram20_inst|N~18             ; LCCOMB_X19_Y18_N10 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|Mux~202                                                                  ; LCCOMB_X29_Y25_N6  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|Mux~846                                                                  ; LCCOMB_X29_Y25_N24 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|channel                                                                  ; LCFF_X30_Y21_N29   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|channel~23                                                               ; LCCOMB_X30_Y21_N30 ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|data_out[1]~16                                                           ; LCCOMB_X29_Y23_N24 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|process1~0                                                               ; LCFF_X30_Y26_N1    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; spi:mod1|read                                                                     ; LCFF_X29_Y26_N1    ; 2       ; Clock         ; yes    ; Global clock         ; GCLK11           ; --                        ;
; spi:mod1|reg[10]~8                                                                ; LCCOMB_X29_Y23_N28 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[11]~7                                                                ; LCCOMB_X29_Y25_N28 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[12]~6                                                                ; LCCOMB_X29_Y25_N4  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[13]~5                                                                ; LCCOMB_X29_Y25_N10 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[14]~4                                                                ; LCCOMB_X29_Y23_N12 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[15]~3                                                                ; LCCOMB_X29_Y23_N6  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[16]~2                                                                ; LCCOMB_X29_Y23_N16 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[1]~0                                                                 ; LCCOMB_X30_Y25_N14 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[23]~1                                                                ; LCCOMB_X29_Y23_N30 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[2]~10                                                                ; LCCOMB_X29_Y23_N14 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[3]~12                                                                ; LCCOMB_X30_Y25_N2  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[4]~15                                                                ; LCCOMB_X29_Y25_N18 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[5]~11                                                                ; LCCOMB_X30_Y25_N20 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[6]~14                                                                ; LCCOMB_X29_Y23_N26 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[7]~13                                                                ; LCCOMB_X29_Y23_N2  ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|reg[9]~9                                                                 ; LCCOMB_X29_Y25_N12 ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; spi:mod1|write                                                                    ; LCFF_X27_Y1_N1     ; 11      ; Clock         ; yes    ; Global clock         ; GCLK15           ; --                        ;
; txclka2                                                                           ; LCFF_X20_Y13_N11   ; 409     ; Clock         ; yes    ; Global clock         ; GCLK0            ; --                        ;
; txclkoa                                                                           ; IOC_X0_Y13_N0      ; 167     ; Clock         ; yes    ; Global clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                          ;
+---------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~reg0                        ; LCFF_X33_Y14_N21   ; 13      ; Global clock         ; GCLK5            ; --                        ;
; hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~691                  ; LCCOMB_X49_Y13_N14 ; 46      ; Global clock         ; GCLK6            ; --                        ;
; hd_framegen:mod5|video_sm:video|load                                            ; LCFF_X49_Y13_N23   ; 11      ; Global clock         ; GCLK4            ; --                        ;
; hd_mute                                                                         ; LCCOMB_X30_Y21_N24 ; 101     ; Global clock         ; GCLK8            ; --                        ;
; reset_n                                                                         ; IOC_X0_Y13_N2      ; 43      ; Global clock         ; GCLK3            ; --                        ;
; scl                                                                             ; IOC_X0_Y13_N1      ; 42      ; Global clock         ; GCLK1            ; --                        ;
; scse                                                                            ; IOC_X24_Y27_N0     ; 9       ; Global clock         ; GCLK10           ; --                        ;
; sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7                          ; LCCOMB_X25_Y14_N4  ; 43      ; Global clock         ; GCLK9            ; --                        ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876 ; LCCOMB_X25_Y14_N2  ; 12      ; Global clock         ; GCLK14           ; --                        ;
; smpte_292:mod6|scram20_top:scram20_top_inst|reset_sync                          ; LCFF_X48_Y18_N1    ; 181     ; Global clock         ; GCLK7            ; --                        ;
; spi:mod1|read                                                                   ; LCFF_X29_Y26_N1    ; 2       ; Global clock         ; GCLK11           ; --                        ;
; spi:mod1|write                                                                  ; LCFF_X27_Y1_N1     ; 11      ; Global clock         ; GCLK15           ; --                        ;
; txclka2                                                                         ; LCFF_X20_Y13_N11   ; 409     ; Global clock         ; GCLK0            ; --                        ;
; txclkoa                                                                         ; IOC_X0_Y13_N0      ; 167     ; Global clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                   ;
+---------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------+---------+
; channelregs:mod2|cfgreg[0]                                                                              ; 70      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|reduce_nor~11                                                ; 56      ;
; channelregs:mod2|cfgreg[4]                                                                              ; 55      ;
; channelregs:mod2|cfgreg[1]                                                                              ; 43      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|make_crc~134                                                 ; 36      ;
; channelregs:mod2|txsrcreg[2]                                                                            ; 35      ;
; hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~8                                            ; 32      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|crc_calculate~0                   ; 32      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~611                    ; 28      ;
; reduce_nor~15                                                                                           ; 28      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|samplecount[0]                                               ; 24      ;
; sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7                                                  ; 24      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|videogenerator~3                                             ; 21      ;
; hd_framegen:mod5|video_sm:video|reduce_nor~136                                                          ; 20      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~104                                                 ; 20      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|reduce_nor~10                                                ; 20      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8647                                                ; 20      ;
; spi:mod1|lpm_counter:bitcount_rtl_0|cntr_1i7:auto_generated|safe_q[0]                                   ; 20      ;
; spi:mod1|lpm_counter:bitcount_rtl_0|cntr_1i7:auto_generated|safe_q[1]                                   ; 20      ;
; hd_framegen:mod5|video_sm:video|load                                                                    ; 19      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[4]                                ; 19      ;
; sdo                                                                                                     ; 18      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|videogenerator~329                                           ; 18      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|samplecount[1]                                               ; 18      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[8]                                ; 17      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[3]                                ; 17      ;
; hd_framegen:mod5|video_sm:video|color_lut:color|lpm_counter:cnt_rtl_1|cntr_t78:auto_generated|safe_q[0] ; 16      ;
; hd_framegen:mod5|video_sm:video|color_lut:color|lpm_counter:cnt_rtl_1|cntr_t78:auto_generated|safe_q[2] ; 16      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|linecount[0]                                                 ; 16      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|full_crc_range~285                ; 16      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|active_crc_range~445              ; 16      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~614                    ; 16      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~613                    ; 16      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869                        ; 16      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_locate~231                    ; 16      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~608                    ; 16      ;
; hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~701                                          ; 15      ;
; hd_framegen:mod5|video_sm:video|color_lut:color|lpm_counter:cnt_rtl_1|cntr_t78:auto_generated|safe_q[1] ; 15      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~616                    ; 15      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1874                         ; 15      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1861                         ; 15      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|add~81                                 ; 14      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[10]~1867                        ; 14      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1864                         ; 14      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9]                                ; 14      ;
; spi:mod1|lpm_counter:bitcount_rtl_0|cntr_1i7:auto_generated|safe_q[2]                                   ; 14      ;
; hd_framegen:mod5|hd_framegenerator:hdframe|reduce_nor~8                                                 ; 13      ;
; sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|LessThan~101                           ; 13      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|add~2938                          ; 13      ;
; sd_framegen:mod4|sdsdi_generator:sdi|edh:error_detection_and_handling|edh_insert~606                    ; 13      ;
+---------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+------------------------------+------------------------+
; Interconnect Resource Type   ; Usage                  ;
+------------------------------+------------------------+
; Block interconnects          ; 1,748 / 53,520 ( 3 % ) ;
; C16 interconnects            ; 24 / 2,100 ( 1 % )     ;
; C4 interconnects             ; 1,070 / 36,000 ( 2 % ) ;
; Direct links                 ; 233 / 53,520 ( < 1 % ) ;
; Global clocks                ; 14 / 16 ( 87 % )       ;
; Local interconnects          ; 902 / 18,752 ( 4 % )   ;
; R24 interconnects            ; 12 / 1,900 ( < 1 % )   ;
; R24/C16 interconnect drivers ; 26 / 5,088 ( < 1 % )   ;
; R4 interconnects             ; 1,022 / 46,920 ( 2 % ) ;
+------------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 10.18) ; Number of LABs  (Total = 147) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 26                            ;
; 3                                           ; 4                             ;
; 4                                           ; 2                             ;
; 5                                           ; 2                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 0                             ;
; 9                                           ; 0                             ;
; 10                                          ; 0                             ;
; 11                                          ; 1                             ;
; 12                                          ; 1                             ;
; 13                                          ; 0                             ;
; 14                                          ; 4                             ;
; 15                                          ; 8                             ;
; 16                                          ; 74                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.60) ; Number of LABs  (Total = 147) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 86                            ;
; 1 Clock                            ; 108                           ;
; 1 Clock enable                     ; 11                            ;
; 2 Async. clears                    ; 9                             ;
; 2 Clock enables                    ; 10                            ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.14) ; Number of LABs  (Total = 147) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 14                            ;
; 2                                            ; 15                            ;
; 3                                            ; 5                             ;
; 4                                            ; 19                            ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 11                            ;
; 17                                           ; 9                             ;
; 18                                           ; 8                             ;
; 19                                           ; 6                             ;
; 20                                           ; 10                            ;
; 21                                           ; 6                             ;
; 22                                           ; 0                             ;
; 23                                           ; 5                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 5                             ;
; 28                                           ; 5                             ;
; 29                                           ; 4                             ;
; 30                                           ; 2                             ;
; 31                                           ; 0                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.06) ; Number of LABs  (Total = 147) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 41                            ;
; 2                                               ; 14                            ;
; 3                                               ; 5                             ;
; 4                                               ; 9                             ;
; 5                                               ; 8                             ;
; 6                                               ; 8                             ;
; 7                                               ; 6                             ;
; 8                                               ; 7                             ;
; 9                                               ; 11                            ;
; 10                                              ; 8                             ;
; 11                                              ; 8                             ;
; 12                                              ; 2                             ;
; 13                                              ; 4                             ;
; 14                                              ; 7                             ;
; 15                                              ; 3                             ;
; 16                                              ; 4                             ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.36) ; Number of LABs  (Total = 147) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 7                             ;
; 3                                            ; 30                            ;
; 4                                            ; 14                            ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 3                             ;
; 8                                            ; 0                             ;
; 9                                            ; 5                             ;
; 10                                           ; 6                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 3                             ;
; 14                                           ; 2                             ;
; 15                                           ; 5                             ;
; 16                                           ; 10                            ;
; 17                                           ; 5                             ;
; 18                                           ; 3                             ;
; 19                                           ; 5                             ;
; 20                                           ; 5                             ;
; 21                                           ; 4                             ;
; 22                                           ; 1                             ;
; 23                                           ; 5                             ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 3                             ;
; 27                                           ; 3                             ;
; 28                                           ; 4                             ;
; 29                                           ; 4                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jan 24 10:09:05 2005
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0
Info: Selected device EP2C20F484C6 for design hdvb0
Info: Compilation Report contains advance information. Specifications for device EP2C20F484C6 are subject to change. Contact Altera for information on availability. No programming file will be generated.
Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time
Info: No exact pin location assignment(s) for 160 pins of 160 total pins
    Info: Pin rxclka_p not assigned to an exact location on the device
    Info: Pin rxclkb_p not assigned to an exact location on the device
    Info: Pin rxclka_n not assigned to an exact location on the device
    Info: Pin rxclkb_n not assigned to an exact location on the device
    Info: Pin cd_muteb2 not assigned to an exact location on the device
    Info: Pin rxda[7] not assigned to an exact location on the device
    Info: Pin rxda[6] not assigned to an exact location on the device
    Info: Pin rxda[5] not assigned to an exact location on the device
    Info: Pin rxda[4] not assigned to an exact location on the device
    Info: Pin rxda[3] not assigned to an exact location on the device
    Info: Pin rxda[2] not assigned to an exact location on the device
    Info: Pin rxda[1] not assigned to an exact location on the device
    Info: Pin rxda[0] not assigned to an exact location on the device
    Info: Pin rxdb[7] not assigned to an exact location on the device
    Info: Pin rxdb[6] not assigned to an exact location on the device
    Info: Pin rxdb[5] not assigned to an exact location on the device
    Info: Pin rxdb[4] not assigned to an exact location on the device
    Info: Pin rxdb[3] not assigned to an exact location on the device
    Info: Pin rxdb[2] not assigned to an exact location on the device
    Info: Pin rxdb[1] not assigned to an exact location on the device
    Info: Pin rxdb[0] not assigned to an exact location on the device
    Info: Pin rxsta[2] not assigned to an exact location on the device
    Info: Pin rxsta[1] not assigned to an exact location on the device
    Info: Pin rxsta[0] not assigned to an exact location on the device
    Info: Pin rxstb[2] not assigned to an exact location on the device
    Info: Pin rxstb[1] not assigned to an exact location on the device
    Info: Pin rxstb[0] not assigned to an exact location on the device
    Info: Pin lfib not assigned to an exact location on the device
    Info: Pin txerra not assigned to an exact location on the device
    Info: Pin txerrb not assigned to an exact location on the device
    Info: Pin txclka not assigned to an exact location on the device
    Info: Pin txclkb not assigned to an exact location on the device
    Info: Pin txda[7] not assigned to an exact location on the device
    Info: Pin txda[6] not assigned to an exact location on the device
    Info: Pin txda[5] not assigned to an exact location on the device
    Info: Pin txda[4] not assigned to an exact location on the device
    Info: Pin txda[3] not assigned to an exact location on the device
    Info: Pin txda[2] not assigned to an exact location on the device
    Info: Pin txda[1] not assigned to an exact location on the device
    Info: Pin txda[0] not assigned to an exact location on the device
    Info: Pin txdb[7] not assigned to an exact location on the device
    Info: Pin txdb[6] not assigned to an exact location on the device
    Info: Pin txdb[5] not assigned to an exact location on the device
    Info: Pin txdb[4] not assigned to an exact location on the device
    Info: Pin txdb[3] not assigned to an exact location on the device
    Info: Pin txdb[2] not assigned to an exact location on the device
    Info: Pin txdb[1] not assigned to an exact location on the device
    Info: Pin txdb[0] not assigned to an exact location on the device
    Info: Pin txcta[1] not assigned to an exact location on the device
    Info: Pin txcta[0] not assigned to an exact location on the device
    Info: Pin txctb[1] not assigned to an exact location on the device
    Info: Pin txctb[0] not assigned to an exact location on the device
    Info: Pin sd_hda not assigned to an exact location on the device
    Info: Pin sd_hdb not assigned to an exact location on the device
    Info: Pin rclkena not assigned to an exact location on the device
    Info: Pin rclkenb not assigned to an exact location on the device
    Info: Pin lpena not assigned to an exact location on the device
    Info: Pin lpenb not assigned to an exact location on the device
    Info: Pin ulca not assigned to an exact location on the device
    Info: Pin ulcb not assigned to an exact location on the device
    Info: Pin insela not assigned to an exact location on the device
    Info: Pin inselb not assigned to an exact location on the device
    Info: Pin spdsela not assigned to an exact location on the device
    Info: Pin spdselb not assigned to an exact location on the device
    Info: Pin ldtden not assigned to an exact location on the device
    Info: Pin fclka_p not assigned to an exact location on the device
    Info: Pin fclka_n not assigned to an exact location on the device
    Info: Pin fclkb_p not assigned to an exact location on the device
    Info: Pin fclkb_n not assigned to an exact location on the device
    Info: Pin ptxdb[9] not assigned to an exact location on the device
    Info: Pin ptxdb[8] not assigned to an exact location on the device
    Info: Pin ptxdb[7] not assigned to an exact location on the device
    Info: Pin ptxdb[6] not assigned to an exact location on the device
    Info: Pin ptxdb[5] not assigned to an exact location on the device
    Info: Pin ptxdb[4] not assigned to an exact location on the device
    Info: Pin ptxdb[3] not assigned to an exact location on the device
    Info: Pin ptxdb[2] not assigned to an exact location on the device
    Info: Pin ptxdb[1] not assigned to an exact location on the device
    Info: Pin ptxdb[0] not assigned to an exact location on the device
    Info: Pin prxda[9] not assigned to an exact location on the device
    Info: Pin prxda[8] not assigned to an exact location on the device
    Info: Pin prxda[7] not assigned to an exact location on the device
    Info: Pin prxda[6] not assigned to an exact location on the device
    Info: Pin prxda[5] not assigned to an exact location on the device
    Info: Pin prxda[4] not assigned to an exact location on the device
    Info: Pin prxda[3] not assigned to an exact location on the device
    Info: Pin prxda[2] not assigned to an exact location on the device
    Info: Pin prxda[1] not assigned to an exact location on the device
    Info: Pin prxda[0] not assigned to an exact location on the device
    Info: Pin prxdb[9] not assigned to an exact location on the device
    Info: Pin prxdb[8] not assigned to an exact location on the device
    Info: Pin prxdb[7] not assigned to an exact location on the device
    Info: Pin prxdb[6] not assigned to an exact location on the device
    Info: Pin prxdb[5] not assigned to an exact location on the device
    Info: Pin prxdb[4] not assigned to an exact location on the device
    Info: Pin prxdb[3] not assigned to an exact location on the device
    Info: Pin prxdb[2] not assigned to an exact location on the device
    Info: Pin prxdb[1] not assigned to an exact location on the device
    Info: Pin prxdb[0] not assigned to an exact location on the device
    Info: Pin prxclka not assigned to an exact location on the device
    Info: Pin prxclkb not assigned to an exact location on the device
    Info: Pin ptxclka not assigned to an exact location on the device
    Info: Pin ptxclkb not assigned to an exact location on the device
    Info: Pin led270a not assigned to an exact location on the device
    Info: Pin led270b not assigned to an exact location on the device
    Info: Pin led360a not assigned to an exact location on the device
    Info: Pin led360b not assigned to an exact location on the device
    Info: Pin led540a not assigned to an exact location on the device
    Info: Pin led540b not assigned to an exact location on the device
    Info: Pin led7425a not assigned to an exact location on the device
    Info: Pin led7425b not assigned to an exact location on the device
    Info: Pin ledlfia not assigned to an exact location on the device
    Info: Pin ledlfib not assigned to an exact location on the device
    Info: Pin ledcda not assigned to an exact location on the device
    Info: Pin ledcdb not assigned to an exact location on the device
    Info: Pin led2 not assigned to an exact location on the device
    Info: Pin clkout not assigned to an exact location on the device
    Info: Pin rdy[1] not assigned to an exact location on the device
    Info: Pin rdy[0] not assigned to an exact location on the device
    Info: Pin ctl[2] not assigned to an exact location on the device
    Info: Pin ctl[1] not assigned to an exact location on the device
    Info: Pin ctl[0] not assigned to an exact location on the device
    Info: Pin sdi not assigned to an exact location on the device
    Info: Pin cd_muteb not assigned to an exact location on the device
    Info: Pin ifclk not assigned to an exact location on the device
    Info: Pin pa7_flagd_slcs not assigned to an exact location on the device
    Info: Pin fd[15] not assigned to an exact location on the device
    Info: Pin fd[14] not assigned to an exact location on the device
    Info: Pin fd[13] not assigned to an exact location on the device
    Info: Pin fd[12] not assigned to an exact location on the device
    Info: Pin fd[11] not assigned to an exact location on the device
    Info: Pin fd[10] not assigned to an exact location on the device
    Info: Pin fd[9] not assigned to an exact location on the device
    Info: Pin fd[8] not assigned to an exact location on the device
    Info: Pin fd[7] not assigned to an exact location on the device
    Info: Pin fd[6] not assigned to an exact location on the device
    Info: Pin fd[5] not assigned to an exact location on the device
    Info: Pin fd[4] not assigned to an exact location on the device
    Info: Pin fd[3] not assigned to an exact location on the device
    Info: Pin fd[2] not assigned to an exact location on the device
    Info: Pin fd[1] not assigned to an exact location on the device
    Info: Pin fd[0] not assigned to an exact location on the device
    Info: Pin cd_mutea not assigned to an exact location on the device
    Info: Pin txclkoa not assigned to an exact location on the device
    Info: Pin txclkob not assigned to an exact location on the device
    Info: Pin lfia not assigned to an exact location on the device
    Info: Pin reset_n not assigned to an exact location on the device
    Info: Pin scl not assigned to an exact location on the device
    Info: Pin scse not assigned to an exact location on the device
    Info: Pin sdo not assigned to an exact location on the device
    Info: Pin ptxda[7] not assigned to an exact location on the device
    Info: Pin ptxda[2] not assigned to an exact location on the device
    Info: Pin ptxda[6] not assigned to an exact location on the device
    Info: Pin ptxda[3] not assigned to an exact location on the device
    Info: Pin ptxda[4] not assigned to an exact location on the device
    Info: Pin ptxda[9] not assigned to an exact location on the device
    Info: Pin ptxda[5] not assigned to an exact location on the device
    Info: Pin ptxda[8] not assigned to an exact location on the device
    Info: Pin ptxda[1] not assigned to an exact location on the device
    Info: Pin ptxda[0] not assigned to an exact location on the device
Info: Automatically promoted node txclkoa (placed in IOC_X0_Y13_N0 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node txclka
Info: Automatically promoted node scl (placed in IOC_X0_Y13_N1 (CLK1, LVDSCLK0n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node txclka2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node txda~1088
        Info: Destination node txda~1089
        Info: Destination node txda~1090
        Info: Destination node txda~1091
        Info: Destination node txda~1092
        Info: Destination node txda~1093
        Info: Destination node txda~1094
        Info: Destination node txda~1095
        Info: Destination node txcta~272
        Info: Destination node txcta~273
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~reg0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node spi:mod1|write 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node spi:mod1|read 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node spi:mod1|Mux~849
Info: Automatically promoted node reset_n (placed in IOC_X0_Y13_N2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876
Info: Automatically promoted node scse (placed in IOC_X24_Y27_N0 (CLK8, LVDSCLK4n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node spi:mod1|reg[2]~181
        Info: Destination node spi:mod1|reg[3]~182
        Info: Destination node spi:mod1|reg[7]~183
        Info: Destination node spi:mod1|reg[9]~184
        Info: Destination node spi:mod1|reg[2]~185
Info: Automatically promoted node smpte_292:mod6|scram20_top:scram20_top_inst|reset_sync 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node hd_mute 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node hd_framegen:mod5|hd_framegenerator:hdframe|sav
        Info: Destination node hd_framegen:mod5|hd_framegenerator:hdframe|line_clk~33
Info: Automatically promoted node hd_framegen:mod5|video_sm:video|color_lut:color|reduce_nor~691 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1861
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1864
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[10]~1867
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1869
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[7]~1871
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1874
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1875
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[6]~1877
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[10]~1878
        Info: Destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1879
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node hd_framegen:mod5|video_sm:video|load 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[7]~2344
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[4]~2347
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[6]~2349
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[1]~2352
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[9]~2355
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[5]~2358
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[8]~2361
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[0]~2364
        Info: Destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[2]~2367
        Info: Destination node hd_framegen:mod5|video_sm:video|reduce_nor~135
        Info: Non-global destination nodes limited to 10 nodes
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1 MHz
    Info: Not setting a global tsu requirement
    Info: Not setting a global tco requirement
    Info: Not setting a global tpd requirement
Info: Performing register packing on registers with non-logic cell location assignments
Info: Completed register packing on registers with non-logic cell location assignments
Info: Statistics of I/O pins that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 156 (unused VREF, 3.30 VCCIO, 59 input, 77 output, 20 bidirectional)
        Info: I/O standards used: LVTTL.
Info: Details of I/O bank before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  40 pins available
        Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used --  29 pins available
        Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available
        Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  39 pins available
        Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available
        Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  35 pins available
        Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available
Info: Details of I/O bank after I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  40 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 24 total pin(s) used --  9 pins available
        Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 41 total pin(s) used --  2 pins available
        Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 37 total pin(s) used --  3 pins available
        Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 39 total pin(s) used --  0 pins available
        Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 21 total pin(s) used --  15 pins available
        Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available
Info: Fitter placement preparation operations beginning
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info: Fitter placement preparation operations ending: elapsed time = 4 seconds
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Estimated most critical path is register to register delay of 2.927 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y25; Fanout = 6; REG Node = 'hd_framegen:mod5|hd_framegenerator:hdframe|v'
    Info: 2: + IC(1.530 ns) + CELL(0.162 ns) = 1.692 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8686'
    Info: 3: + IC(0.637 ns) + CELL(0.509 ns) = 2.838 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'hd_framegen:mod5|hd_framegenerator:hdframe|luma_out~8687'
    Info: 4: + IC(0.000 ns) + CELL(0.089 ns) = 2.927 ns; Loc. = LAB_X34_Y18; Fanout = 2; REG Node = 'hd_framegen:mod5|hd_framegenerator:hdframe|luma_out[7]'
    Info: Total cell delay = 0.760 ns ( 25.97 % )
    Info: Total interconnect delay = 2.167 ns ( 74.03 % )
Info: Estimated interconnect usage is 2% of the available device resources
Info: Fitter placement operations ending: elapsed time = 3 seconds
Info: Fitter routing operations beginning
Critical Warning: Detected DDIO low registers in unexpected configurations. Incorrect use of DDIO assignments may create unroutable designs.
Info: Can't use DDIO_LOW setting on atom txda~1088 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txda~1089 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txda~1090 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txda~1091 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txda~1092 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txda~1093 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txda~1094 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txda~1095 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txcta~272 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Can't use DDIO_LOW setting on atom txcta~273 because the clock signal that drives the register does not drive the register's destination through a LUT DATA port
Info: Fitter routing operations ending: elapsed time = 5 seconds
Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time.
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP2C20F484C6 are preliminary
Warning: Found 97 output pins without output pin load capacitance assignment
    Warning: Pin txclka has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txclkb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[7] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[6] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[5] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[4] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[3] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[2] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txda[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[7] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[6] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[5] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[4] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[3] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[2] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txdb[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txcta[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txcta[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txctb[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin txctb[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin sd_hda has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin sd_hdb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin rclkena has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin rclkenb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin lpena has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin lpenb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ulca has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ulcb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin insela has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin inselb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin spdsela has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin spdselb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ldtden has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fclka_p has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fclka_n has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fclkb_p has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fclkb_n has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[9] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[8] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[7] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[6] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[5] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[4] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[3] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[2] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxda[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[9] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[8] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[7] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[6] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[5] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[4] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[3] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[2] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxdb[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxclka has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin prxclkb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led270a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led270b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led360a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led360b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led540a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led540b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led7425a has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led7425b has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ledlfia has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ledlfib has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ledcda has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ledcdb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin led2 has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin rdy[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin rdy[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin sdi has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin cd_muteb has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin ifclk has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin pa7_flagd_slcs has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[15] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[14] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[13] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[12] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[11] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[10] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[9] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[8] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[7] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[6] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[5] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[4] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[3] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[2] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin fd[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin cd_mutea has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Node sd_framegen:mod4|sdsdi_generator:sdi|enable_sdsdigen~7clkctrl uses non-global routing resources to route signals to global destination nodes
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|video[7] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|samplecount[2] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[2] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|line[9] -- routed using non-global resources
Info: Node hd_framegen:mod5|video_sm:video|load~clkctrl uses non-global routing resources to route signals to global destination nodes
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[9]~2353 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[5]~2356 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[2]~2365 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[7]~2342 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[6]~2348 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[1]~2350 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[8]~2359 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node hd_framegen:mod5|video_sm:video|state_counter:counter|count[0]~2362 -- routed using non-global resources
Info: Node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[9]~1876clkctrl uses non-global routing resources to route signals to global destination nodes
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|samplecount[9]~980 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[5]~1859 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[11]~1868 -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node sd_framegen:mod4|sdsdi_generator:sdi|sd_framegenerator:sdi_frame|sample[7]~1870 -- routed using non-global resources
Warning: Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin cd_muteb has a permanently disabled output enable
    Info: Pin ifclk has a permanently disabled output enable
    Info: Pin pa7_flagd_slcs has a permanently disabled output enable
    Info: Pin fd[15] has a permanently disabled output enable
    Info: Pin fd[14] has a permanently disabled output enable
    Info: Pin fd[13] has a permanently disabled output enable
    Info: Pin fd[12] has a permanently disabled output enable
    Info: Pin fd[11] has a permanently disabled output enable
    Info: Pin fd[10] has a permanently disabled output enable
    Info: Pin fd[9] has a permanently disabled output enable
    Info: Pin fd[8] has a permanently disabled output enable
    Info: Pin fd[7] has a permanently disabled output enable
    Info: Pin fd[6] has a permanently disabled output enable
    Info: Pin fd[5] has a permanently disabled output enable
    Info: Pin fd[4] has a permanently disabled output enable
    Info: Pin fd[3] has a permanently disabled output enable
    Info: Pin fd[2] has a permanently disabled output enable
    Info: Pin fd[1] has a permanently disabled output enable
    Info: Pin fd[0] has a permanently disabled output enable
    Info: Pin cd_mutea has a permanently disabled output enable
Warning: Following 73 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin txdb[7] has GND driving its datain port
    Info: Pin txdb[6] has GND driving its datain port
    Info: Pin txdb[5] has GND driving its datain port
    Info: Pin txdb[4] has GND driving its datain port
    Info: Pin txdb[3] has GND driving its datain port
    Info: Pin txdb[2] has GND driving its datain port
    Info: Pin txdb[1] has GND driving its datain port
    Info: Pin txdb[0] has GND driving its datain port
    Info: Pin txctb[1] has GND driving its datain port
    Info: Pin txctb[0] has GND driving its datain port
    Info: Pin sd_hdb has GND driving its datain port
    Info: Pin rclkenb has GND driving its datain port
    Info: Pin lpenb has GND driving its datain port
    Info: Pin ulca has VCC driving its datain port
    Info: Pin ulcb has VCC driving its datain port
    Info: Pin inselb has GND driving its datain port
    Info: Pin spdselb has GND driving its datain port
    Info: Pin ldtden has GND driving its datain port
    Info: Pin fclka_p has GND driving its datain port
    Info: Pin fclka_n has GND driving its datain port
    Info: Pin fclkb_p has GND driving its datain port
    Info: Pin fclkb_n has GND driving its datain port
    Info: Pin prxda[9] has GND driving its datain port
    Info: Pin prxda[8] has GND driving its datain port
    Info: Pin prxda[7] has GND driving its datain port
    Info: Pin prxda[6] has GND driving its datain port
    Info: Pin prxda[5] has GND driving its datain port
    Info: Pin prxda[4] has GND driving its datain port
    Info: Pin prxda[3] has GND driving its datain port
    Info: Pin prxda[2] has GND driving its datain port
    Info: Pin prxda[1] has GND driving its datain port
    Info: Pin prxda[0] has GND driving its datain port
    Info: Pin prxdb[9] has GND driving its datain port
    Info: Pin prxdb[8] has GND driving its datain port
    Info: Pin prxdb[7] has GND driving its datain port
    Info: Pin prxdb[6] has GND driving its datain port
    Info: Pin prxdb[5] has GND driving its datain port
    Info: Pin prxdb[4] has GND driving its datain port
    Info: Pin prxdb[3] has GND driving its datain port
    Info: Pin prxdb[2] has GND driving its datain port
    Info: Pin prxdb[1] has GND driving its datain port
    Info: Pin prxdb[0] has GND driving its datain port
    Info: Pin prxclka has GND driving its datain port
    Info: Pin prxclkb has GND driving its datain port
    Info: Pin led270b has GND driving its datain port
    Info: Pin led360b has GND driving its datain port
    Info: Pin led540b has GND driving its datain port
    Info: Pin led7425b has GND driving its datain port
    Info: Pin ledlfib has GND driving its datain port
    Info: Pin ledcdb has GND driving its datain port
    Info: Pin led2 has GND driving its datain port
    Info: Pin rdy[1] has GND driving its datain port
    Info: Pin rdy[0] has GND driving its datain port
    Info: Pin cd_muteb has GND driving its datain port
    Info: Pin ifclk has GND driving its datain port
    Info: Pin pa7_flagd_slcs has GND driving its datain port
    Info: Pin fd[15] has GND driving its datain port
    Info: Pin fd[14] has GND driving its datain port
    Info: Pin fd[13] has GND driving its datain port
    Info: Pin fd[12] has GND driving its datain port
    Info: Pin fd[11] has GND driving its datain port
    Info: Pin fd[10] has GND driving its datain port
    Info: Pin fd[9] has GND driving its datain port
    Info: Pin fd[8] has GND driving its datain port
    Info: Pin fd[7] has GND driving its datain port
    Info: Pin fd[6] has GND driving its datain port
    Info: Pin fd[5] has GND driving its datain port
    Info: Pin fd[4] has GND driving its datain port
    Info: Pin fd[3] has GND driving its datain port
    Info: Pin fd[2] has GND driving its datain port
    Info: Pin fd[1] has GND driving its datain port
    Info: Pin fd[0] has GND driving its datain port
    Info: Pin cd_mutea has GND driving its datain port
Info: Quartus II Fitter was successful. 0 errors, 102 warnings
    Info: Processing ended: Mon Jan 24 10:09:42 2005
    Info: Elapsed time: 00:00:37


