Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd972e1535734215935ca941f3274d2e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Post_Synthesis_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Post_Synthesis_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Post_Synthesis_tb_time_synth.sdf", for root module "Post_Synthesis_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Post_Synthesis_tb_time_synth.sdf", for root module "Post_Synthesis_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Max_Diff_Controller
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.Regn
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Regn_0
Compiling module xil_defaultlib.Regn_1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.Counter_Nbit
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Max_Diff_Datapath
Compiling module xil_defaultlib.Max_Diff
Compiling architecture tb of entity xil_defaultlib.post_synthesis_tb
Built simulation snapshot Post_Synthesis_tb_time_synth
