\doxysection{srsran\+::pusch\+\_\+processor\+\_\+impl\+::configuration Struct Reference}
\hypertarget{structsrsran_1_1pusch__processor__impl_1_1configuration}{}\label{structsrsran_1_1pusch__processor__impl_1_1configuration}\index{srsran::pusch\_processor\_impl::configuration@{srsran::pusch\_processor\_impl::configuration}}


Collects the necessary parameters for creating a PUSCH processor.  




{\ttfamily \#include $<$pusch\+\_\+processor\+\_\+impl.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1pusch__processor__impl_1_1configuration_aa239bbb75ed7573ad580b881dbb7221d}\label{structsrsran_1_1pusch__processor__impl_1_1configuration_aa239bbb75ed7573ad580b881dbb7221d} 
std\+::shared\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pusch__processor__impl_ab3c4ceb39ef6779dc0f4778e50442478}{concurrent\+\_\+dependencies\+\_\+pool\+\_\+type}} $>$ {\bfseries thread\+\_\+local\+\_\+dependencies\+\_\+pool}
\begin{DoxyCompactList}\small\item\em Thread local dependencies pool. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor__impl_1_1configuration_a1ab269918a13e27ae5cb33bf711a27db}\label{structsrsran_1_1pusch__processor__impl_1_1configuration_a1ab269918a13e27ae5cb33bf711a27db} 
std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pusch__decoder}{pusch\+\_\+decoder}} $>$ {\bfseries decoder}
\begin{DoxyCompactList}\small\item\em Decoder instance. Ownership is transferred to the processor. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor__impl_1_1configuration_ac41735c8fb84599eef0336e2c8f36d6d}\label{structsrsran_1_1pusch__processor__impl_1_1configuration_ac41735c8fb84599eef0336e2c8f36d6d} 
unsigned {\bfseries dec\+\_\+nof\+\_\+iterations}
\begin{DoxyCompactList}\small\item\em Selects the number of LDPC decoder iterations. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor__impl_1_1configuration_aa9d900901d7000448ef0c2e836b0083b}\label{structsrsran_1_1pusch__processor__impl_1_1configuration_aa9d900901d7000448ef0c2e836b0083b} 
bool {\bfseries dec\+\_\+enable\+\_\+early\+\_\+stop}
\begin{DoxyCompactList}\small\item\em Enables LDPC decoder early stop if the CRC matches before completing {\ttfamily ldpc\+\_\+nof\+\_\+iterations} iterations. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor__impl_1_1configuration_aecaf97a542a01e86f4bf72e601c793b6}\label{structsrsran_1_1pusch__processor__impl_1_1configuration_aecaf97a542a01e86f4bf72e601c793b6} 
\mbox{\hyperlink{classsrsran_1_1channel__state__information_ae4af4a403b69bef37ac9173fa7428286}{channel\+\_\+state\+\_\+information\+::sinr\+\_\+type}} {\bfseries csi\+\_\+sinr\+\_\+calc\+\_\+method}
\begin{DoxyCompactList}\small\item\em PUSCH SINR calculation method for CSI reporting. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Collects the necessary parameters for creating a PUSCH processor. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/channel\+\_\+processors/pusch/pusch\+\_\+processor\+\_\+impl.\+h\end{DoxyCompactItemize}
