#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12fe0a260 .scope module, "tx_tb" "tx_tb" 2 4;
 .timescale -9 -9;
v0x12fe22230_0 .var "clk", 0 0;
v0x12fe222c0_0 .var "rst", 0 0;
v0x12fe22350_0 .net "tx", 0 0, v0x12fe21fc0_0;  1 drivers
v0x12fe223e0_0 .var "tx_data", 7 0;
v0x12fe22490_0 .var "tx_ready", 0 0;
S_0x12fe10a50 .scope module, "uut" "tx" 2 12, 3 4 0, S_0x12fe0a260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "tx_ready";
P_0x12fe10bc0 .param/l "BIT_MAX" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x12fe10c00 .param/l "BPS_MAX" 0 3 5, +C4<00000000000000000001010001011000>;
P_0x12fe10c40 .param/l "DATA" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x12fe10c80 .param/l "IDLE" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x12fe10cc0 .param/l "START" 0 3 18, +C4<00000000000000000000000000000001>;
P_0x12fe10d00 .param/l "STOP" 0 3 20, +C4<00000000000000000000000000000011>;
L_0x12fe22700 .functor OR 1, L_0x12fe22560, L_0x12fe22660, C4<0>, C4<0>;
L_0x12fe22950 .functor OR 1, L_0x12fe22700, L_0x12fe22830, C4<0>, C4<0>;
L_0x12fe22ae0 .functor OR 1, L_0x12fe22950, L_0x12fe22a40, C4<0>, C4<0>;
L_0x12fe22ca0 .functor OR 1, L_0x12fe22ae0, L_0x12fe22bd0, C4<0>, C4<0>;
L_0x12fe22e30 .functor OR 1, L_0x12fe22ca0, L_0x12fe22d90, C4<0>, C4<0>;
L_0x12fe228d0 .functor OR 1, L_0x12fe22e30, L_0x12fe22f70, C4<0>, C4<0>;
L_0x12fe23270 .functor OR 1, L_0x12fe228d0, L_0x12fe231d0, C4<0>, C4<0>;
L_0x12fe233a0 .functor AND 1, L_0x12fe23270, v0x12fe22490_0, C4<1>, C4<1>;
v0x12fe10930_0 .net *"_ivl_1", 0 0, L_0x12fe22560;  1 drivers
v0x12fe20c80_0 .net *"_ivl_11", 0 0, L_0x12fe22a40;  1 drivers
v0x12fe20d30_0 .net *"_ivl_13", 0 0, L_0x12fe22ae0;  1 drivers
v0x12fe20de0_0 .net *"_ivl_15", 0 0, L_0x12fe22bd0;  1 drivers
v0x12fe20e90_0 .net *"_ivl_17", 0 0, L_0x12fe22ca0;  1 drivers
v0x12fe20f70_0 .net *"_ivl_19", 0 0, L_0x12fe22d90;  1 drivers
v0x12fe21020_0 .net *"_ivl_21", 0 0, L_0x12fe22e30;  1 drivers
v0x12fe210c0_0 .net *"_ivl_23", 0 0, L_0x12fe22f70;  1 drivers
v0x12fe21170_0 .net *"_ivl_25", 0 0, L_0x12fe228d0;  1 drivers
v0x12fe21280_0 .net *"_ivl_27", 0 0, L_0x12fe231d0;  1 drivers
v0x12fe21320_0 .net *"_ivl_29", 0 0, L_0x12fe23270;  1 drivers
v0x12fe213c0_0 .net *"_ivl_3", 0 0, L_0x12fe22660;  1 drivers
v0x12fe21470_0 .net *"_ivl_32", 31 0, L_0x12fe23490;  1 drivers
L_0x120040010 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12fe21520_0 .net *"_ivl_35", 5 0, L_0x120040010;  1 drivers
L_0x120040058 .functor BUFT 1, C4<00000000000000000001010001010111>, C4<0>, C4<0>, C4<0>;
v0x12fe215d0_0 .net/2u *"_ivl_36", 31 0, L_0x120040058;  1 drivers
v0x12fe21680_0 .net *"_ivl_5", 0 0, L_0x12fe22700;  1 drivers
v0x12fe21720_0 .net *"_ivl_7", 0 0, L_0x12fe22830;  1 drivers
v0x12fe218b0_0 .net *"_ivl_9", 0 0, L_0x12fe22950;  1 drivers
v0x12fe21940_0 .var "bit_cnt", 3 0;
v0x12fe219e0_0 .var "bit_max", 3 0;
v0x12fe21a90_0 .var "bps_cnt", 25 0;
v0x12fe21b40_0 .net "clk", 0 0, v0x12fe22230_0;  1 drivers
v0x12fe21be0_0 .var "end_bit_cnt", 0 0;
v0x12fe21c80_0 .net "end_bps_cnt", 0 0, L_0x12fe235d0;  1 drivers
v0x12fe21d20_0 .net "flag_n", 0 0, L_0x12fe233a0;  1 drivers
v0x12fe21dc0_0 .net "rst", 0 0, v0x12fe222c0_0;  1 drivers
v0x12fe21e60_0 .var "state", 1 0;
v0x12fe21f10_0 .var "temp_data", 7 0;
v0x12fe21fc0_0 .var "tx", 0 0;
v0x12fe22060_0 .net "tx_data", 7 0, v0x12fe223e0_0;  1 drivers
v0x12fe22110_0 .net "tx_ready", 0 0, v0x12fe22490_0;  1 drivers
E_0x12fe0b030/0 .event negedge, v0x12fe21dc0_0;
E_0x12fe0b030/1 .event posedge, v0x12fe21b40_0;
E_0x12fe0b030 .event/or E_0x12fe0b030/0, E_0x12fe0b030/1;
E_0x12fe108f0 .event posedge, v0x12fe21b40_0;
L_0x12fe22560 .part v0x12fe223e0_0, 0, 1;
L_0x12fe22660 .part v0x12fe223e0_0, 1, 1;
L_0x12fe22830 .part v0x12fe223e0_0, 2, 1;
L_0x12fe22a40 .part v0x12fe223e0_0, 3, 1;
L_0x12fe22bd0 .part v0x12fe223e0_0, 4, 1;
L_0x12fe22d90 .part v0x12fe223e0_0, 5, 1;
L_0x12fe22f70 .part v0x12fe223e0_0, 6, 1;
L_0x12fe231d0 .part v0x12fe223e0_0, 7, 1;
L_0x12fe23490 .concat [ 26 6 0 0], v0x12fe21a90_0, L_0x120040010;
L_0x12fe235d0 .cmp/eq 32, L_0x12fe23490, L_0x120040058;
    .scope S_0x12fe10a50;
T_0 ;
    %wait E_0x12fe0b030;
    %load/vec4 v0x12fe21dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12fe21e60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12fe21e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x12fe21a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12fe21f10_0, 0;
    %load/vec4 v0x12fe21d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12fe21e60_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12fe219e0_0, 0, 4;
    %load/vec4 v0x12fe22060_0;
    %assign/vec4 v0x12fe21f10_0, 0;
    %load/vec4 v0x12fe21be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12fe21e60_0, 0;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12fe219e0_0, 0, 4;
    %load/vec4 v0x12fe21be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12fe21e60_0, 0;
T_0.11 ;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12fe219e0_0, 0, 4;
    %load/vec4 v0x12fe21be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12fe21e60_0, 0;
T_0.13 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12fe10a50;
T_1 ;
    %wait E_0x12fe108f0;
    %load/vec4 v0x12fe21e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe21fc0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe21fc0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x12fe21f10_0;
    %load/vec4 v0x12fe21940_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe21fc0_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe21fc0_0, 0, 1;
T_1.6 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe21fc0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12fe10a50;
T_2 ;
    %wait E_0x12fe0b030;
    %load/vec4 v0x12fe21dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x12fe21a90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12fe21e60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x12fe21a90_0;
    %pad/u 32;
    %cmpi/e 5207, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x12fe21a90_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x12fe21a90_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x12fe21a90_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12fe10a50;
T_3 ;
    %wait E_0x12fe0b030;
    %load/vec4 v0x12fe21dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12fe21940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe21be0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12fe21e60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x12fe21c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x12fe21940_0;
    %pad/u 32;
    %load/vec4 v0x12fe219e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12fe21940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12fe21be0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x12fe21940_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12fe21940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe21be0_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe21be0_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12fe21940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12fe21be0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12fe0a260;
T_4 ;
    %vpi_call 2 22 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12fe0a260 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe22230_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v0x12fe22230_0;
    %inv;
    %store/vec4 v0x12fe22230_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x12fe0a260;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe222c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12fe223e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe22490_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe222c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe222c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe222c0_0, 0, 1;
    %delay 100, 0;
    %delay 300000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x12fe223e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe22490_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe22490_0, 0, 1;
    %delay 1500000, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0x12fe223e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fe22490_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fe22490_0, 0, 1;
    %delay 1500000, 0;
    %vpi_call 2 60 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/tx_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task6_uart/mod/tx.v";
