;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	ADD 0, @10
	SUB <0, @2
	SLT 121, 3
	SUB #72, @200
	SUB 300, -200
	ADD #270, <1
	SUB -207, <-120
	SUB #72, @200
	DAT #-125, #100
	DAT #-125, #100
	ADD 210, 30
	SUB <-70, @2
	SUB @121, 103
	ADD 210, 30
	SUB -205, <-127
	SUB 12, @10
	SUB @-127, 100
	SUB 100, -0
	CMP -207, <-120
	SLT 20, @12
	SUB #72, @200
	SUB @121, 103
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SLT 20, @12
	SLT 20, @12
	SPL 0, #2
	SUB @121, 103
	SLT 20, @12
	SUB 300, -0
	SLT <300, 90
	SUB -207, <-120
	CMP 702, 10
	SUB 300, -0
	SLT 20, @12
	SUB 300, -0
	SLT <300, 90
	DJN -1, @-20
	SUB <0, @2
	SPL 0, #2
	MOV -1, <-20
	DJN -1, @-20
	SUB -207, <-120
	SPL 0, #2
	SUB <0, @2
	SLT 121, 3
