<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link type="text/css" rel="StyleSheet" href="../css/mtitree.css"/>
  <link type="text/css" rel="StyleSheet" href="../css/ucdb2html.css"/>
  <link type="text/css" rel="StyleSheet" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/mtitree.js"></script>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/jquery.color.js"></script>
  <script type="text/javascript">
  <!--
	var fristTimeToLoad = 0;
  function openAll() {
    if (document.getElementById('pane1').style.display != 'none') t.openAll();
    if (document.getElementById('pane2').style.display != 'none') d.openAll();
    if (document.getElementById('pane3').style.display != 'none') u.openAll();
  }
  function closeAll() {
    if (document.getElementById('pane1').style.display != 'none') t.closeAll();
    if (document.getElementById('pane2').style.display != 'none') d.closeAll();
    if (document.getElementById('pane3').style.display != 'none') u.closeAll();
  }
  function disableAll() {
    document.getElementById('pane1').style.display='none';
    document.getElementById('pane2').style.display='none';
    document.getElementById('pane3').style.display='none';
  }
  function buttonsOff() {
    document.getElementById('button1').className='button_off1';
    document.getElementById('button2').className='button_off1';
    document.getElementById('button3').className='button_off1';
    
    $('#button1').animate({ backgroundColor: '#696969', color: "a9a9a9" }, 200);
    $('#button2').animate({ backgroundColor: '#696969', color: "a9a9a9" }, 200);
    $('#button3').animate({ backgroundColor: '#696969', color: "a9a9a9" }, 200);
  }
  function drawTo(c) {
    switch (c) {
      case 1: t.drawTreeTo(document.getElementById('pane1')); break;
      case 2: d.drawTreeTo(document.getElementById('pane2')); break;
      case 3: u.drawTreeTo(document.getElementById('pane3')); break;
    }
  }
  function select(c) {
    disableAll(); document.getElementById('pane'   + c).style.display='';
    $('#pane' + c).hide();
    $('#pane' + c).show(500);
    buttonsOff(); document.getElementById('button' + c).className='button_on1';
    $('#button' + c).animate({ backgroundColor: "blue", color: "white" }, 200);    setTimeout('drawTo(' + c + ')', 500);
	 openpage(c);
  }
	  function openpage (c) {
		var page;
		if (c == 1) {
			var i = 1;
			while(t.aNodes[i].url == '')
				i=i+1;
			page = t.aNodes[i].url;
		}
		else if (c == 2) {
			var i = 1;
			while(d.aNodes[i].url == '')
				i=i+1;
			page = d.aNodes[i].url;
		}
		else {
			var i = 1;
			while(u.aNodes[i].url == '')
				i=i+1;
			page = u.aNodes[i].url;
		}
		if (fristTimeToLoad == 1) //frist time to load the page
			window.open(page,'text');
		if(fristTimeToLoad == 0)
			fristTimeToLoad =1;
	  }
  // -->
  </script>
</head>
<body>
  <table class="buttons" cellspacing="2" cellpadding="2" width="100%"><tr>
    <td width="75" class="button_off1" id="button1"
        title="Select testplan tree" onclick="select('1')">Testplan</td>
    <td width="75" class="button_off1" id="button2"
        title="Select design tree" onclick="select('2')">Design</td>
    <td width="75" class="button_off1" id="button3"
        title="Select design unit list" onclick="select('3')">DesUnits</td>
    <td class="invisible">&nbsp;</td><!-- spacer -->
  </tr></table><hr/>
  <div class="pane" id="pane1" style="display:none;">
  <script type="text/javascript">
  <!--
    t = new Tree('t');
    
    if (t.length() > 0) {
      document.getElementById('pane1').style.display='';
      document.getElementById('button1').className='button_on1';
      document.write(t);
    }
  //-->
  </script>
  </div>
  <div class="pane" id="pane2" style="display:none;">
  <script type="text/javascript">
  <!--
    d = new Tree('d');
    d.add(1, 0, 'top', 'z.htm?f=1&s=87', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(2, 1, 'intf (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(3, 1, 'dut', 'z.htm?f=1&s=89', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(4, 3, 'clock_generator', 'z.htm?f=1&s=93', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(5, 3, 'i2c_master_fsm', 'z.htm?f=1&s=99', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(6, 3, 'data_path_i2c_to_core', 'z.htm?f=1&s=179', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(7, 3, 'data_fifo_mem', 'z.htm?f=1&s=182', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(8, 7, 'TX_fifo', 'z.htm?f=1&s=183', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(9, 8, 'fifo_mem1', 'z.htm?f=1&s=184', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(10, 8, 'rptr_empty1', 'z.htm?f=1&s=188', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(11, 8, 'wptr_full1', 'z.htm?f=1&s=195', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(12, 8, 'sync_r2w1', 'z.htm?f=1&s=202', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(13, 8, 'sync_w2r1', 'z.htm?f=1&s=204', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(14, 7, 'RX_fifo', 'z.htm?f=1&s=206', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(15, 14, 'fifo_mem1', 'z.htm?f=1&s=207', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(16, 14, 'rptr_empty1', 'z.htm?f=1&s=209', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(17, 14, 'wptr_full1', 'z.htm?f=1&s=216', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(18, 14, 'sync_r2w1', 'z.htm?f=1&s=223', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(19, 14, 'sync_w2r1', 'z.htm?f=1&s=225', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(20, 3, 'apb_slave_interface', 'z.htm?f=1&s=227', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(21, 1, 'slave (no coverage)', null, '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
d.add(22, 0, 'uvm_pkg (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(23, 0, 'top_sv_unit', 'z.htm?f=1&s=967', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(24, 23, 'packet (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(25, 23, 'transmit (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(26, 23, 'receive (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(27, 23, 'status (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(28, 23, 'slave_addr (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(29, 23, 'cmd (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(30, 23, 'prescale (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(31, 23, 'i2c_reg_block (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(32, 23, 'reg_base_sequence (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(33, 23, 'TEST_1 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(34, 23, 'TEST_2 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(35, 23, 'TEST_3 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(36, 23, 'TEST_4 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(37, 23, 'TEST_5 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(38, 23, 'TEST_6 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(39, 23, 'TEST_7 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(40, 23, 'TEST_8 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(41, 23, 'TEST_9 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(42, 23, 'TEST_10 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(43, 23, 'TEST_11 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(44, 23, 'TEST_12 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(45, 23, 'sequencer (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(46, 23, 'reg_adapter (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(47, 46, 'bus2reg', 'z.htm?f=1&s=991', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(48, 23, 'driver (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(49, 23, 'monitor (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(50, 23, 'agent (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(51, 23, 'scoreboard (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(52, 51, 'extract_phase (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(53, 52, '#anonblk#182313828#38#2# (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(54, 53, '#ublk#182313828#38', 'z.htm?f=1&s=999', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(55, 23, 'subscriber', 'z.htm?f=1&s=1001', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(56, 23, 'env (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(57, 23, 'test (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
d.add(58, 0, 'questa_uvm_pkg (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');

    if ((d.length() > 0) && (t.length() < 1)) {
      document.getElementById('pane2').style.display='';
      document.getElementById('button2').className='button_on1';
      document.write(d);
    }
  //-->
  </script>
  </div>
  <div class="pane" id="pane3" style="display:none;">
  <script type="text/javascript">
  <!--
    u = new Tree('u');
    u.add(1, 0, 'mtiUvm.uvm_pkg (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(2, 0, 'work.top_sv_unit', 'z.htm?f=1&s=13', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(3, 2, 'packet (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(4, 2, 'transmit (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(5, 2, 'receive (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(6, 2, 'status (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(7, 2, 'slave_addr (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(8, 2, 'cmd (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(9, 2, 'prescale (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(10, 2, 'i2c_reg_block (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(11, 2, 'reg_base_sequence (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(12, 2, 'TEST_1 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(13, 2, 'TEST_2 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(14, 2, 'TEST_3 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(15, 2, 'TEST_4 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(16, 2, 'TEST_5 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(17, 2, 'TEST_6 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(18, 2, 'TEST_7 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(19, 2, 'TEST_8 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(20, 2, 'TEST_9 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(21, 2, 'TEST_10 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(22, 2, 'TEST_11 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(23, 2, 'TEST_12 (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(24, 2, 'sequencer (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(25, 2, 'reg_adapter (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(26, 25, 'bus2reg', 'z.htm?f=1&s=37', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(27, 2, 'driver (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(28, 2, 'monitor (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(29, 2, 'agent (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(30, 2, 'scoreboard (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(31, 30, 'extract_phase (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(32, 31, '#anonblk#182313828#38#2# (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(33, 32, '#ublk#182313828#38', 'z.htm?f=1&s=45', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(34, 2, 'subscriber', 'z.htm?f=1&s=47', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(35, 2, 'env (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(36, 2, 'test (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(37, 0, 'work.top', 'z.htm?f=1&s=55', '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(38, 0, 'work.intf (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');
u.add(39, 0, 'work.i2c_top', 'z.htm?f=1&s=57', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(40, 0, 'work.clock_generator', 'z.htm?f=1&s=58', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(41, 0, 'work.i2c_master_fsm', 'z.htm?f=1&s=59', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(42, 0, 'work.data_path_i2c_to_core', 'z.htm?f=1&s=60', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(43, 0, 'work.data_fifo_mem', 'z.htm?f=1&s=61', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(44, 0, 'work.fifo_toplevel_tx', 'z.htm?f=1&s=62', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(45, 0, 'work.fifo_mem_tx', 'z.htm?f=1&s=63', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(46, 0, 'work.rptr_empty', 'z.htm?f=1&s=64', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(47, 0, 'work.wptr_full', 'z.htm?f=1&s=71', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(48, 0, 'work.sync_r2w', 'z.htm?f=1&s=78', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(49, 0, 'work.sync_w2r', 'z.htm?f=1&s=80', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(50, 0, 'work.fifo_toplevel_rx', 'z.htm?f=1&s=82', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(51, 0, 'work.fifo_mem_rx', 'z.htm?f=1&s=83', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(52, 0, 'work.apb_slave_interface', 'z.htm?f=1&s=84', '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(53, 0, 'work.i2c_slave_model (no coverage)', null, '', '../icons/square-ltBlue.png', 'Verilog', false, 'node','nodeSel');
u.add(54, 0, 'mtiUvm.questa_uvm_pkg (no coverage)', null, '', '../icons/square-ltBlue.png', 'SystemVerilog', false, 'node','nodeSel');

    // document.write(u);
  //-->
  if (document.getElementById('button1').className == 'button_on1') select("1");
  else if (document.getElementById('button2').className == 'button_on1') select("2");
  else select("3");
  </script>
  <h3>Loading...</h3>
  </div>
</body>
</html>
