### 5.4.1. 算术和逻辑电路

Arithmetic and Logic circuits implement the arithmetic and logic instructions of an ISA that together make up the **arithmetic logic unit** (ALU) of the processor. Arithmetic and logic circuits also implement parts of other functionality in the CPU. For example, arithmetic circuits are used to increment the program counter (PC) as part of the first step of instruction execution, and they are used to calculate memory addresses by combining instruction operand bits and register values.
算术和逻辑电路实现 ISA 的算术和逻辑指令，它们共同构成了处理器的算术逻辑单元 (ALU)。算术和逻辑电路还实现 CPU 中其他功能的部分。例如，算术电路用于增加程序计数器 (PC) 作为指令执行的第一步，并且它们用于通过组合指令操作数位和寄存器值来计算内存地址。

Circuit design often starts with implementing a 1-bit version of a simple circuit from logic gates. This 1-bit circuit is then used as a building block for implementing _M_-bit versions of the circuit. The steps for designing a 1-bit circuit from basic logic gates are:

1. Design the truth table for the circuit: determine the number of inputs and outputs, and add a table entry for every permutation of input bit(s) that specifies the value of the output bit(s).
2. Using the truth table, write an expression for when each circuit output is 1 in terms of its input values combined with AND, OR, NOT.
3. Translate the expression into a sequence of logic gates, where each gate gets its inputs from either an input to the circuit or from the output of a preceding logic gate.
    

电路设计通常从使用逻辑门实现简单电路的 1 位版本开始。然后，将此 1 位电路用作实现 _M_ 位版本电路的构建块。使用基本逻辑门设计 1 位电路的步骤如下：

1. 设计电路的真值表：确定输入和输出的数量，并为指定输出位的值的每个输入位排列添加一个表条目。
2. 使用真值表，根据每个电路的输入值与“AND”、“OR”、“NOT”的组合，写出当每个电路的输出为 1 时的表达式。
3. 将表达式转换成一系列逻辑门，其中每个门从电路的输入或前一个逻辑门的输出获取输入。

We follow these steps to implement a single-bit _equals_ circuit: bitwise equals (`A == B`) outputs 1 when the values of `A` and `B` are the same, and it outputs 0 otherwise.
我们按照以下步骤实现单比特相等电路：当“A”和“B”的值相同时，按位相等（“A == B”）输出 1，否则输出 0。

First, design the truth table for the circuit:
首先，设计电路的真值表：

Table 1. Truth table for a simple equality circuit
表 1. 简单相等电路的真值表

|A|B|A == B output|
|---|---|---|
|0|0|1|
|0|1|0|
|1|0|0|
|1|1|1|

Next, write expressions for when `A == B` is 1 in terms of `A` and `B` combined with AND, OR, and NOT. First, consider each row whose output is 1 separately, starting with the first row in the truth table:
接下来，用 AND、OR 和 NOT 结合`A`和`B`写出`A == B`为 1 时的表达式。首先，分别考虑输出为 1 的每一行，从真值表的第一行开始：

|A|B|A == B|
|---|---|---|
|0|0|1|

For the input values in this row, construct a _conjunction_ of expressions of its inputs that evaluate to 1. A **conjunction** combines subexpressions that evaluate to 0 or 1 with AND, and is itself 1 only when both of its subexpressions evaluate to 1. Start by expressing when each input evaluates to 1:
对于此行中的输入值，构造一个由其输入的表达式组成的 _连接词_，其计算结果为 1。**连接词**将计算结果为 0 或 1 的子表达式与 AND 结合在一起，并且仅当两个子表达式的计算结果都为 1 时，其本身才为 1。首先表达每个输入计算结果为 1 的情况：

```bash
NOT(A)    # is 1 when A is 0
NOT(B)    # is 1 when B is 0
```

Then, create their conjunction (combine them with AND) to yield an expression for when this row of the truth table evaluates to 1:
然后，创建它们的合取（用 AND 将它们结合起来）以得出当真值表的这一行计算结果为 1 时的表达式：

```
NOT(A) AND NOT(B)    # is 1 when A and B are both 0
```

We do the same thing for the last row in the truth table, whose output is also 1:
我们对真值表的最后一行执行同样的事情，其输出也是 1：

|A|B|A == B|
|---|---|---|
|1|1|1|

```
A AND B   # is 1 when A and B are both 1
```

Finally, create a **disjunction** (an OR) of each conjunction corresponding to a row in the truth table that evaluates to 1:
最后，对真值表中计算结果为 1 的行对应的每个合取运算创建一个**析取**（或）：

```
(NOT(A) AND NOT(B)) OR (A AND B)  # is 1 when A and B are both 0 or both 1
```

At this point we have an expression for `A == B` that can be translated to a circuit. At this step, circuit designers employ techniques to simplify the expression to create a minimal equivalent expression (one that corresponds to the fewest operators and/or shortest path length of gates through the circuit). Designers must take great care when minimizing a circuit design to ensure the equivalence of the translated expression. There are formal methods for circuit minimization that are beyond the scope of our coverage, but we will employ a few heuristics as we develop circuits.
此时，我们有一个可以转换为电路的表达式`A == B`。在此步骤中，电路设计人员采用技术简化表达式以创建最小等效表达式（对应于电路中最少的运算符和/或最短门路径长度的表达式）。设计人员在最小化电路设计时必须非常小心，以确保转换后的表达式的等价性。有一些用于电路最小化的正式方法超出了我们的范围，但我们在开发电路时会采用一些启发式方法。

For our example, we directly translate the preceding expression to a circuit. We may be tempted to replace (NOT(A) AND NOT(B)) with (A NAND B), but note that these two expressions **are not** equivalent: they do not evaluate the same for all permutations of A and B. For example, when A is 1 and B is 0, (A == B) is 0 and (A NAND B) is 1.
在我们的例子中，我们直接将前面的表达式转换为电路。我们可能想用 (A NAND B) 替换 (NOT(A) AND NOT(B))，但请注意，这两个表达式 **并不** 等价：它们对 A 和 B 的所有排列的求值并不相同。例如，当 A 为 1 且 B 为 0 时，(A == B) 为 0 且 (A NAND B) 为 1。

To translate the expression to a circuit, start from the innermost expression and work outward (the innermost will be the first gates, whose outputs will be inputs to subsequent gates). The first set of gates correspond to any negation of input values (NOT gates of inputs A and B). Next, for each conjunction, create parts of the circuit feeding input values into an AND gate. The AND gate outputs are then fed into OR gate(s) representing the disjunction. The resulting circuit is shown in [Figure 1](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitequalcircuit).
要将表达式转换为电路，请从最内层的表达式开始并向外工作（最内层将是第一个门，其输出将是后续门的输入）。第一组门对应于输入值的任何否定（输入 A 和 B 的非门）。接下来，对于每个合取，创建电路的各个部分，将输入值输入到与门中。然后将与门输出输入到表示分离的或门中。结果电路如 [图 1](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitequalcircuit) 所示。

![a 1-bit equality circuit](https://diveintosystems.org/book/C5-Arch/_images/1biteq.png)

Figure 1. The 1-bit equality circuit (A == B) constructed from AND, OR, and NOT logic gates.
图 1. 由 AND、OR 和非逻辑门构成的 1 位相等电路（A == B）。

To verify the correctness of this circuit, simulate all possible permutations of input values A and B through the circuit and verify that the output of the circuit matches its corresponding row in the truth table for (A == B). For example, if A is 0 and B is 0, the two NOT gates negate their values before being fed through the top AND gate, so the input to this AND gate is (1, 1), resulting in an output of 1, which is the top input value to the OR gate. The values of A and B (0, 0) are fed directly though the bottom AND gate, resulting in output of 0 from the bottom AND gate, which is the lower input to the OR gate. The OR gate thus receives input values (1, 0) and outputs the value 1. So, when A and B are both 0, the circuit correctly outputs 1. [Figure 2](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitequalcircuitex) illustrates this example.

为了验证该电路的正确性，请模拟输入值 A 和 B 通过电路的所有可能排列，并验证电路的输出是否与真值表中 (A == B) 的对应行匹配。例如，如果 A 为 0 且 B 为 0，则两个非门在馈入顶部与门之前会对其值求反，因此此与门的输入为 (1, 1)，从而导致输出为 1，这是或门的顶部输入值。A 和 B 的值 (0, 0) 直接馈入底部与门，导致底部与门输出 0，这是或门的下部输入。因此，或门接收输入值 (1, 0) 并输出值 1。因此，当 A 和 B 都为 0 时，电路正确输出 1。[图 2](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitequalcircuitex) 说明了这一示例。

![example values through a 1-bit equality circuit](https://diveintosystems.org/book/C5-Arch/_images/1biteqex.png)

Figure 2. An example showing how the 1-bit equality circuit computes (A == B). Starting with input values 0 for A and 0 for B, the values propagate through the gates making up the circuit to compute the correct output value of 1 for A == B.
图 2. 示例显示 1 位相等电路如何计算 (A == B)。从 A 的输入值 0 和 B 的输入值 0 开始，这些值通过组成电路的门传播，以计算出 A == B 的正确输出值 1。

Viewing the implementation of a 1-bit equality circuit as a unit allows it to be abstracted from its implementation, and thus it can be more easily used as a building block for other circuits. We represent this abstraction of the 1-bit equality circuit (shown in [Figure 3](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitequal)) as a box with its two inputs labeled _A_ and _B_ and its single output labeled _A == B_. The internal gates that implement the 1-bit equality circuit are hidden in this abstracted view of the circuit.

将 1 位相等电路的实现视为一个单元，可以将其从实现中抽象出来，从而可以更轻松地将其用作其他电路的构建块。我们将 1 位相等电路的这个抽象（如图 3 所示）表示为一个框，其两个输入标记为 _A_ 和 _B_，单个输出标记为 _A == B_。实现 1 位相等电路的内部门隐藏在电路的这个抽象视图中。

![1-bit equality as a circuit](https://diveintosystems.org/book/C5-Arch/_images/1biteqcircuit.png)

Figure 3. The 1-bit equality circuit abstraction. This circuit can be used as a building block in other circuits.
图 3. 1 位相等电路抽象。该电路可用作其他电路的构建块。

Single-bit versions of NAND, NOR, and XOR circuits can be constructed similarly, using only AND, OR, and NOT gates, starting with their truth tables ([Table 2](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#TableTruthNANDNORXOR)) and applying the same steps as the 1-bit equality circuit.
单位版本的 NAND、NOR 和 XOR 电路可以类似地构建，仅使用 AND、OR 和 NOT 门，从它们的真值表 ([表 2](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#TableTruthNANDNORXOR)) 开始，并应用与 1 位相等电路相同的步骤。

Table 2. Truth table for the NAND, NOR, and XOR circuits.
表 2. NAND、NOR 和 XOR 电路的真值表。

| A   | B   | A NAND B | A NOR B | A XOR B |
| --- | --- | -------- | ------- | ------- |
| 0   | 0   | 1        | 1       | 0       |
| 0   | 1   | 1        | 0       | 1       |
| 1   | 0   | 1        | 0       | 1       |
| 1   | 1   | 0        | 0       | 0       |

Multibit versions of these circuits are constructed from multiple single-bit versions of the circuits in a similar way to how the [4-bit AND](https://diveintosystems.org/book/C5-Arch/gates.html#_basic_logic_gates) gate was constructed from four 1-bit AND gates.
这些电路的多位版本是由多个单位版本电路构成的，其构成方式类似于 [4 位 AND](https://diveintosystems.org/book/C5-Arch/gates.html#_basic_logic_gates) 门由四个 1 位 AND 门构成的。
#### [](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#_arithmetic_circuits)算术电路

Arithmetic circuits are constructed using exactly the same method as we used for constructing the logic circuits. For example, to construct a 1-bit adder circuit, start with the truth table for single-bit addition, which has two input values, A and B, and two output values, one for the SUM of A and B, and another output for overflow or CARRY OUT. [Table 3](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Table1bitadder) shows the resulting truth table for 1-bit add.
算术电路的构造方法与构造逻辑电路的方法完全相同。例如，要构造 1 位加法器电路，请从单比特加法的真值表开始，该表具有两个输入值 A 和 B，以及两个输出值，一个用于 A 与 B 的总和，另一个输出用于溢出或进位。[表 3](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Table1bitadder) 显示了 1 位加法的结果真值表。

Table 3. Truth table for a 1-bit adder circuit.
表 3. 1 位加法器电路的真值表。

|A|B|SUM|CARRY OUT|
|---|---|---|---|
|0|0|0|0|
|0|1|1|0|
|1|0|1|0|
|1|1|0|1|

In the next step, for each output, SUM and CARRY OUT, create logical expressions of when the output value is 1. These expressions are expressed as disjunctions of per-row conjunctions of input values:
在下一步中，对于每个输出 SUM 和 CARRY OUT，创建输出值为 1 时的逻辑表达式。这些表达式表示为输入值的每行连接的析取：

```
SUM: (NOT(A) AND B) OR (A AND NOT(B))     # 1 when exactly one of A or B is 1
CARRY OUT:  A AND B                       # 1 when both A and B are 1
```

The expression for CARRY OUT cannot be simplified. However, the expression for SUM is more complicated and can be simplified, leading to a simpler circuit design. The first thing to note is that the SUM output can also be expressed as (A XOR B). If we have an XOR gate or circuit, expressing SUM as (A XOR B) results in a simpler adder circuit design. If not, the expression using AND, OR, and NOT is used and implemented using AND, OR, and NOT gates.
CARRY OUT 的表达式无法简化。但是，SUM 的表达式更复杂，可以简化，从而简化电路设计。首先要注意的是，SUM 输出也可以表示为 (A XOR B)。如果我们有一个 XOR 门或电路，将 SUM 表示为 (A XOR B) 会导致加法器电路设计更简单。如果没有，则使用 AND、OR 和 NOT 的表达式，并使用 AND、OR 和 NOT 门来实现。

Let’s assume that we have an XOR gate that we can use for implementing the 1-bit adder circuit. The resulting circuit is shown in [Figure 4](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitaddr).
假设我们有一个 XOR 门，可用于实现 1 位加法器电路。结果电路如 [图 4](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitaddr) 所示。

![1-bit adder circuit](https://diveintosystems.org/book/C5-Arch/_images/1bitadder.png)

Figure 4. The 1-bit adder circuit has two inputs, A and B, and two outputs, SUM and CARRY OUT.
图 4. 1 位加法器电路有两个输入，A 和 B，以及两个输出，SUM 和 CARRY OUT。

The 1-bit adder circuit can be used as a building block for more complicated circuits. For example, we may want to create _N_-bit adder circuits for performing addition on values of different sizes (e.g. 1-byte, 2-byte, or 4-byte adder circuits). However, creating an _N_-bit adder circuit from _N_ 1-bit adder circuits requires more care than creating an _N_-bit logic circuits from _N_ 1-bit logic circuits.
1 位加法器电路可用作更复杂电路的构建块。例如，我们可能想要创建 _N_ 位加法器电路来对不同大小的值执行加法（例如 1 字节、2 字节或 4 字节加法器电路）。但是，从 _N_ 个 1 位加法器电路创建 _N_ 位加法器电路比从 _N_ 个 1 位逻辑电路创建 _N_ 位逻辑电路需要更加小心。

When performing a multibit addition (or subtraction), individual bits are summed in order from the least significant bit to the most significant bit. As this bitwise addition proceeds, if the sum of the _ith_ bits results in a carry out value of 1, then an additional 1 is added with the two _(i+1)st_ bits. In other words, the carry out of the _ith_ bit adder circuit is an input value to the _(i+1)st_ bit adder circuit.
执行多位加法（或减法）时，各个位按从最低有效位到最高有效位的顺序相加。在进行此按位加法时，如果第 i 位之和的进位值为 1，则将两个第 (i+1) 位加上一个额外的 1。换句话说，第 i 位加法器电路的进位是第 (i+1) 位加法器电路的输入值。

Thus, to implement a multibit adder circuit, we need a new 1-bit adder circuit that has three inputs: A, B, and CARRY IN. To do this, follow the steps above for creating a 1-bit adder circuit, with three inputs (A, B, CARRY IN) and two outputs (SUM and CARRY OUT), starting with the truth table for all possible permutations of its three inputs. We leave the design of this circuit as an exercise for the reader, but we show its abstraction as a 1-bit adder circuit in [Figure 5](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitaddwcin).
因此，要实现多位加法器电路，我们需要一个新的 1 位加法器电路，该电路具有三个输入：A、B 和 CARRY IN。为此，请按照上述步骤创建一个 1 位加法器电路，该电路具有三个输入（A、B、CARRY IN）和两个输出（SUM 和 CARRY OUT），从其三个输入的所有可能排列的真值表开始。我们将这个电路的设计留给读者作为练习，但我们在 [图 5](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Fig1bitaddwcin) 中展示了它作为 1 位加法器电路的抽象。
![1-bit adder circuit with carry in](https://diveintosystems.org/book/C5-Arch/_images/1bitaddcin.png)

Figure 5. The 1-bit adder circuit with three inputs (A, B, and CARRY IN) and two outputs (SUM and CARRY OUT).
图 5. 具有三个输入（A、B 和 CARRY IN）和两个输出（SUM 和 CARRY OUT）的 1 位加法器电路。

Using this version of a 1-bit adder circuit as a building block, we can construct an _N_-bit adder circuit by feeding corresponding operand bits through individual 1-bit adder circuits, feeding the CARRY OUT value from the _ith_ 1-bit adder circuit into the CARRY IN value of the _(i+1)st_ 1-bit adder circuit. The 1-bit adder circuit for the 0th bits receives a value of 0 for its CARRY IN from another part of the CPU circuitry that decodes the ADD instruction.

用此版本的 1 位加法器电路作为构建块，我们可以通过将相应的操作数位馈送到单独的 1 位加法器电路来构建 _N_ 位加法器电路，将第 _i_ 个 1 位加法器电路的 CARRY OUT 值馈送到第 _(i+1) 个 1 位加法器电路的 CARRY IN 值中。第 0 位的 1 位加法器电路从解码 ADD 指令的 CPU 电路的另一部分接收其 CARRY IN 的值 0。

This type of _N_-bit adder circuit, built from _N_ 1-bit adder circuits, is called a **ripple carry adder**, shown in [Figure 6](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Figrippleaddr). The SUM result _ripples_ or propagates through the circuit from the low-order to the high-order bits. Only after bit 0 of the SUM and CARRY OUT values are computed will the bit 1 of the SUM and CARRY OUT be correctly computed. This is because the 1st bit’s CARRY IN gets its value from the 0th bit’s CARRY OUT, and so on for subsequent higher-order bits of the result.

这种由 N 个 1 位加法器电路构成的 N 位加法器电路称为**行波进位加法器**，如[图 6](https://diveintosystems.org/book/C5-Arch/arithlogiccircs.html#Figrippleaddr) 所示。SUM 结果在电路中从低位到高位进行波纹传播。只有在计算 SUM 和 CARRY OUT 值的第 0 位之后，SUM 和 CARRY OUT 的第 1 位才能正确计算。这是因为第 1 位的 CARRY IN 从第 0 位的 CARRY OUT 获取其值，结果的后续高位亦然。

![The Ripple adder circuit.  The CARRY OUT output from ith bit’s ith-bit’s adder is the CARRY IN input to the i+1st bit’s adder.](https://diveintosystems.org/book/C5-Arch/_images/rippleadder.png)

Figure 6. A 4-bit ripple adder circuit created from four 1-bit adder circuits.
图 6. 由四个 1 位加法器电路创建的 4 位波纹加法器电路。

Circuits for other arithmetic and logic functions are constructed in similar ways by combining circuits and logic gates. For example, a subtraction circuit that computes (A - B) can be built from adder and negation circuits that compute subtraction as (A + (-B)).

其他算术和逻辑功能的电路也是通过组合电路和逻辑门以类似的方式构建的。例如，计算 (A - B) 的减法电路可以由计算减法 (A + (-B)) 的加法器和求反电路构建而成。
