0.6
2016.4
Jan 23 2017
19:37:30
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/AESL_axi_s_inStream.v,1617806675,systemVerilog,,,,AESL_axi_s_inStream,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/AESL_axi_s_outStream.v,1617806676,systemVerilog,,,,AESL_axi_s_outStream,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/AESL_axi_slave_CTRL.v,1617806676,systemVerilog,,,,AESL_axi_slave_CTRL,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/AESL_fifo.v,1617806676,systemVerilog,,,,fifo,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/cnn_conv_d6x6_k3x3.autotb.v,1617806676,systemVerilog,,,,apatb_cnn_conv_d6x6_k3x3_top,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/cnn_conv_d6x6_k3x3.v,1617806616,systemVerilog,,,,cnn_conv_d6x6_k3x3,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/cnn_conv_d6x6_k3x3_CTRL_s_axi.v,1617806618,systemVerilog,,,,cnn_conv_d6x6_k3x3_CTRL_s_axi,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/cnn_conv_d6x6_k3xbkb.v,1617806618,systemVerilog,,,,cnn_conv_d6x6_k3xbkb;cnn_conv_d6x6_k3xbkb_MulnS_0,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/cnn_conv_d6x6_k3xcud.v,1617806618,systemVerilog,,,,cnn_conv_d6x6_k3xcud;cnn_conv_d6x6_k3xcud_ram,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
D:/School/Project/new_repo/HLS/cnn_conv_d6x6_k3x3/solution1/sim/verilog/fixed_point_mul.v,1617806615,systemVerilog,,,,fixed_point_mul,C:/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
