-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rendering_zculling_Pipeline_ZCULLING is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    size : IN STD_LOGIC_VECTOR (15 downto 0);
    fragments_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    fragments_y_ce0 : OUT STD_LOGIC;
    fragments_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    fragments_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    fragments_x_ce0 : OUT STD_LOGIC;
    fragments_x_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    fragments_z_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    fragments_z_ce0 : OUT STD_LOGIC;
    fragments_z_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    pixels_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pixels_x_ce0 : OUT STD_LOGIC;
    pixels_x_we0 : OUT STD_LOGIC;
    pixels_x_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pixels_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pixels_y_ce0 : OUT STD_LOGIC;
    pixels_y_we0 : OUT STD_LOGIC;
    pixels_y_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fragments_color_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    fragments_color_ce0 : OUT STD_LOGIC;
    fragments_color_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    pixels_color_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    pixels_color_ce0 : OUT STD_LOGIC;
    pixels_color_we0 : OUT STD_LOGIC;
    pixels_color_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    agg_result_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    agg_result_0_out_ap_vld : OUT STD_LOGIC;
    z_buffer_V_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    z_buffer_V_ce0 : OUT STD_LOGIC;
    z_buffer_V_we0 : OUT STD_LOGIC;
    z_buffer_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    z_buffer_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of rendering_zculling_Pipeline_ZCULLING is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal icmp_ln1027_reg_288 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal icmp_ln1027_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln1027_fu_208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1027_reg_292 : STD_LOGIC_VECTOR (63 downto 0);
    signal fragments_y_load_reg_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal fragments_x_load_reg_317 : STD_LOGIC_VECTOR (7 downto 0);
    signal z_buffer_V_addr_reg_322 : STD_LOGIC_VECTOR (15 downto 0);
    signal fragments_z_load_reg_327 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_2_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_2_reg_333 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln541_fu_241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_reg_337 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln1027_1_fu_228_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal n_V_fu_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln840_fu_202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_n_V_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixel_cntr_V_1_fu_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixel_cntr_V_fu_247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixel_cntr_V_2_fu_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal tmp_1_fu_220_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component rendering_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component rendering_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    n_V_fu_48_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln1027_fu_196_p2 = ap_const_lv1_0))) then 
                    n_V_fu_48 <= add_ln840_fu_202_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    n_V_fu_48 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    pixel_cntr_V_1_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pixel_cntr_V_1_fu_52 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_2_fu_233_p2 = ap_const_lv1_1))) then 
                    pixel_cntr_V_1_fu_52 <= pixel_cntr_V_fu_247_p2;
                end if;
            end if; 
        end if;
    end process;

    pixel_cntr_V_2_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pixel_cntr_V_2_fu_56 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1027_2_fu_233_p2 = ap_const_lv1_1))) then 
                    pixel_cntr_V_2_fu_56 <= pixel_cntr_V_fu_247_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_reg_288 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                fragments_x_load_reg_317 <= fragments_x_q0;
                fragments_y_load_reg_312 <= fragments_y_q0;
                fragments_z_load_reg_327 <= fragments_z_q0;
                z_buffer_V_addr_reg_322 <= zext_ln1027_1_fu_228_p1(16 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1027_2_reg_333 <= icmp_ln1027_2_fu_233_p2;
                icmp_ln1027_reg_288 <= icmp_ln1027_fu_196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_fu_196_p2 = ap_const_lv1_0))) then
                    zext_ln1027_reg_292(15 downto 0) <= zext_ln1027_fu_208_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_2_fu_233_p2 = ap_const_lv1_1))) then
                    zext_ln541_reg_337(15 downto 0) <= zext_ln541_fu_241_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln1027_reg_292(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln541_reg_337(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln840_fu_202_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_n_V_1) + unsigned(ap_const_lv16_1));
    agg_result_0_out <= pixel_cntr_V_2_fu_56;

    agg_result_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln1027_reg_288, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln1027_reg_288 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            agg_result_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_result_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, icmp_ln1027_reg_288)
    begin
        if (((icmp_ln1027_reg_288 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_n_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, n_V_fu_48, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_n_V_1 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_n_V_1 <= n_V_fu_48;
        end if; 
    end process;

    fragments_color_address0 <= zext_ln1027_reg_292(9 - 1 downto 0);

    fragments_color_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fragments_color_ce0 <= ap_const_logic_1;
        else 
            fragments_color_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fragments_x_address0 <= zext_ln1027_fu_208_p1(9 - 1 downto 0);

    fragments_x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fragments_x_ce0 <= ap_const_logic_1;
        else 
            fragments_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fragments_y_address0 <= zext_ln1027_fu_208_p1(9 - 1 downto 0);

    fragments_y_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fragments_y_ce0 <= ap_const_logic_1;
        else 
            fragments_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fragments_z_address0 <= zext_ln1027_fu_208_p1(9 - 1 downto 0);

    fragments_z_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fragments_z_ce0 <= ap_const_logic_1;
        else 
            fragments_z_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1027_2_fu_233_p2 <= "1" when (unsigned(fragments_z_load_reg_327) < unsigned(z_buffer_V_q0)) else "0";
    icmp_ln1027_fu_196_p2 <= "1" when (ap_sig_allocacmp_n_V_1 = size) else "0";
    pixel_cntr_V_fu_247_p2 <= std_logic_vector(unsigned(pixel_cntr_V_1_fu_52) + unsigned(ap_const_lv16_1));
    pixels_color_address0 <= zext_ln541_reg_337(9 - 1 downto 0);

    pixels_color_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pixels_color_ce0 <= ap_const_logic_1;
        else 
            pixels_color_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pixels_color_d0 <= fragments_color_q0;

    pixels_color_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln1027_2_reg_333)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1027_2_reg_333 = ap_const_lv1_1))) then 
            pixels_color_we0 <= ap_const_logic_1;
        else 
            pixels_color_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pixels_x_address0 <= zext_ln541_fu_241_p1(9 - 1 downto 0);

    pixels_x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pixels_x_ce0 <= ap_const_logic_1;
        else 
            pixels_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pixels_x_d0 <= fragments_x_load_reg_317;

    pixels_x_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln1027_2_fu_233_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_2_fu_233_p2 = ap_const_lv1_1))) then 
            pixels_x_we0 <= ap_const_logic_1;
        else 
            pixels_x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pixels_y_address0 <= zext_ln541_fu_241_p1(9 - 1 downto 0);

    pixels_y_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pixels_y_ce0 <= ap_const_logic_1;
        else 
            pixels_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pixels_y_d0 <= fragments_y_load_reg_312;

    pixels_y_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln1027_2_fu_233_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_2_fu_233_p2 = ap_const_lv1_1))) then 
            pixels_y_we0 <= ap_const_logic_1;
        else 
            pixels_y_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_220_p3 <= (fragments_y_q0 & fragments_x_q0);

    z_buffer_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, z_buffer_V_addr_reg_322, ap_block_pp0_stage0, zext_ln1027_1_fu_228_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            z_buffer_V_address0 <= z_buffer_V_addr_reg_322;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            z_buffer_V_address0 <= zext_ln1027_1_fu_228_p1(16 - 1 downto 0);
        else 
            z_buffer_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    z_buffer_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            z_buffer_V_ce0 <= ap_const_logic_1;
        else 
            z_buffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    z_buffer_V_d0 <= fragments_z_load_reg_327;

    z_buffer_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln1027_2_fu_233_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1027_2_fu_233_p2 = ap_const_lv1_1))) then 
            z_buffer_V_we0 <= ap_const_logic_1;
        else 
            z_buffer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1027_1_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_220_p3),64));
    zext_ln1027_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_n_V_1),64));
    zext_ln541_fu_241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pixel_cntr_V_1_fu_52),64));
end behav;
