Classic Timing Analyzer report for PC
Sat Jan 06 01:31:13 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.803 ns                         ; lod_pc   ; count[5] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.051 ns                         ; count[0] ; pc[0]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.237 ns                        ; busin[3] ; count[3] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 250.31 MHz ( period = 3.995 ns ) ; count[6] ; count[5] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 250.31 MHz ( period = 3.995 ns )               ; count[6] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 3.731 ns                ;
; N/A   ; 256.21 MHz ( period = 3.903 ns )               ; count[0] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 3.639 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; count[0] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 3.573 ns                ;
; N/A   ; 263.71 MHz ( period = 3.792 ns )               ; count[0] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 3.528 ns                ;
; N/A   ; 264.55 MHz ( period = 3.780 ns )               ; count[6] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 3.516 ns                ;
; N/A   ; 266.81 MHz ( period = 3.748 ns )               ; count[0] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A   ; 268.10 MHz ( period = 3.730 ns )               ; count[2] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 3.466 ns                ;
; N/A   ; 270.05 MHz ( period = 3.703 ns )               ; count[0] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; 270.12 MHz ( period = 3.702 ns )               ; count[6] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 3.438 ns                ;
; N/A   ; 270.34 MHz ( period = 3.699 ns )               ; count[0] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 3.435 ns                ;
; N/A   ; 270.42 MHz ( period = 3.698 ns )               ; count[0] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 3.434 ns                ;
; N/A   ; 271.37 MHz ( period = 3.685 ns )               ; count[2] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 272.18 MHz ( period = 3.674 ns )               ; count[7] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 3.410 ns                ;
; N/A   ; 272.63 MHz ( period = 3.668 ns )               ; count[1] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 273.30 MHz ( period = 3.659 ns )               ; count[1] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 273.37 MHz ( period = 3.658 ns )               ; count[3] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 3.394 ns                ;
; N/A   ; 274.05 MHz ( period = 3.649 ns )               ; count[3] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 276.78 MHz ( period = 3.613 ns )               ; count[4] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; 277.47 MHz ( period = 3.604 ns )               ; count[4] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 3.340 ns                ;
; N/A   ; 278.09 MHz ( period = 3.596 ns )               ; count[2] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; 278.40 MHz ( period = 3.592 ns )               ; count[2] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; 278.47 MHz ( period = 3.591 ns )               ; count[2] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 3.327 ns                ;
; N/A   ; 279.25 MHz ( period = 3.581 ns )               ; count[1] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 280.03 MHz ( period = 3.571 ns )               ; count[3] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 3.307 ns                ;
; N/A   ; 283.61 MHz ( period = 3.526 ns )               ; count[4] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 3.262 ns                ;
; N/A   ; 284.58 MHz ( period = 3.514 ns )               ; count[1] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 3.250 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; count[3] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 3.182 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; count[3] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 3.177 ns                ;
; N/A   ; 291.97 MHz ( period = 3.425 ns )               ; count[1] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 293.17 MHz ( period = 3.411 ns )               ; count[2] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 3.147 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; count[6] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 3.122 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns )               ; count[6] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns )               ; count[6] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A   ; 295.86 MHz ( period = 3.380 ns )               ; count[1] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 296.30 MHz ( period = 3.375 ns )               ; count[1] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 299.40 MHz ( period = 3.340 ns )               ; count[0] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 3.076 ns                ;
; N/A   ; 301.20 MHz ( period = 3.320 ns )               ; count[6] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 3.056 ns                ;
; N/A   ; 301.48 MHz ( period = 3.317 ns )               ; count[6] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; 306.28 MHz ( period = 3.265 ns )               ; count[1] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; count[3] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 2.991 ns                ;
; N/A   ; 307.31 MHz ( period = 3.254 ns )               ; count[7] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 2.990 ns                ;
; N/A   ; 307.31 MHz ( period = 3.254 ns )               ; count[3] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 2.990 ns                ;
; N/A   ; 307.31 MHz ( period = 3.254 ns )               ; count[3] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 2.990 ns                ;
; N/A   ; 307.98 MHz ( period = 3.247 ns )               ; count[2] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; count[4] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns )               ; count[4] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 2.945 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns )               ; count[4] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 2.945 ns                ;
; N/A   ; 321.75 MHz ( period = 3.108 ns )               ; count[5] ; count[5] ; clk        ; clk      ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; 321.96 MHz ( period = 3.106 ns )               ; count[5] ; count[4] ; clk        ; clk      ; None                        ; None                      ; 2.842 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns )               ; count[2] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 2.831 ns                ;
; N/A   ; 326.05 MHz ( period = 3.067 ns )               ; count[4] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 2.803 ns                ;
; N/A   ; 326.58 MHz ( period = 3.062 ns )               ; count[4] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 329.38 MHz ( period = 3.036 ns )               ; count[5] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 2.772 ns                ;
; N/A   ; 329.92 MHz ( period = 3.031 ns )               ; count[5] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 2.767 ns                ;
; N/A   ; 330.25 MHz ( period = 3.028 ns )               ; count[5] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 2.764 ns                ;
; N/A   ; 333.44 MHz ( period = 2.999 ns )               ; count[7] ; count[7] ; clk        ; clk      ; None                        ; None                      ; 2.735 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; count[7] ; count[6] ; clk        ; clk      ; None                        ; None                      ; 2.732 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 2.448 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 2.447 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[5] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 2.447 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7] ; count[1] ; clk        ; clk      ; None                        ; None                      ; 2.139 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7] ; count[0] ; clk        ; clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7] ; count[3] ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; count[7] ; count[2] ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+----------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To       ; To Clock ;
+-------+--------------+------------+----------+----------+----------+
; N/A   ; None         ; 6.803 ns   ; lod_pc   ; count[5] ; clk      ;
; N/A   ; None         ; 6.383 ns   ; lod_pc   ; count[4] ; clk      ;
; N/A   ; None         ; 6.176 ns   ; busin[5] ; count[5] ; clk      ;
; N/A   ; None         ; 6.128 ns   ; lod_pc   ; count[7] ; clk      ;
; N/A   ; None         ; 6.125 ns   ; lod_pc   ; count[6] ; clk      ;
; N/A   ; None         ; 5.730 ns   ; in_pc    ; count[4] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; in_pc    ; count[1] ; clk      ;
; N/A   ; None         ; 5.503 ns   ; in_pc    ; count[5] ; clk      ;
; N/A   ; None         ; 5.454 ns   ; in_pc    ; count[0] ; clk      ;
; N/A   ; None         ; 5.423 ns   ; in_pc    ; count[2] ; clk      ;
; N/A   ; None         ; 5.420 ns   ; in_pc    ; count[3] ; clk      ;
; N/A   ; None         ; 5.332 ns   ; busin[1] ; count[1] ; clk      ;
; N/A   ; None         ; 5.253 ns   ; lod_pc   ; count[3] ; clk      ;
; N/A   ; None         ; 5.251 ns   ; lod_pc   ; count[0] ; clk      ;
; N/A   ; None         ; 5.251 ns   ; lod_pc   ; count[2] ; clk      ;
; N/A   ; None         ; 5.184 ns   ; lod_pc   ; count[1] ; clk      ;
; N/A   ; None         ; 5.170 ns   ; busin[0] ; count[0] ; clk      ;
; N/A   ; None         ; 4.863 ns   ; in_pc    ; count[7] ; clk      ;
; N/A   ; None         ; 4.861 ns   ; in_pc    ; count[6] ; clk      ;
; N/A   ; None         ; 4.791 ns   ; busin[2] ; count[2] ; clk      ;
; N/A   ; None         ; 4.528 ns   ; busin[7] ; count[7] ; clk      ;
; N/A   ; None         ; 4.515 ns   ; busin[6] ; count[6] ; clk      ;
; N/A   ; None         ; 0.912 ns   ; busin[4] ; count[4] ; clk      ;
; N/A   ; None         ; 0.503 ns   ; busin[3] ; count[3] ; clk      ;
+-------+--------------+------------+----------+----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+----------+-------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To    ; From Clock ;
+-------+--------------+------------+----------+-------+------------+
; N/A   ; None         ; 8.051 ns   ; count[0] ; pc[0] ; clk        ;
; N/A   ; None         ; 8.048 ns   ; count[3] ; pc[3] ; clk        ;
; N/A   ; None         ; 7.964 ns   ; count[4] ; pc[4] ; clk        ;
; N/A   ; None         ; 7.707 ns   ; count[1] ; pc[1] ; clk        ;
; N/A   ; None         ; 7.658 ns   ; count[5] ; pc[5] ; clk        ;
; N/A   ; None         ; 7.614 ns   ; count[6] ; pc[6] ; clk        ;
; N/A   ; None         ; 7.381 ns   ; count[2] ; pc[2] ; clk        ;
; N/A   ; None         ; 6.967 ns   ; count[7] ; pc[7] ; clk        ;
+-------+--------------+------------+----------+-------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+----------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To       ; To Clock ;
+---------------+-------------+-----------+----------+----------+----------+
; N/A           ; None        ; -0.237 ns ; busin[3] ; count[3] ; clk      ;
; N/A           ; None        ; -0.646 ns ; busin[4] ; count[4] ; clk      ;
; N/A           ; None        ; -4.249 ns ; busin[6] ; count[6] ; clk      ;
; N/A           ; None        ; -4.262 ns ; busin[7] ; count[7] ; clk      ;
; N/A           ; None        ; -4.525 ns ; busin[2] ; count[2] ; clk      ;
; N/A           ; None        ; -4.595 ns ; in_pc    ; count[6] ; clk      ;
; N/A           ; None        ; -4.597 ns ; in_pc    ; count[7] ; clk      ;
; N/A           ; None        ; -4.904 ns ; busin[0] ; count[0] ; clk      ;
; N/A           ; None        ; -4.918 ns ; lod_pc   ; count[1] ; clk      ;
; N/A           ; None        ; -4.926 ns ; lod_pc   ; count[5] ; clk      ;
; N/A           ; None        ; -4.927 ns ; lod_pc   ; count[4] ; clk      ;
; N/A           ; None        ; -4.985 ns ; lod_pc   ; count[0] ; clk      ;
; N/A           ; None        ; -4.985 ns ; lod_pc   ; count[2] ; clk      ;
; N/A           ; None        ; -4.987 ns ; lod_pc   ; count[3] ; clk      ;
; N/A           ; None        ; -5.066 ns ; busin[1] ; count[1] ; clk      ;
; N/A           ; None        ; -5.154 ns ; in_pc    ; count[3] ; clk      ;
; N/A           ; None        ; -5.157 ns ; in_pc    ; count[2] ; clk      ;
; N/A           ; None        ; -5.188 ns ; in_pc    ; count[0] ; clk      ;
; N/A           ; None        ; -5.237 ns ; in_pc    ; count[5] ; clk      ;
; N/A           ; None        ; -5.395 ns ; in_pc    ; count[1] ; clk      ;
; N/A           ; None        ; -5.464 ns ; in_pc    ; count[4] ; clk      ;
; N/A           ; None        ; -5.859 ns ; lod_pc   ; count[6] ; clk      ;
; N/A           ; None        ; -5.862 ns ; lod_pc   ; count[7] ; clk      ;
; N/A           ; None        ; -5.910 ns ; busin[5] ; count[5] ; clk      ;
+---------------+-------------+-----------+----------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 06 01:31:13 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 250.31 MHz between source register "count[6]" and destination register "count[5]" (period= 3.995 ns)
    Info: + Longest register to register delay is 3.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 5; REG Node = 'count[6]'
        Info: 2: + IC(0.751 ns) + CELL(0.544 ns) = 1.295 ns; Loc. = LCCOMB_X2_Y7_N16; Fanout = 1; COMB Node = 'count[4]~32'
        Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 2.047 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 4; COMB Node = 'count[4]~33'
        Info: 4: + IC(0.383 ns) + CELL(0.623 ns) = 3.053 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 1; COMB Node = 'count[5]~36'
        Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 3.623 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 1; COMB Node = 'count[5]~37'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.731 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count[5]'
        Info: Total cell delay = 1.851 ns ( 49.61 % )
        Info: Total interconnect delay = 1.880 ns ( 50.39 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count[5]'
            Info: Total cell delay = 1.806 ns ( 63.50 % )
            Info: Total interconnect delay = 1.038 ns ( 36.50 % )
        Info: - Longest clock path from clock "clk" to source register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 5; REG Node = 'count[6]'
            Info: Total cell delay = 1.806 ns ( 63.50 % )
            Info: Total interconnect delay = 1.038 ns ( 36.50 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "count[5]" (data pin = "lod_pc", clock pin = "clk") is 6.803 ns
    Info: + Longest pin to register delay is 9.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_48; Fanout = 7; PIN Node = 'lod_pc'
        Info: 2: + IC(6.394 ns) + CELL(0.624 ns) = 8.003 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 4; COMB Node = 'count[4]~33'
        Info: 3: + IC(0.383 ns) + CELL(0.623 ns) = 9.009 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 1; COMB Node = 'count[5]~36'
        Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 9.579 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 1; COMB Node = 'count[5]~37'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.687 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count[5]'
        Info: Total cell delay = 2.546 ns ( 26.28 % )
        Info: Total interconnect delay = 7.141 ns ( 73.72 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count[5]'
        Info: Total cell delay = 1.806 ns ( 63.50 % )
        Info: Total interconnect delay = 1.038 ns ( 36.50 % )
Info: tco from clock "clk" to destination pin "pc[0]" through register "count[0]" is 8.051 ns
    Info: + Longest clock path from clock "clk" to source register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.806 ns ( 63.50 % )
        Info: Total interconnect delay = 1.038 ns ( 36.50 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.903 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 4; REG Node = 'count[0]'
        Info: 2: + IC(1.797 ns) + CELL(3.106 ns) = 4.903 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'pc[0]'
        Info: Total cell delay = 3.106 ns ( 63.35 % )
        Info: Total interconnect delay = 1.797 ns ( 36.65 % )
Info: th for register "count[3]" (data pin = "busin[3]", clock pin = "clk") is -0.237 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X1_Y7_N5; Fanout = 5; REG Node = 'count[3]'
        Info: Total cell delay = 1.806 ns ( 63.50 % )
        Info: Total interconnect delay = 1.038 ns ( 36.50 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.387 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'busin[3]'
        Info: 2: + IC(0.938 ns) + CELL(0.651 ns) = 2.719 ns; Loc. = LCCOMB_X1_Y7_N26; Fanout = 1; COMB Node = 'count[3]~30'
        Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.279 ns; Loc. = LCCOMB_X1_Y7_N4; Fanout = 1; COMB Node = 'count[3]~31'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.387 ns; Loc. = LCFF_X1_Y7_N5; Fanout = 5; REG Node = 'count[3]'
        Info: Total cell delay = 2.095 ns ( 61.85 % )
        Info: Total interconnect delay = 1.292 ns ( 38.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Sat Jan 06 01:31:14 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


