{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683376750407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376750412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:39:10 2023 " "Processing started: Sat May 06 20:39:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376750412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376750412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj7620_beep_seg -c prj7620_beep_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj7620_beep_seg -c prj7620_beep_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376750412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683376750772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683376750773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/prj7620/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/prj7620/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376758419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/prj7620/rtl/prj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/prj7620/rtl/prj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_cfg " "Found entity 1: prj7620_cfg" {  } { { "../rtl/prj7620_cfg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376758421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/prj7620/rtl/prj7620_beep_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/prj7620/rtl/prj7620_beep_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_beep_seg " "Found entity 1: prj7620_beep_seg" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376758423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/prj7620/rtl/paj7620_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/prj7620/rtl/paj7620_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_top " "Found entity 1: paj7620_top" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376758425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "machine_driver.v(167) " "Verilog HDL information at machine_driver.v(167): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/machine_driver.v" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683376758426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/prj7620/rtl/machine_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/prj7620/rtl/machine_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine_drive " "Found entity 1: machine_drive" {  } { { "../rtl/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/machine_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376758427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(30) " "Verilog HDL Declaration information at i2c_ctrl.v(30): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683376758429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(32) " "Verilog HDL Declaration information at i2c_ctrl.v(32): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683376758429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/prj7620/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/prj7620/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376758429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/prj7620/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/prj7620/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376758431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758431 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag_hand prj7620_beep_seg.v(33) " "Verilog HDL Implicit Net warning at prj7620_beep_seg.v(33): created implicit net for \"flag_hand\"" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758431 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_value prj7620_beep_seg.v(109) " "Verilog HDL Implicit Net warning at prj7620_beep_seg.v(109): created implicit net for \"led_value\"" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758431 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(25) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(25): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683376758433 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(27) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(27): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683376758433 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(38) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(38): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683376758433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prj7620_beep_seg " "Elaborating entity \"prj7620_beep_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683376758486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_hand prj7620_beep_seg.v(33) " "Verilog HDL or VHDL warning at prj7620_beep_seg.v(33): object \"flag_hand\" assigned a value but never read" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683376758486 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 prj7620_beep_seg.v(28) " "Verilog HDL assignment warning at prj7620_beep_seg.v(28): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758486 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 prj7620_beep_seg.v(32) " "Verilog HDL assignment warning at prj7620_beep_seg.v(32): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758486 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 prj7620_beep_seg.v(33) " "Verilog HDL assignment warning at prj7620_beep_seg.v(33): truncated value with size 4 to match size of target (1)" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758486 "|prj7620_beep_seg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "prj7620_beep_seg.v(40) " "Verilog HDL Case Statement information at prj7620_beep_seg.v(40): all case item expressions in this case statement are onehot" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683376758486 "|prj7620_beep_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep_inst " "Elaborating entity \"beep\" for hierarchy \"beep:beep_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "beep_inst" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paj7620_top paj7620_top:paj7620_top_inst " "Elaborating entity \"paj7620_top\" for hierarchy \"paj7620_top:paj7620_top_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "paj7620_top_inst" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758503 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led paj7620_top.v(140) " "Verilog HDL Always Construct warning at paj7620_top.v(140): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683376758505 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] paj7620_top.v(140) " "Inferred latch for \"led\[0\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758509 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] paj7620_top.v(140) " "Inferred latch for \"led\[1\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758509 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] paj7620_top.v(140) " "Inferred latch for \"led\[2\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758509 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] paj7620_top.v(140) " "Inferred latch for \"led\[3\]\" at paj7620_top.v(140)" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758509 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/paj7620_top.v" "i2c_ctrl_inst" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758523 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_ctrl.v(80) " "Verilog HDL Case Statement warning at i2c_ctrl.v(80): incomplete case statement has no default case item" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683376758525 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683376758525 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "device_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"device_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683376758525 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"wr_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683376758525 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "po_data i2c_ctrl.v(542) " "Verilog HDL Always Construct warning at i2c_ctrl.v(542): inferring latch(es) for variable \"po_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683376758529 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(550) " "Verilog HDL Case Statement information at i2c_ctrl.v(550): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683376758529 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[0\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[0\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[1\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[1\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[2\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[2\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[3\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[3\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[4\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[4\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[5\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[5\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[6\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[6\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[7\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[7\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758532 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758533 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758533 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758533 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758533 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758533 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758533 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758534 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj7620_cfg paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst " "Elaborating entity \"prj7620_cfg\" for hierarchy \"paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst\"" {  } { { "../rtl/paj7620_top.v" "prj7620_cfg_inst" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/paj7620_top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "seg_dynamic_inst" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_dynamic.v(118) " "Verilog HDL assignment warning at seg_dynamic.v(118): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758563 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_dynamic.v(119) " "Verilog HDL assignment warning at seg_dynamic.v(119): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758563 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_dynamic.v(121) " "Verilog HDL assignment warning at seg_dynamic.v(121): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758563 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_dynamic.v(122) " "Verilog HDL assignment warning at seg_dynamic.v(122): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758563 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_dynamic.v(124) " "Verilog HDL assignment warning at seg_dynamic.v(124): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758563 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_dynamic.v(125) " "Verilog HDL assignment warning at seg_dynamic.v(125): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758564 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 seg_dynamic.v(195) " "Verilog HDL assignment warning at seg_dynamic.v(195): truncated value with size 32 to match size of target (21)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758564 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state seg_dynamic.v(215) " "Verilog HDL Always Construct warning at seg_dynamic.v(215): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 215 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683376758565 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_out seg_dynamic.v(259) " "Verilog HDL Always Construct warning at seg_dynamic.v(259): variable \"price_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683376758565 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need seg_dynamic.v(267) " "Verilog HDL Always Construct warning at seg_dynamic.v(267): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683376758565 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need seg_dynamic.v(275) " "Verilog HDL Always Construct warning at seg_dynamic.v(275): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683376758565 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put seg_dynamic.v(283) " "Verilog HDL Always Construct warning at seg_dynamic.v(283): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683376758565 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put seg_dynamic.v(291) " "Verilog HDL Always Construct warning at seg_dynamic.v(291): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683376758565 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state5 seg_dynamic.v(215) " "Inferred latch for \"next_state.state5\" at seg_dynamic.v(215)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758566 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state4 seg_dynamic.v(215) " "Inferred latch for \"next_state.state4\" at seg_dynamic.v(215)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758566 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state3 seg_dynamic.v(215) " "Inferred latch for \"next_state.state3\" at seg_dynamic.v(215)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758566 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 seg_dynamic.v(215) " "Inferred latch for \"next_state.state2\" at seg_dynamic.v(215)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758566 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 seg_dynamic.v(215) " "Inferred latch for \"next_state.state1\" at seg_dynamic.v(215)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758566 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 seg_dynamic.v(215) " "Inferred latch for \"next_state.state0\" at seg_dynamic.v(215)" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 215 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376758566 "|prj7620_beep_seg|seg_dynamic:seg_dynamic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_drive machine_drive:inst_machine_drive " "Elaborating entity \"machine_drive\" for hierarchy \"machine_drive:inst_machine_drive\"" {  } { { "../rtl/prj7620_beep_seg.v" "inst_machine_drive" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/prj7620_beep_seg.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376758573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 machine_driver.v(80) " "Verilog HDL assignment warning at machine_driver.v(80): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/machine_driver.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683376758574 "|prj7620_beep_seg|machine_drive:inst_machine_drive"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_8bp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_8bp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_8bp " "Found entity 1: sld_ela_trigger_8bp" {  } { { "db/sld_ela_trigger_8bp.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/sld_ela_trigger_8bp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376759510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376759510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48 " "Found entity 1: sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48" {  } { { "db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/sld_reserved_prj7620_beep_seg_auto_signaltap_0_1_1c48.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376759585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376759585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e824 " "Found entity 1: altsyncram_e824" {  } { { "db/altsyncram_e824.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/altsyncram_e824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tei " "Found entity 1: cntr_tei" {  } { { "db/cntr_tei.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/cntr_tei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376760762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376760762 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376761119 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683376761200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.06.20:39:24 Progress: Loading sld07a16557/alt_sld_fab_wrapper_hw.tcl " "2023.05.06.20:39:24 Progress: Loading sld07a16557/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376764414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376767789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376767890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376774429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376774500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376774573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376774668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376774672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376774673 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683376775336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07a16557/alt_sld_fab.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/ip/sld07a16557/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376775505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376775505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376775568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376775568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376775578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376775578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376775627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376775627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376775695 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376775695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376775695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/ip/sld07a16557/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376775746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376775746 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Mod5\"" {  } { { "../rtl/seg_dynamic.v" "Mod5" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Mod0\"" {  } { { "../rtl/seg_dynamic.v" "Mod0" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Div0\"" {  } { { "../rtl/seg_dynamic.v" "Div0" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Mod4\"" {  } { { "../rtl/seg_dynamic.v" "Mod4" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Div2\"" {  } { { "../rtl/seg_dynamic.v" "Div2" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Mod2\"" {  } { { "../rtl/seg_dynamic.v" "Mod2" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Div1\"" {  } { { "../rtl/seg_dynamic.v" "Div1" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Mod1\"" {  } { { "../rtl/seg_dynamic.v" "Mod1" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Mod3\"" {  } { { "../rtl/seg_dynamic.v" "Mod3" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_dynamic:seg_dynamic_inst\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_dynamic:seg_dynamic_inst\|Mod6\"" {  } { { "../rtl/seg_dynamic.v" "Mod6" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376776818 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683376776818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod5\"" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376776857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod5 " "Instantiated megafunction \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376776857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376776857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376776857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376776857 ""}  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376776857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376776897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376776897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376776927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376776927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376776949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376776949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376776993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376776993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376777049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777049 ""}  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376777049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Div0\"" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376777147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Div0 " "Instantiated megafunction \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777147 ""}  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376777147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod2\"" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376777227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777227 ""}  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376777227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod3\"" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376777269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod3 " "Instantiated megafunction \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777269 ""}  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376777269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod6\"" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376777285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod6 " "Instantiated megafunction \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777285 ""}  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683376777285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/lpm_divide_fcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/alt_u_div_s9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376777376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376777376 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "flag 0 " "Ignored assignment(s) for \"flag\[0\]\" because \"flag\" is not a bus or array" {  } { { "../rtl/seg_dynamic.v" "flag" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 181 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1683376777588 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "flag 1 " "Ignored assignment(s) for \"flag\[1\]\" because \"flag\" is not a bus or array" {  } { { "../rtl/seg_dynamic.v" "flag" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/seg_dynamic.v" 181 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1683376777588 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683376777623 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[1\]_2049 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[1\]_2049\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[6\]_2089 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[6\]_2089\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[5\]_2081 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[5\]_2081\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777680 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[2\]_2057 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Duplicate LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[2\]_2057\" merged with LATCH primitive \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097\"" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683376777680 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683376777680 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[5\]_1953 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[5\]_1953 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[6\]_1961 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[6\]_1961 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[7\]_1969 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[7\]_1969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[4\]_1945 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[4\]_1945 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[2\]_1929 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[2\]_1929 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[1\]_1921 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[1\]_1921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[3\]_1937 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[3\]_1937 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[0\]_1913 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_addr\[0\]_1913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[5\]_2017 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[5\]_2017 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[6\]_2025 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[6\]_2025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[7\]_2033 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[7\]_2033 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[4\]_2009 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[4\]_2009 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[2\]_1993 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[2\]_1993 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777681 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[1\]_1985 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[1\]_1985 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777682 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[3\]_2001 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[3\]_2001 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[2\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777682 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[0\]_1977 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|device_addr\[0\]_1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777682 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[7\]_2097 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777682 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777682 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\] " "Ports D and ENA on the latch are fed by the same signal paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\]" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 215 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683376777682 ""}  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683376777682 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/machine_driver.v" 95 -1 0 } } { "../rtl/beep.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/beep.v" 8 -1 0 } } { "../rtl/machine_driver.v" "" { Text "D:/code-file/FPGA_PRJ/Prj7620/rtl/machine_driver.v" 25 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683376777684 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683376777684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376778020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683376779244 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod3\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_84f.tdf" "add_sub_6_result_int\[0\]~0" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/alt_u_div_84f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376779250 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod6\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18 " "Logic cell \"seg_dynamic:seg_dynamic_inst\|lpm_divide:Mod6\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_20_result_int\[2\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_20_result_int\[2\]~18" { Text "D:/code-file/FPGA_PRJ/Prj7620/prj/db/alt_u_div_s9f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376779250 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683376779250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/Prj7620/prj/output_files/prj7620_beep_seg.map.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/Prj7620/prj/output_files/prj7620_beep_seg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376779440 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 41 45 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 41 of its 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1683376780208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683376780224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376780224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1997 " "Implemented 1997 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683376780364 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683376780364 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683376780364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1963 " "Implemented 1963 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683376780364 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683376780364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683376780364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376780388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:39:40 2023 " "Processing ended: Sat May 06 20:39:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376780388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376780388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376780388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376780388 ""}
