TRACE::2024-10-06.20:02:09::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:09::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:09::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:10::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:10::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-06.20:02:11::SCWPlatform::Opened new HwDB with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-06.20:02:11::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper"
		}]
}
TRACE::2024-10-06.20:02:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-06.20:02:11::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:02:11::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:02:11::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:11::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:11::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:11::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:11::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-10-06.20:02:11::SCWPlatform::Generating the sources  .
TRACE::2024-10-06.20:02:11::SCWBDomain::Generating boot domain sources.
TRACE::2024-10-06.20:02:11::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:11::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:11::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:11::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-06.20:02:11::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:11::SCWMssOS::mss does not exists at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:11::SCWMssOS::Creating sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:11::SCWMssOS::Adding the swdes entry, created swdb /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:11::SCWMssOS::updating the scw layer changes to swdes at   /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:11::SCWMssOS::Writing mss at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:11::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:02:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:02:11::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:02:11::SCWBDomain::Completed writing the mss file at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-06.20:02:13::SCWPlatform::Generating sources Done.
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-10-06.20:02:13::SCWMssOS::Could not open the swdb for /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-10-06.20:02:13::SCWMssOS::Could not open the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-10-06.20:02:13::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:02:13::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::mss exists loading the mss file  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Opened the sw design from mss  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Adding the swdes entry /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-06.20:02:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-06.20:02:13::SCWMssOS::Opened the sw design.  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:02:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-06.20:02:13::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-10-06.20:02:13::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::No sw design opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::mss does not exists at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Creating sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Adding the swdes entry, created swdb /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::updating the scw layer changes to swdes at   /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Writing mss at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:02:13::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:02:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:02:13::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-10-06.20:02:13::SCWMssOS::Could not open the swdb for /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2024-10-06.20:02:13::SCWMssOS::Could not open the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2024-10-06.20:02:13::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-06.20:02:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-10-06.20:02:13::SCWMssOS::Writing the mss file completed /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-06.20:02:13::SCWPlatform::Started generating the artifacts platform UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:02:13::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.20:02:13::SCWPlatform::Started generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:02:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-06.20:02:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-06.20:02:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-06.20:02:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-06.20:02:13::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:02:13::SCWSystem::Not a boot domain 
LOG::2024-10-06.20:02:13::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:02:13::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.20:02:13::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.20:02:13::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/qemu/
TRACE::2024-10-06.20:02:13::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-06.20:02:13::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:02:13::SCWMssOS::Mss edits present, copying mssfile into export location /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.20:02:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.20:02:13::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:02:13::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-06.20:02:13::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.20:02:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.20:02:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-06.20:02:13::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-06.20:02:13::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:02:13::SCWSystem::Completed Processing the sysconfig UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:02:13::SCWPlatform::Completed generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:02:13::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.20:02:13::SCWSystem::Writing the bif file for system config UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:02:13::SCWSystem::dir created 
TRACE::2024-10-06.20:02:13::SCWSystem::Writing the bif 
TRACE::2024-10-06.20:02:13::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.20:02:13::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.20:02:13::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.20:02:13::SCWPlatform::updated the xpfm file.
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:13::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:13::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:13::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:13::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:13::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:13::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:14::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:14::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:14::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-06.20:02:14::SCWPlatform::Started generating the artifacts platform UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:02:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-06.20:02:14::SCWPlatform::Started generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:02:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:02:14::SCWDomain::Generating domain artifcats
TRACE::2024-10-06.20:02:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-06.20:02:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/qemu/
TRACE::2024-10-06.20:02:14::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/export/UART_BRAM_Interfacing_wrapper/sw/UART_BRAM_Interfacing_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-10-06.20:02:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::Completed writing the mss file at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-10-06.20:02:14::SCWMssOS::Mss edits present, copying mssfile into export location /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-06.20:02:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-06.20:02:14::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-10-06.20:02:14::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-06.20:02:14::SCWMssOS::Copying to export directory.
TRACE::2024-10-06.20:02:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-06.20:02:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-06.20:02:14::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-06.20:02:14::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-10-06.20:02:14::SCWSystem::Completed Processing the sysconfig UART_BRAM_Interfacing_wrapper
LOG::2024-10-06.20:02:14::SCWPlatform::Completed generating the artifacts for system configuration UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:02:14::SCWPlatform::Started preparing the platform 
TRACE::2024-10-06.20:02:14::SCWSystem::Writing the bif file for system config UART_BRAM_Interfacing_wrapper
TRACE::2024-10-06.20:02:14::SCWSystem::dir created 
TRACE::2024-10-06.20:02:14::SCWSystem::Writing the bif 
TRACE::2024-10-06.20:02:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-06.20:02:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-06.20:02:14::SCWPlatform::Completed generating the platform
TRACE::2024-10-06.20:02:14::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:14::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:14::SCWMssOS::Saving the mss changes /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-06.20:02:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-06.20:02:14::SCWMssOS::Commit changes completed.
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to open the hw design at /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA given /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA absoulate path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform::DSA directory /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw
TRACE::2024-10-06.20:02:14::SCWPlatform:: Platform Path /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/hw/UART_BRAM_Interfacing_wrapper.xsa
TRACE::2024-10-06.20:02:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2024-10-06.20:02:14::SCWPlatform::Trying to set the existing hwdb with name UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Opened existing hwdb UART_BRAM_Interfacing_wrapper_0
TRACE::2024-10-06.20:02:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-06.20:02:14::SCWMssOS::Checking the sw design at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWMssOS::DEBUG:  swdes dump  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-06.20:02:14::SCWMssOS::Sw design exists and opened at  /home/therk/emb_sys_vivado/project_2/UART_BRAM_Interfacing_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-10-06.20:02:14::SCWWriter::formatted JSON is {
	"platformName":	"UART_BRAM_Interfacing_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"UART_BRAM_Interfacing_wrapper",
	"platHandOff":	"/home/therk/emb_sys_vivado/bram_assignment/UART_BRAM_Interfacing_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/UART_BRAM_Interfacing_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"UART_BRAM_Interfacing_wrapper",
	"systems":	[{
			"systemName":	"UART_BRAM_Interfacing_wrapper",
			"systemDesc":	"UART_BRAM_Interfacing_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"UART_BRAM_Interfacing_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ee96f65d336b1f5d9945c9247c814007",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"97dfbfea3066299b86b44fa45ef7b1fc",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-06.20:02:14::SCWPlatform::updated the xpfm file.
