 
****************************************
Report : qor
Design : pipeline
Version: J-2014.09-SP2
Date   : Fri Jan 19 09:44:58 2018
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          9.36
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               7031
  Buf/Inv Cell Count:            1623
  Buf Cell Count:                 566
  Inv Cell Count:                1057
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5671
  Sequential Cell Count:         1360
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   423605.001656
  Noncombinational Area:
                        468267.784027
  Buf/Inv Area:          82810.000381
  Total Buffer Area:         35089.60
  Total Inverter Area:       47720.40
  Macro/Black Box Area:      0.000000
  Net Area:             179514.000000
  -----------------------------------
  Cell Area:            891872.785683
  Design Area:         1071386.785683


  Design Rules
  -----------------------------------
  Total Number of Nets:          7291
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cimeld26

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.59
  Logic Optimization:                 58.03
  Mapping Optimization:               41.08
  -----------------------------------------
  Overall Compile Time:              107.27
  Overall Compile Wall Clock Time:   107.93

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
