Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/WAQAR/GU/Work/_TyTra_BackEnd_Compiler_/TyBEC/lib-intern/flopoco/testing/sim/flopoco/testbench_isim_beh.exe" -prj "C:/WAQAR/GU/Work/_TyTra_BackEnd_Compiler_/TyBEC/lib-intern/flopoco/testing/sim/flopoco/testbench_beh.prj" "work.testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/WAQAR/GU/Work/_TyTra_BackEnd_Compiler_/TyBEC/lib-intern/flopoco/testing/sim/flopoco/../../testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/WAQAR/GU/Work/_TyTra_BackEnd_Compiler_/TyBEC/lib-intern/flopoco/testing/sim/flopoco/../../FPAddSingleDepth7.vhdl" into library work
Starting static elaboration
Completed static elaboration
Compiling module testbench
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture arch of entity RightShifter_24_by_max_26_F300_uid4 [rightshifter_24_by_max_26_f300_u...]
Compiling architecture arch of entity IntAdder_27_f300_uid8 [intadder_27_f300_uid8_default]
Compiling architecture arch of entity LZCShifter_28_to_28_counting_32_F300_uid16 [lzcshifter_28_to_28_counting_32_...]
Compiling architecture arch of entity IntAdder_34_f300_uid20 [intadder_34_f300_uid20_default]
Compiling architecture arch of entity FPAdd_8_23_F300_uid2 [fpadd_8_23_f300_uid2_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Compiled 1 Verilog Units
Built simulation executable C:/WAQAR/GU/Work/_TyTra_BackEnd_Compiler_/TyBEC/lib-intern/flopoco/testing/sim/flopoco/testbench_isim_beh.exe
Fuse Memory Usage: 36748 KB
Fuse CPU Usage: 514 ms
