#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b5e149e090 .scope module, "uart_rx_tb" "uart_rx_tb" 2 4;
 .timescale -9 -12;
P_0x55b5e14c4f90 .param/l "SIM_TIME" 1 2 113, +C4<0000000000000000000000000000000000000000010011000100101101000000>;
P_0x55b5e14c4fd0 .param/l "SIM_TIME_MS" 1 2 112, +C4<00000000000000000000000000000101>;
v0x55b5e150d5c0_0 .var "clk", 0 0;
v0x55b5e150d680_0 .net "data", 7 0, v0x55b5e150cd60_0;  1 drivers
v0x55b5e150d740_0 .net "ready", 0 0, v0x55b5e150cfb0_0;  1 drivers
v0x55b5e150d810_0 .var "rst", 0 0;
v0x55b5e150d8e0_0 .var "uart_rx", 0 0;
S_0x55b5e14e20c0 .scope module, "inst_uart_rx" "uart_rx" 2 16, 3 3 0, S_0x55b5e149e090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /OUTPUT 1 "ready"
    .port_info 4 /OUTPUT 8 "data"
P_0x55b5e14ea6f0 .param/l "BAUD_RATE" 1 3 11, +C4<00000000000000000010010110000000>;
P_0x55b5e14ea730 .param/l "BIT0" 1 3 16, C4<0010>;
P_0x55b5e14ea770 .param/l "BIT1" 1 3 17, C4<0011>;
P_0x55b5e14ea7b0 .param/l "BIT2" 1 3 18, C4<0100>;
P_0x55b5e14ea7f0 .param/l "BIT3" 1 3 19, C4<0101>;
P_0x55b5e14ea830 .param/l "BIT4" 1 3 20, C4<0110>;
P_0x55b5e14ea870 .param/l "BIT5" 1 3 21, C4<0111>;
P_0x55b5e14ea8b0 .param/l "BIT6" 1 3 22, C4<1000>;
P_0x55b5e14ea8f0 .param/l "BIT7" 1 3 23, C4<1001>;
P_0x55b5e14ea930 .param/l "IDLE" 1 3 14, C4<0000>;
P_0x55b5e14ea970 .param/l "START" 1 3 15, C4<0001>;
P_0x55b5e14ea9b0 .param/l "STOP" 1 3 24, C4<1010>;
v0x55b5e150cb00_0 .net "clk", 0 0, v0x55b5e150d5c0_0;  1 drivers
v0x55b5e150cbc0_0 .var "clk_rst", 0 0;
v0x55b5e150cc90_0 .var "counter", 0 0;
v0x55b5e150cd60_0 .var "data", 7 0;
v0x55b5e150ce00_0 .net "dividedPulse", 0 0, v0x55b5e14c5a40_0;  1 drivers
v0x55b5e150cef0_0 .var "next_state", 3 0;
v0x55b5e150cfb0_0 .var "ready", 0 0;
v0x55b5e150d070_0 .net "rst", 0 0, v0x55b5e150d810_0;  1 drivers
v0x55b5e150d130_0 .var "sample_now", 0 0;
v0x55b5e150d1f0_0 .var "state", 3 0;
v0x55b5e150d2d0 .array "uart_buf", 0 1, 0 0;
v0x55b5e150d370_0 .var "uart_edge", 0 0;
v0x55b5e150d430_0 .net "uart_rx", 0 0, v0x55b5e150d8e0_0;  1 drivers
E_0x55b5e14eb1b0 .event edge, v0x55b5e150cef0_0;
S_0x55b5e14e2290 .scope module, "inst_clockDividerHz" "clk_div_hz" 3 141, 4 3 0, S_0x55b5e14e20c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x55b5e149e340 .param/l "CLK_FREQ" 1 4 14, C4<00000000101101110001101100000000>;
P_0x55b5e149e380 .param/l "FREQUENCY" 0 4 4, +C4<00000000000000000100101100000000>;
P_0x55b5e149e3c0 .param/l "THRESHOLD" 1 4 15, C4<00000000000000000000000100111000>;
v0x55b5e14cb350_0 .net "clk", 0 0, v0x55b5e150d5c0_0;  alias, 1 drivers
v0x55b5e14cc1b0_0 .var "counter", 31 0;
v0x55b5e14cc840_0 .var "dividedClk", 0 0;
v0x55b5e14c5a40_0 .var "dividedPulse", 0 0;
L_0x7fc973d12018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55b5e150c890_0 .net "enable", 0 0, L_0x7fc973d12018;  1 drivers
v0x55b5e150c9a0_0 .net "rst", 0 0, v0x55b5e150cbc0_0;  1 drivers
E_0x55b5e14cf920 .event posedge, v0x55b5e14cb350_0;
    .scope S_0x55b5e14e2290;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5e14cc840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5e14c5a40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b5e14cc1b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55b5e14e2290;
T_1 ;
    %wait E_0x55b5e14cf920;
    %load/vec4 v0x55b5e150c9a0_0;
    %flag_set/vec4 8;
    %pushi/vec4 311, 0, 32;
    %load/vec4 v0x55b5e14cc1b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b5e14cc1b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55b5e14cc840_0;
    %pad/u 2;
    %and;
    %pad/u 1;
    %assign/vec4 v0x55b5e14c5a40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b5e150c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b5e14cc1b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b5e14cc1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e14c5a40_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b5e14e2290;
T_2 ;
    %wait E_0x55b5e14cf920;
    %load/vec4 v0x55b5e150c9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e14cc840_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 311, 0, 32;
    %load/vec4 v0x55b5e14cc1b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x55b5e14cc840_0;
    %inv;
    %assign/vec4 v0x55b5e14cc840_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b5e14e20c0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b5e150d1f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b5e150cef0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5e150d370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5e150d130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5e150cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5e150cc90_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55b5e14e20c0;
T_4 ;
    %wait E_0x55b5e14eb1b0;
    %load/vec4 v0x55b5e150cef0_0;
    %assign/vec4 v0x55b5e150d1f0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b5e14e20c0;
T_5 ;
    %wait E_0x55b5e14cf920;
    %load/vec4 v0x55b5e150d1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
    %jmp T_5.12;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150cfb0_0, 0;
    %load/vec4 v0x55b5e150d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b5e150cd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150cbc0_0, 0;
T_5.13 ;
    %jmp T_5.12;
T_5.1 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.15 ;
    %jmp T_5.12;
T_5.2 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.17 ;
    %jmp T_5.12;
T_5.3 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.19 ;
    %jmp T_5.12;
T_5.4 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.21 ;
    %jmp T_5.12;
T_5.5 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.23, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.23 ;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.25 ;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.27 ;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.29, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.29 ;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.31, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55b5e150cd60_0, 4, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.31 ;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x55b5e150d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150cfb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b5e150cef0_0, 0;
T_5.33 ;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b5e14e20c0;
T_6 ;
    %wait E_0x55b5e14cf920;
    %load/vec4 v0x55b5e150d430_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5e150d2d0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b5e150d2d0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b5e150d2d0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %pad/s 1;
    %assign/vec4 v0x55b5e150d370_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b5e14e20c0;
T_7 ;
    %wait E_0x55b5e14cf920;
    %load/vec4 v0x55b5e150cc90_0;
    %load/vec4 v0x55b5e150ce00_0;
    %and;
    %assign/vec4 v0x55b5e150d130_0, 0;
    %load/vec4 v0x55b5e150ce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b5e150cc90_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55b5e150cc90_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b5e149e090;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5e150d5c0_0, 0, 1;
T_8.0 ;
    %delay 42000, 0;
    %load/vec4 v0x55b5e150d5c0_0;
    %inv;
    %store/vec4 v0x55b5e150d5c0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x55b5e149e090;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b5e150d810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b5e150d8e0_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 204167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %delay 104167000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b5e150d8e0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55b5e149e090;
T_10 ;
    %vpi_call 2 107 "$dumpfile", "uart_rx_tb.lxt" {0 0 0};
    %vpi_call 2 108 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b5e149e090 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55b5e149e090;
T_11 ;
    %vpi_call 2 115 "$display", "Simulation Started" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 117 "$display", "10%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 119 "$display", "20%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 121 "$display", "30%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 123 "$display", "40%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 125 "$display", "50%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 127 "$display", "60%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 129 "$display", "70%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 131 "$display", "80%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 133 "$display", "90%" {0 0 0};
    %delay 500000000, 0;
    %vpi_call 2 135 "$display", "Finished" {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sim/uart_rx_tb.v";
    "./uart_rx.v";
    "clk_div_hz.v";
