<map id="FirstFileTest" name="FirstFileTest">
<area shape="rect" id="Node000001" title="Tests the validity of the first input file." alt="" coords="5,104,100,130"/>
<area shape="rect" id="Node000002" href="$error__file_8cpp.html#a6ce2d65e90544cc226c371cf3d844c58" title="Generates an operational error log file." alt="" coords="158,5,256,31"/>
<area shape="poly" id="edge1_Node000001_Node000002" title=" " alt="" coords="66,102,101,72,146,40,154,36,157,40,149,44,104,76,69,106"/>
<area shape="rect" id="Node000003" href="$files__testing_8cpp.html#afc66dec979700f289159e25b4b8c6b9a" title="Checks if there is a signal loop in the logic circuit." alt="" coords="162,55,252,80"/>
<area shape="poly" id="edge2_Node000001_Node000003" title=" " alt="" coords="94,101,149,83,151,88,96,106"/>
<area shape="rect" id="Node000004" href="$files__testing_8cpp.html#ac6dc8587c13e37d513fe049dbad23e09" title="Checks if the provided gate is supported." alt="" coords="162,104,252,130"/>
<area shape="poly" id="edge3_Node000001_Node000004" title=" " alt="" coords="100,114,147,114,147,120,100,120"/>
<area shape="rect" id="Node000005" href="$files__testing_8cpp.html#a5fb545ddc5b838130046d5acb26f72e9" title="Passes a signal through logic gates and checks its validity." alt="" coords="151,177,263,203"/>
<area shape="poly" id="edge4_Node000001_Node000005" title=" " alt="" coords="83,128,165,168,163,173,80,133"/>
<area shape="rect" id="Node000006" href="$warning__file_8cpp.html#a7dc2446f006094efea3a9b6f3eb0eafc" title="Generates a warning log file." alt="" coords="148,227,266,252"/>
<area shape="poly" id="edge6_Node000001_Node000006" title=" " alt="" coords="65,128,100,169,123,193,149,213,155,217,152,221,146,218,120,197,96,173,61,132"/>
<area shape="poly" id="edge5_Node000005_Node000005" title=" " alt="" coords="180,178,175,169,178,159,189,153,207,151,226,153,236,160,233,164,224,158,207,156,191,158,183,163,181,168,185,176"/>
</map>
