Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 12:26:26 2023
| Host         : LAPTOP-EC3OLLEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     71          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (6)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: CLK_top (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: inst_edge/sreg_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: inst_edge/sreg_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: inst_edge/sreg_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  176          inf        0.000                      0                  176           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_izq_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_izq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.036ns (45.318%)  route 4.869ns (54.682%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  display_izq_reg[2]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_izq_reg[2]/Q
                         net (fo=1, routed)           4.869     5.387    display_izq_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.905 r  display_izq_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.905    display_izq[2]
    K2                                                                r  display_izq[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 4.393ns (52.941%)  route 3.905ns (47.059%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  num_sig_reg[1]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_sig_reg[1]/Q
                         net (fo=7, routed)           1.032     1.488    Inst_decoder/Q[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.152     1.640 r  Inst_decoder/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.873     4.513    segment_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785     8.298 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.298    segment[6]
    T10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 boton
                            (input port)
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 4.988ns (60.907%)  route 3.201ns (39.093%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  boton (IN)
                         net (fo=0)                   0.000     0.000    boton
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  boton_IBUF_inst/O
                         net (fo=2, routed)           3.201     4.669    led_b_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.189 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     8.189    led_b
    H17                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 4.135ns (52.140%)  route 3.796ns (47.860%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  num_sig_reg[1]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_sig_reg[1]/Q
                         net (fo=7, routed)           1.032     1.488    Inst_decoder/Q[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     1.612 r  Inst_decoder/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.764     4.376    segment_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.932 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.932    segment[5]
    R10                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.371ns (55.268%)  route 3.537ns (44.732%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  num_sig_reg[1]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_sig_reg[1]/Q
                         net (fo=7, routed)           1.029     1.485    Inst_decoder/Q[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.152     1.637 r  Inst_decoder/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.508     4.145    segment_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     7.908 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.908    segment[1]
    T11                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_s5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 4.135ns (52.714%)  route 3.709ns (47.286%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=36, routed)          1.234     1.690    current_state[1]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.124     1.814 r  led_s5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.476     4.289    led_s5_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.844 r  led_s5_OBUF_inst/O
                         net (fo=0)                   0.000     7.844    led_s5
    U17                                                               r  led_s5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sig_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.843ns  (logic 4.130ns (52.660%)  route 3.713ns (47.340%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  num_sig_reg[3]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_sig_reg[3]/Q
                         net (fo=7, routed)           1.145     1.601    Inst_decoder/Q[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.124     1.725 r  Inst_decoder/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.568     4.293    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.843 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.843    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_s4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.735ns  (logic 4.132ns (53.420%)  route 3.603ns (46.580%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=38, routed)          1.094     1.550    current_state[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     1.674 r  led_s4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.509     4.183    led_s4_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.735 r  led_s4_OBUF_inst/O
                         net (fo=0)                   0.000     7.735    led_s4
    V17                                                               r  led_s4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_sig_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 4.303ns (55.709%)  route 3.421ns (44.291%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  num_sig_reg[3]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num_sig_reg[3]/Q
                         net (fo=7, routed)           1.145     1.601    Inst_decoder/Q[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.152     1.753 r  Inst_decoder/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.276     4.029    segment_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     7.724 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.724    segment[4]
    K16                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_s1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.133ns (54.160%)  route 3.498ns (45.840%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[1]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=36, routed)          0.921     1.377    current_state[1]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     1.501 r  led_s1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.577     4.078    led_s1_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.630 r  led_s1_OBUF_inst/O
                         net (fo=0)                   0.000     7.630    led_s1
    J13                                                               r  led_s1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_edge/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edge/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.148ns (52.901%)  route 0.132ns (47.099%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE                         0.000     0.000 r  inst_edge/sreg_reg[0]/C
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_edge/sreg_reg[0]/Q
                         net (fo=6, routed)           0.132     0.280    inst_edge/sreg[0]
    SLICE_X4Y86          FDRE                                         r  inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_izq_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  FSM_sequential_current_state_reg[0]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=38, routed)          0.110     0.251    current_state[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.296 r  display_izq[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    display_izq[1]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  display_izq_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  selector_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  selector_reg[0]/Q
                         net (fo=22, routed)          0.167     0.308    selector_reg_n_0_[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  display[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    display[1]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  display_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.595%)  route 0.168ns (47.405%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  selector_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  selector_reg[0]/Q
                         net (fo=22, routed)          0.168     0.309    selector_reg_n_0_[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  display[3]_i_2/O
                         net (fo=1, routed)           0.000     0.354    display[3]_i_2_n_0
    SLICE_X0Y86          FDRE                                         r  display_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_edge/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.899%)  route 0.221ns (61.101%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  inst_edge/sreg_reg[1]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_edge/sreg_reg[1]/Q
                         net (fo=6, routed)           0.221     0.362    inst_edge/sreg[1]
    SLICE_X4Y86          FDRE                                         r  inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_servomotor/divisor_frecuencia_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_servomotor/divisor_frecuencia_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  inst_servomotor/divisor_frecuencia_reg[0]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inst_servomotor/divisor_frecuencia_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    inst_servomotor/divisor_frecuencia[0]
    SLICE_X0Y118         LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  inst_servomotor/divisor_frecuencia[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    inst_servomotor/divisor_frecuencia[0]_i_1_n_0
    SLICE_X0Y118         FDRE                                         r  inst_servomotor/divisor_frecuencia_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_servomotor/divisor_frecuencia_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_servomotor/divisor_frecuencia_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE                         0.000     0.000 r  inst_servomotor/divisor_frecuencia_reg[24]/C
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_servomotor/divisor_frecuencia_reg[24]/Q
                         net (fo=3, routed)           0.120     0.261    inst_servomotor/divisor_frecuencia[24]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  inst_servomotor/divisor_frecuencia0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.369    inst_servomotor/data0[24]
    SLICE_X1Y123         FDRE                                         r  inst_servomotor/divisor_frecuencia_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_servomotor/divisor_frecuencia_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_servomotor/divisor_frecuencia_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDRE                         0.000     0.000 r  inst_servomotor/divisor_frecuencia_reg[3]/C
    SLICE_X1Y118         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_servomotor/divisor_frecuencia_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    inst_servomotor/divisor_frecuencia[3]
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  inst_servomotor/divisor_frecuencia0_carry/O[2]
                         net (fo=1, routed)           0.000     0.373    inst_servomotor/data0[3]
    SLICE_X1Y118         FDRE                                         r  inst_servomotor/divisor_frecuencia_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_servomotor/divisor_frecuencia_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_servomotor/divisor_frecuencia_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE                         0.000     0.000 r  inst_servomotor/divisor_frecuencia_reg[25]/C
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_servomotor/divisor_frecuencia_reg[25]/Q
                         net (fo=3, routed)           0.117     0.258    inst_servomotor/divisor_frecuencia[25]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  inst_servomotor/divisor_frecuencia0_carry__5/O[0]
                         net (fo=1, routed)           0.000     0.373    inst_servomotor/data0[25]
    SLICE_X1Y124         FDRE                                         r  inst_servomotor/divisor_frecuencia_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_servomotor/divisor_frecuencia_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_servomotor/divisor_frecuencia_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE                         0.000     0.000 r  inst_servomotor/divisor_frecuencia_reg[23]/C
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_servomotor/divisor_frecuencia_reg[23]/Q
                         net (fo=3, routed)           0.122     0.263    inst_servomotor/divisor_frecuencia[23]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  inst_servomotor/divisor_frecuencia0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.374    inst_servomotor/data0[23]
    SLICE_X1Y123         FDRE                                         r  inst_servomotor/divisor_frecuencia_reg[23]/D
  -------------------------------------------------------------------    -------------------





