///Register `FCR2` reader
pub type R = crate::R<FCR2rs>;
///Register `FCR2` writer
pub type W = crate::W<FCR2rs>;
///Field `TIM8FC` reader - TIM8FC
pub type TIM8FC_R = crate::BitReader;
///Field `TIM8FC` writer - TIM8FC
pub type TIM8FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART1FC` reader - USART1FC
pub type USART1FC_R = crate::BitReader;
///Field `USART1FC` writer - USART1FC
pub type USART1FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM15FC` reader - TIM15FC
pub type TIM15FC_R = crate::BitReader;
///Field `TIM15FC` writer - TIM15FC
pub type TIM15FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM16FC` reader - TIM16FC
pub type TIM16FC_R = crate::BitReader;
///Field `TIM16FC` writer - TIM16FC
pub type TIM16FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM17FC` reader - TIM17FC
pub type TIM17FC_R = crate::BitReader;
///Field `TIM17FC` writer - TIM17FC
pub type TIM17FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAI1FC` reader - SAI1FC
pub type SAI1FC_R = crate::BitReader;
///Field `SAI1FC` writer - SAI1FC
pub type SAI1FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SAI2FC` reader - SAI2FC
pub type SAI2FC_R = crate::BitReader;
///Field `SAI2FC` writer - SAI2FC
pub type SAI2FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DFSDM1FC` reader - DFSDM1FC
pub type DFSDM1FC_R = crate::BitReader;
///Field `DFSDM1FC` writer - DFSDM1FC
pub type DFSDM1FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRCFC` reader - CRCFC
pub type CRCFC_R = crate::BitReader;
///Field `CRCFC` writer - CRCFC
pub type CRCFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TSCFC` reader - TSCFC
pub type TSCFC_R = crate::BitReader;
///Field `TSCFC` writer - TSCFC
pub type TSCFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICACHEFC` reader - ICACHEFC
pub type ICACHEFC_R = crate::BitReader;
///Field `ICACHEFC` writer - ICACHEFC
pub type ICACHEFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ADCFC` reader - ADCFC
pub type ADCFC_R = crate::BitReader;
///Field `ADCFC` writer - ADCFC
pub type ADCFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AESFC` reader - AESFC
pub type AESFC_R = crate::BitReader;
///Field `AESFC` writer - AESFC
pub type AESFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `HASHFC` reader - HASHFC
pub type HASHFC_R = crate::BitReader;
///Field `HASHFC` writer - HASHFC
pub type HASHFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RNGFC` reader - RNGFC
pub type RNGFC_R = crate::BitReader;
///Field `RNGFC` writer - RNGFC
pub type RNGFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PKAFC` reader - PKAFC
pub type PKAFC_R = crate::BitReader;
///Field `PKAFC` writer - PKAFC
pub type PKAFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SDMMC1FC` reader - SDMMC1FC
pub type SDMMC1FC_R = crate::BitReader;
///Field `SDMMC1FC` writer - SDMMC1FC
pub type SDMMC1FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FMC_REGFC` reader - FMC_REGFC
pub type FMC_REGFC_R = crate::BitReader;
///Field `FMC_REGFC` writer - FMC_REGFC
pub type FMC_REGFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OCTOSPI1_REGFC` reader - OCTOSPI1_REGFC
pub type OCTOSPI1_REGFC_R = crate::BitReader;
///Field `OCTOSPI1_REGFC` writer - OCTOSPI1_REGFC
pub type OCTOSPI1_REGFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RTCFC` reader - RTCFC
pub type RTCFC_R = crate::BitReader;
///Field `RTCFC` writer - RTCFC
pub type RTCFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PWRFC` reader - PWRFC
pub type PWRFC_R = crate::BitReader;
///Field `PWRFC` writer - PWRFC
pub type PWRFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SYSCFGFC` reader - SYSCFGFC
pub type SYSCFGFC_R = crate::BitReader;
///Field `SYSCFGFC` writer - SYSCFGFC
pub type SYSCFGFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMA1FC` reader - DMA1FC
pub type DMA1FC_R = crate::BitReader;
///Field `DMA1FC` writer - DMA1FC
pub type DMA1FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMA2FC` reader - DMA2FC
pub type DMA2FC_R = crate::BitReader;
///Field `DMA2FC` writer - DMA2FC
pub type DMA2FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMAMUX1FC` reader - DMAMUX1FC
pub type DMAMUX1FC_R = crate::BitReader;
///Field `DMAMUX1FC` writer - DMAMUX1FC
pub type DMAMUX1FC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `RCCFC` reader - RCCFC
pub type RCCFC_R = crate::BitReader;
///Field `RCCFC` writer - RCCFC
pub type RCCFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASHFC` reader - FLASHFC
pub type FLASHFC_R = crate::BitReader;
///Field `FLASHFC` writer - FLASHFC
pub type FLASHFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASH_REGFC` reader - FLASH_REGFC
pub type FLASH_REGFC_R = crate::BitReader;
///Field `FLASH_REGFC` writer - FLASH_REGFC
pub type FLASH_REGFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `EXTIFC` reader - EXTIFC
pub type EXTIFC_R = crate::BitReader;
///Field `EXTIFC` writer - EXTIFC
pub type EXTIFC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OTFDEC1FC` reader - OTFDEC1FC
pub type OTFDEC1FC_R = crate::BitReader;
///Field `OTFDEC1FC` writer - OTFDEC1FC
pub type OTFDEC1FC_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM8FC
    #[inline(always)]
    pub fn tim8fc(&self) -> TIM8FC_R {
        TIM8FC_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - USART1FC
    #[inline(always)]
    pub fn usart1fc(&self) -> USART1FC_R {
        USART1FC_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM15FC
    #[inline(always)]
    pub fn tim15fc(&self) -> TIM15FC_R {
        TIM15FC_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM16FC
    #[inline(always)]
    pub fn tim16fc(&self) -> TIM16FC_R {
        TIM16FC_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM17FC
    #[inline(always)]
    pub fn tim17fc(&self) -> TIM17FC_R {
        TIM17FC_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - SAI1FC
    #[inline(always)]
    pub fn sai1fc(&self) -> SAI1FC_R {
        SAI1FC_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - SAI2FC
    #[inline(always)]
    pub fn sai2fc(&self) -> SAI2FC_R {
        SAI2FC_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - DFSDM1FC
    #[inline(always)]
    pub fn dfsdm1fc(&self) -> DFSDM1FC_R {
        DFSDM1FC_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - CRCFC
    #[inline(always)]
    pub fn crcfc(&self) -> CRCFC_R {
        CRCFC_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - TSCFC
    #[inline(always)]
    pub fn tscfc(&self) -> TSCFC_R {
        TSCFC_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - ICACHEFC
    #[inline(always)]
    pub fn icachefc(&self) -> ICACHEFC_R {
        ICACHEFC_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - ADCFC
    #[inline(always)]
    pub fn adcfc(&self) -> ADCFC_R {
        ADCFC_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - AESFC
    #[inline(always)]
    pub fn aesfc(&self) -> AESFC_R {
        AESFC_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - HASHFC
    #[inline(always)]
    pub fn hashfc(&self) -> HASHFC_R {
        HASHFC_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - RNGFC
    #[inline(always)]
    pub fn rngfc(&self) -> RNGFC_R {
        RNGFC_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - PKAFC
    #[inline(always)]
    pub fn pkafc(&self) -> PKAFC_R {
        PKAFC_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - SDMMC1FC
    #[inline(always)]
    pub fn sdmmc1fc(&self) -> SDMMC1FC_R {
        SDMMC1FC_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - FMC_REGFC
    #[inline(always)]
    pub fn fmc_regfc(&self) -> FMC_REGFC_R {
        FMC_REGFC_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - OCTOSPI1_REGFC
    #[inline(always)]
    pub fn octospi1_regfc(&self) -> OCTOSPI1_REGFC_R {
        OCTOSPI1_REGFC_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - RTCFC
    #[inline(always)]
    pub fn rtcfc(&self) -> RTCFC_R {
        RTCFC_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PWRFC
    #[inline(always)]
    pub fn pwrfc(&self) -> PWRFC_R {
        PWRFC_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - SYSCFGFC
    #[inline(always)]
    pub fn syscfgfc(&self) -> SYSCFGFC_R {
        SYSCFGFC_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - DMA1FC
    #[inline(always)]
    pub fn dma1fc(&self) -> DMA1FC_R {
        DMA1FC_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - DMA2FC
    #[inline(always)]
    pub fn dma2fc(&self) -> DMA2FC_R {
        DMA2FC_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - DMAMUX1FC
    #[inline(always)]
    pub fn dmamux1fc(&self) -> DMAMUX1FC_R {
        DMAMUX1FC_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - RCCFC
    #[inline(always)]
    pub fn rccfc(&self) -> RCCFC_R {
        RCCFC_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - FLASHFC
    #[inline(always)]
    pub fn flashfc(&self) -> FLASHFC_R {
        FLASHFC_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - FLASH_REGFC
    #[inline(always)]
    pub fn flash_regfc(&self) -> FLASH_REGFC_R {
        FLASH_REGFC_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - EXTIFC
    #[inline(always)]
    pub fn extifc(&self) -> EXTIFC_R {
        EXTIFC_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - OTFDEC1FC
    #[inline(always)]
    pub fn otfdec1fc(&self) -> OTFDEC1FC_R {
        OTFDEC1FC_R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("FCR2")
            .field("tim8fc", &self.tim8fc())
            .field("usart1fc", &self.usart1fc())
            .field("tim15fc", &self.tim15fc())
            .field("tim16fc", &self.tim16fc())
            .field("tim17fc", &self.tim17fc())
            .field("sai1fc", &self.sai1fc())
            .field("sai2fc", &self.sai2fc())
            .field("dfsdm1fc", &self.dfsdm1fc())
            .field("crcfc", &self.crcfc())
            .field("tscfc", &self.tscfc())
            .field("icachefc", &self.icachefc())
            .field("adcfc", &self.adcfc())
            .field("aesfc", &self.aesfc())
            .field("hashfc", &self.hashfc())
            .field("rngfc", &self.rngfc())
            .field("pkafc", &self.pkafc())
            .field("sdmmc1fc", &self.sdmmc1fc())
            .field("fmc_regfc", &self.fmc_regfc())
            .field("octospi1_regfc", &self.octospi1_regfc())
            .field("rtcfc", &self.rtcfc())
            .field("pwrfc", &self.pwrfc())
            .field("syscfgfc", &self.syscfgfc())
            .field("dma1fc", &self.dma1fc())
            .field("dma2fc", &self.dma2fc())
            .field("dmamux1fc", &self.dmamux1fc())
            .field("rccfc", &self.rccfc())
            .field("flashfc", &self.flashfc())
            .field("flash_regfc", &self.flash_regfc())
            .field("extifc", &self.extifc())
            .field("otfdec1fc", &self.otfdec1fc())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM8FC
    #[inline(always)]
    pub fn tim8fc(&mut self) -> TIM8FC_W<'_, FCR2rs> {
        TIM8FC_W::new(self, 0)
    }
    ///Bit 1 - USART1FC
    #[inline(always)]
    pub fn usart1fc(&mut self) -> USART1FC_W<'_, FCR2rs> {
        USART1FC_W::new(self, 1)
    }
    ///Bit 2 - TIM15FC
    #[inline(always)]
    pub fn tim15fc(&mut self) -> TIM15FC_W<'_, FCR2rs> {
        TIM15FC_W::new(self, 2)
    }
    ///Bit 3 - TIM16FC
    #[inline(always)]
    pub fn tim16fc(&mut self) -> TIM16FC_W<'_, FCR2rs> {
        TIM16FC_W::new(self, 3)
    }
    ///Bit 4 - TIM17FC
    #[inline(always)]
    pub fn tim17fc(&mut self) -> TIM17FC_W<'_, FCR2rs> {
        TIM17FC_W::new(self, 4)
    }
    ///Bit 5 - SAI1FC
    #[inline(always)]
    pub fn sai1fc(&mut self) -> SAI1FC_W<'_, FCR2rs> {
        SAI1FC_W::new(self, 5)
    }
    ///Bit 6 - SAI2FC
    #[inline(always)]
    pub fn sai2fc(&mut self) -> SAI2FC_W<'_, FCR2rs> {
        SAI2FC_W::new(self, 6)
    }
    ///Bit 7 - DFSDM1FC
    #[inline(always)]
    pub fn dfsdm1fc(&mut self) -> DFSDM1FC_W<'_, FCR2rs> {
        DFSDM1FC_W::new(self, 7)
    }
    ///Bit 8 - CRCFC
    #[inline(always)]
    pub fn crcfc(&mut self) -> CRCFC_W<'_, FCR2rs> {
        CRCFC_W::new(self, 8)
    }
    ///Bit 9 - TSCFC
    #[inline(always)]
    pub fn tscfc(&mut self) -> TSCFC_W<'_, FCR2rs> {
        TSCFC_W::new(self, 9)
    }
    ///Bit 10 - ICACHEFC
    #[inline(always)]
    pub fn icachefc(&mut self) -> ICACHEFC_W<'_, FCR2rs> {
        ICACHEFC_W::new(self, 10)
    }
    ///Bit 11 - ADCFC
    #[inline(always)]
    pub fn adcfc(&mut self) -> ADCFC_W<'_, FCR2rs> {
        ADCFC_W::new(self, 11)
    }
    ///Bit 12 - AESFC
    #[inline(always)]
    pub fn aesfc(&mut self) -> AESFC_W<'_, FCR2rs> {
        AESFC_W::new(self, 12)
    }
    ///Bit 13 - HASHFC
    #[inline(always)]
    pub fn hashfc(&mut self) -> HASHFC_W<'_, FCR2rs> {
        HASHFC_W::new(self, 13)
    }
    ///Bit 14 - RNGFC
    #[inline(always)]
    pub fn rngfc(&mut self) -> RNGFC_W<'_, FCR2rs> {
        RNGFC_W::new(self, 14)
    }
    ///Bit 15 - PKAFC
    #[inline(always)]
    pub fn pkafc(&mut self) -> PKAFC_W<'_, FCR2rs> {
        PKAFC_W::new(self, 15)
    }
    ///Bit 16 - SDMMC1FC
    #[inline(always)]
    pub fn sdmmc1fc(&mut self) -> SDMMC1FC_W<'_, FCR2rs> {
        SDMMC1FC_W::new(self, 16)
    }
    ///Bit 17 - FMC_REGFC
    #[inline(always)]
    pub fn fmc_regfc(&mut self) -> FMC_REGFC_W<'_, FCR2rs> {
        FMC_REGFC_W::new(self, 17)
    }
    ///Bit 18 - OCTOSPI1_REGFC
    #[inline(always)]
    pub fn octospi1_regfc(&mut self) -> OCTOSPI1_REGFC_W<'_, FCR2rs> {
        OCTOSPI1_REGFC_W::new(self, 18)
    }
    ///Bit 19 - RTCFC
    #[inline(always)]
    pub fn rtcfc(&mut self) -> RTCFC_W<'_, FCR2rs> {
        RTCFC_W::new(self, 19)
    }
    ///Bit 20 - PWRFC
    #[inline(always)]
    pub fn pwrfc(&mut self) -> PWRFC_W<'_, FCR2rs> {
        PWRFC_W::new(self, 20)
    }
    ///Bit 21 - SYSCFGFC
    #[inline(always)]
    pub fn syscfgfc(&mut self) -> SYSCFGFC_W<'_, FCR2rs> {
        SYSCFGFC_W::new(self, 21)
    }
    ///Bit 22 - DMA1FC
    #[inline(always)]
    pub fn dma1fc(&mut self) -> DMA1FC_W<'_, FCR2rs> {
        DMA1FC_W::new(self, 22)
    }
    ///Bit 23 - DMA2FC
    #[inline(always)]
    pub fn dma2fc(&mut self) -> DMA2FC_W<'_, FCR2rs> {
        DMA2FC_W::new(self, 23)
    }
    ///Bit 24 - DMAMUX1FC
    #[inline(always)]
    pub fn dmamux1fc(&mut self) -> DMAMUX1FC_W<'_, FCR2rs> {
        DMAMUX1FC_W::new(self, 24)
    }
    ///Bit 25 - RCCFC
    #[inline(always)]
    pub fn rccfc(&mut self) -> RCCFC_W<'_, FCR2rs> {
        RCCFC_W::new(self, 25)
    }
    ///Bit 26 - FLASHFC
    #[inline(always)]
    pub fn flashfc(&mut self) -> FLASHFC_W<'_, FCR2rs> {
        FLASHFC_W::new(self, 26)
    }
    ///Bit 27 - FLASH_REGFC
    #[inline(always)]
    pub fn flash_regfc(&mut self) -> FLASH_REGFC_W<'_, FCR2rs> {
        FLASH_REGFC_W::new(self, 27)
    }
    ///Bit 28 - EXTIFC
    #[inline(always)]
    pub fn extifc(&mut self) -> EXTIFC_W<'_, FCR2rs> {
        EXTIFC_W::new(self, 28)
    }
    ///Bit 29 - OTFDEC1FC
    #[inline(always)]
    pub fn otfdec1fc(&mut self) -> OTFDEC1FC_W<'_, FCR2rs> {
        OTFDEC1FC_W::new(self, 29)
    }
}
/**TZIC interrupt clear register 2

You can [`read`](crate::Reg::read) this register and get [`fcr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`fcr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L562.html#GTZC_TZIC:FCR2)*/
pub struct FCR2rs;
impl crate::RegisterSpec for FCR2rs {
    type Ux = u32;
}
///`read()` method returns [`fcr2::R`](R) reader structure
impl crate::Readable for FCR2rs {}
///`write(|w| ..)` method takes [`fcr2::W`](W) writer structure
impl crate::Writable for FCR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets FCR2 to value 0
impl crate::Resettable for FCR2rs {}
