// SPDX-License-Identifier: (GPL-2.0+ or MIT)

#ifndef _DT_BINDINGS_CLK_SPACEMIT_K1X_H_
#define _DT_BINDINGS_CLK_SPACEMIT_K1X_H_

#define CLK_PLL1_2457P6 0
#define CLK_PLL2     1
#define CLK_PLL3     2
#define CLK_PLL1_D2  3
#define CLK_PLL1_D3  4
#define CLK_PLL1_D4  5
#define CLK_PLL1_D5  6
#define CLK_PLL1_D6  7
#define CLK_PLL1_D7  8
#define CLK_PLL1_D8  9
#define CLK_PLL1_D11 10
#define CLK_PLL1_D13 11
#define CLK_PLL1_D23 12
#define CLK_PLL1_D64 13
#define CLK_PLL1_D10_AUD  14
#define CLK_PLL1_D100_AUD 15
#define CLK_PLL2_D1  16
#define CLK_PLL2_D2  17
#define CLK_PLL2_D3  18
#define CLK_PLL2_D4  19
#define CLK_PLL2_D5  20
#define CLK_PLL2_D6  21
#define CLK_PLL2_D7  22
#define CLK_PLL2_D8  23
#define CLK_PLL3_D1  24
#define CLK_PLL3_D2  25
#define CLK_PLL3_D3  26
#define CLK_PLL3_D4  27
#define CLK_PLL3_D5  28
#define CLK_PLL3_D6  29
#define CLK_PLL3_D7  30
#define CLK_PLL3_D8  31
#define CLK_PLL1_307P2 32
#define CLK_PLL1_76P8  33
#define CLK_PLL1_61P44 34
#define CLK_PLL1_153P6 35
#define CLK_PLL1_102P4 36
#define CLK_PLL1_51P2  37
#define CLK_PLL1_51P2_AP 38
#define CLK_PLL1_57P6 39
#define CLK_PLL1_25P6 40
#define CLK_PLL1_12P8 41
#define CLK_PLL1_12P8_WDT 42
#define CLK_PLL1_6P4  43
#define CLK_PLL1_3P2  44
#define CLK_PLL1_1P6  45
#define CLK_PLL1_0P8  46
#define CLK_PLL1_351  47
#define CLK_PLL1_409P6 48
#define CLK_PLL1_204P8 49
#define CLK_PLL1_491   50
#define CLK_PLL1_245P76 51
#define CLK_PLL1_614    52
#define CLK_PLL1_47P26  53
#define CLK_PLL1_31P5   54
#define CLK_PLL1_819    55
#define CLK_PLL1_1228   56
#define CLK_SLOW_UART1  57
#define CLK_SLOW_UART2  58
#define CLK_UART1  59
#define CLK_UART2  60
#define CLK_UART3  61
#define CLK_UART4  62
#define CLK_UART5  63
#define CLK_UART6  64
#define CLK_UART7  65
#define CLK_UART8  66
#define CLK_UART9  67
#define CLK_GPIO  68
#define CLK_PWM0  69
#define CLK_PWM1  70
#define CLK_PWM2  71
#define CLK_PWM3  72
#define CLK_PWM4  73
#define CLK_PWM5  74
#define CLK_PWM6  75
#define CLK_PWM7  76
#define CLK_PWM8  77
#define CLK_PWM9  78
#define CLK_PWM10 79
#define CLK_PWM11 80
#define CLK_PWM12 81
#define CLK_PWM13 82
#define CLK_PWM14 83
#define CLK_PWM15 84
#define CLK_PWM16 85
#define CLK_PWM17 86
#define CLK_PWM18 87
#define CLK_PWM19 88
#define CLK_SSP3  89
#define CLK_RTC   90
#define CLK_TWSI0 91
#define CLK_TWSI1 92
#define CLK_TWSI2 93
#define CLK_TWSI4 94
#define CLK_TWSI5 95
#define CLK_TWSI6 96
#define CLK_TWSI7 97
#define CLK_TWSI8 98
#define CLK_TIMERS1 99
#define CLK_TIMERS2 100
#define CLK_AIB     101
#define CLK_ONEWIRE 102
#define CLK_SSPA0   103
#define CLK_SSPA1   104
#define CLK_DRO     105
#define CLK_IR      106
#define CLK_TSEN    107
#define CLK_IPC_AP2AUD  108
#define CLK_CAN0     109
#define CLK_CAN0_BUS 110
#define CLK_WDT      111
#define CLK_RIPC     112
#define CLK_JPG      113
#define CLK_JPF_4KAFBC 114
#define CLK_JPF_2KAFBC 115
#define CLK_CCIC2PHY   116
#define CLK_CCIC3PHY   117
#define CLK_CSI      118
#define CLK_CAMM0    119
#define CLK_CAMM1    120
#define CLK_CAMM2    121
#define CLK_ISP_CPP  122
#define CLK_ISP_BUS  123
#define CLK_ISP      124
#define CLK_DPU_MCLK 125
#define CLK_DPU_ESC  126
#define CLK_DPU_BIT  127
#define CLK_DPU_PXCLK  128
#define CLK_DPU_HCLK   129
#define CLK_DPU_SPI    130
#define CLK_DPU_SPI_HBUS  131
#define CLK_DPU_SPIBUS    132
#define CLK_SPU_SPI_ACLK  133
#define CLK_V2D      134
#define CLK_CCIC_4X  135
#define CLK_CCIC1PHY 136
#define CLK_SDH_AXI  137
#define CLK_SDH0     138
#define CLK_SDH1     139
#define CLK_SDH2     140
#define CLK_USB_P1   141
#define CLK_USB_AXI  142
#define CLK_USB30    143
#define CLK_QSPI     144
#define CLK_QSPI_BUS 145
#define CLK_DMA      146
#define CLK_AES      147
#define CLK_VPU      148
#define CLK_GPU      149
#define CLK_EMMC     150
#define CLK_EMMC_X   151
#define CLK_AUDIO    152
#define CLK_HDMI     153
#define CLK_CCI550   154
#define CLK_PMUA_ACLK  155
#define CLK_CPU_C0_HI  156
#define CLK_CPU_C0_CORE 157
#define CLK_CPU_C0_ACE  158
#define CLK_CPU_C0_TCM  159
#define CLK_CPU_C1_HI   160
#define CLK_CPU_C1_CORE 161
#define CLK_CPU_C1_ACE  162
#define CLK_PCIE0       163
#define CLK_PCIE1       164
#define CLK_PCIE2       165
#define CLK_EMAC0_BUS   166
#define CLK_EMAC0_PTP   167
#define CLK_EMAC1_BUS   168
#define CLK_EMAC1_PTP   169

#define CLK_SEC_UART1   170
#define CLK_SEC_SSP2    171
#define CLK_SEC_TWSI3   172
#define CLK_SEC_RTC     173
#define CLK_SEC_TIMERS0 174
#define CLK_SEC_KPC     175
#define CLK_SEC_GPIO    176

#define CLK_APB         177

#define CLK_VCTCXO_24   178
#define CLK_VCTCXO_3    179
#define CLK_VCTCXO_1    180
#define CLK_PLL1        181
#define CLK_32K         182
#define CLK_DUMMY       183

#define CLK_MAX_NO      184
#endif /* _DT_BINDINGS_CLK_SPACEMIT_K1X_H_ */
