Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 06:34:25 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.043ns (34.007%)  route 2.024ns (65.993%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 6.631 - 4.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.219ns (routing 0.921ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.836ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=4707, routed)        2.219     3.170    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X136Y419       FDCE                                         r  Delay1No10_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y419       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.249 r  Delay1No10_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.362     3.611    Delay1No9_instance/Y_reg[33]_0[3]
    SLICE_X134Y432       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.759 r  Delay1No9_instance/geqOp_carry_i_15/O
                         net (fo=1, routed)           0.009     3.768    SumTree0_0_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X134Y432       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.954 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.980    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X134Y433       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.995 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.021    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y434       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.073 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.377     4.450    Delay1No9_instance/CO[0]
    SLICE_X129Y436       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     4.560 f  Delay1No9_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.194     4.754    Delay1No9_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X129Y436       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.879 f  Delay1No9_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.149     5.028    Delay1No9_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X130Y436       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     5.063 r  Delay1No9_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.279     5.342    Delay1No9_instance/shiftedFracY_d1_reg[45]
    SLICE_X134Y437       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     5.489 r  Delay1No9_instance/shiftedFracY_d1[32]_i_3/O
                         net (fo=6, routed)           0.319     5.808    Delay1No9_instance/shiftedFracY_d1[32]_i_3_n_0
    SLICE_X131Y438       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     5.954 r  Delay1No9_instance/shiftedFracY_d1[40]_i_1/O
                         net (fo=2, routed)           0.283     6.237    SumTree0_0_impl_instance/FPAddSubOp_instance/level4__0[17]
    SLICE_X131Y438       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=4707, routed)        1.971     6.631    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X131Y438       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]/C
                         clock pessimism              0.384     7.015    
                         clock uncertainty           -0.035     6.979    
    SLICE_X131Y438       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.004    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[40]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  0.768    




