
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043406                       # Number of seconds simulated
sim_ticks                                 43405653000                       # Number of ticks simulated
final_tick                                43405653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110198                       # Simulator instruction rate (inst/s)
host_op_rate                                   201710                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47832354                       # Simulator tick rate (ticks/s)
host_mem_usage                                2218672                       # Number of bytes of host memory used
host_seconds                                   907.45                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             57728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            549632                       # Number of bytes read from this memory
system.physmem.bytes_read::total               607360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        57728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           57728                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                902                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               8588                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9490                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              1329965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             12662682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13992647                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1329965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1329965                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1329965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            12662682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               13992647                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       5636.899919                       # Cycle average of tags in use
system.l2.total_refs                           272454                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9352                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.133234                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4828.466645                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             661.128340                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             147.304935                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.294706                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.040352                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008991                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.344049                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70778                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                69988                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  140766                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           140054                       # number of Writeback hits
system.l2.Writeback_hits::total                140054                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              62388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62388                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70778                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                132376                       # number of demand (read+write) hits
system.l2.demand_hits::total                   203154                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70778                       # number of overall hits
system.l2.overall_hits::cpu.data               132376                       # number of overall hits
system.l2.overall_hits::total                  203154                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                902                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                174                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1076                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             8414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8414                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                8588                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9490                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                902                       # number of overall misses
system.l2.overall_misses::cpu.data               8588                       # number of overall misses
system.l2.overall_misses::total                  9490                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     48044000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      9813000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57857000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    438864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     438864000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      48044000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     448677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        496721000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     48044000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    448677000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       496721000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141842                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       140054                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            140054                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70802                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71680                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            140964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               212644                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71680                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           140964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              212644                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012584                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.007586                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.118838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118838                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012584                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044629                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012584                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044629                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53263.858093                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56396.551724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53770.446097                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52158.782981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52158.782981                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53263.858093                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52244.643689                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52341.517387                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53263.858093                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52244.643689                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52341.517387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           174                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1076                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         8414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8414                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           8588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          8588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9490                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     37036500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7708000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44744500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    336826500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    336826500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     37036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    344534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    381571000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     37036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    344534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    381571000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012584                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.007586                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.118838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118838                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.060923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044629                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.060923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044629                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41060.421286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44298.850575                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41584.107807                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40031.673401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40031.673401                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41060.421286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40118.129949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40207.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41060.421286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40118.129949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40207.692308                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22488391                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22488391                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1200431                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13907993                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13008520                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.532690                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         86811307                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           20985212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      132817207                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22488391                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13008520                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      39785039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7127769                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               20057626                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            85                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  18819397                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                383185                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           86753857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.818864                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.489013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 48000093     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1748118      2.02%     57.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2322701      2.68%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2708561      3.12%     63.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2402106      2.77%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2571375      2.96%     68.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2946323      3.40%     72.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2551748      2.94%     75.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21502832     24.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             86753857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.259049                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.529953                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 25725706                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17103800                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  34887536                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3110935                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5925880                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              239761560                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5925880                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28133803                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1936547                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2700                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35369443                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15385484                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              234343033                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1436068                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11859124                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1481655                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           258625057                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             557320048                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        399951213                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         157368835                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 56986032                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                120                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24819078                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26874513                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13901283                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2651900                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           177855                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  226306771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 213                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 210508803                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2959479                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        42604224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     50801122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            127                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      86753857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.426507                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673609                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12989765     14.97%     14.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18760983     21.63%     36.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11555023     13.32%     49.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            17244289     19.88%     69.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16495794     19.01%     88.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7713562      8.89%     97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1612093      1.86%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              377421      0.44%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4927      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        86753857                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                24262694     39.05%     39.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              37669238     60.62%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 149407      0.24%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54969      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            476289      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             125526878     59.63%     59.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            46232622     21.96%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25570186     12.15%     93.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12702828      6.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              210508803                       # Type of FU issued
system.cpu.iq.rate                           2.424901                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    62136308                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.295172                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          417716648                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         194612480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    150108555                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           155150599                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74300163                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57672647                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              176180629                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                95988193                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2743709                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5444393                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        13926                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1442                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2775690                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5925880                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   99761                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7503                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           226306984                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            837676                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26874513                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13901283                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                119                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1442                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         743770                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       539524                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1283294                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             208611539                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25100351                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1897261                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37593904                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18788478                       # Number of branches executed
system.cpu.iew.exec_stores                   12493553                       # Number of stores executed
system.cpu.iew.exec_rate                     2.403046                       # Inst execution rate
system.cpu.iew.wb_sent                      208040412                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     207781202                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 152559237                       # num instructions producing a value
system.cpu.iew.wb_consumers                 252058549                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.393481                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605253                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        43264633                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1200444                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     80827977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.264591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.550196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21903842     27.10%     27.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23910340     29.58%     56.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9626351     11.91%     68.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6802243      8.42%     77.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3640933      4.50%     81.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2964800      3.67%     85.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1873950      2.32%     87.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2003025      2.48%     89.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8102493     10.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     80827977                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8102493                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    299032439                       # The number of ROB reads
system.cpu.rob.rob_writes                   458546716                       # The number of ROB writes
system.cpu.timesIdled                           21906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.868113                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.868113                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.151924                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.151924                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                309861182                       # number of integer regfile reads
system.cpu.int_regfile_writes               175024666                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  98119421                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 53423480                       # number of floating regfile writes
system.cpu.misc_regfile_reads                80688835                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71179                       # number of replacements
system.cpu.icache.tagsinuse                459.517695                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18740031                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71680                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 261.440165                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     459.517695                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.897495                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.897495                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18740031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18740031                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18740031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18740031                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18740031                       # number of overall hits
system.cpu.icache.overall_hits::total        18740031                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79366                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79366                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79366                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79366                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79366                       # number of overall misses
system.cpu.icache.overall_misses::total         79366                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1029014500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1029014500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1029014500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1029014500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1029014500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1029014500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18819397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18819397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18819397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18819397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18819397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18819397                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004217                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004217                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12965.432301                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12965.432301                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12965.432301                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12965.432301                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12965.432301                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12965.432301                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7686                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7686                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71680                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71680                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    827512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    827512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    827512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    827512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    827512500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    827512500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003809                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11544.538225                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11544.538225                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11544.538225                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11544.538225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11544.538225                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11544.538225                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 140452                       # number of replacements
system.cpu.dcache.tagsinuse                502.722587                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33322910                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 140964                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 236.393051                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             2839767000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.722587                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981880                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981880                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22268130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22268130                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054780                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33322910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33322910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33322910                       # number of overall hits
system.cpu.dcache.overall_hits::total        33322910                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        97824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97824                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70810                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70810                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       168634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       168634                       # number of overall misses
system.cpu.dcache.overall_misses::total        168634                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1239488000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1239488000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1279157499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1279157499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2518645499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2518645499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2518645499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2518645499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22365954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22365954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33491544                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33491544                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33491544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33491544                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004374                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006365                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005035                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005035                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12670.592084                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12670.592084                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18064.644810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18064.644810                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14935.573485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14935.573485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14935.573485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14935.573485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          746                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.217391                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       140054                       # number of writebacks
system.cpu.dcache.writebacks::total            140054                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        27662                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27662                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        27670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        27670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27670                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70162                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70802                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       140964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       140964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       140964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       140964                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    781986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    781986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1137420999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1137420999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1919407499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1919407499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1919407499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1919407499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004209                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004209                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11145.441977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11145.441977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16064.814539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16064.814539                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13616.295643                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13616.295643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13616.295643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13616.295643                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
