<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="MGCAppendix" />
<meta name="DC.Title" content="Verilog Interfaces to C" />
<meta name="abstract" content="This appendix describes the Questa SIM implementation of the Verilog interfaces:" />
<meta name="description" content="This appendix describes the Questa SIM implementation of the Verilog interfaces:" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idca840682-a619-4872-a032-ee589ad45ad5" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Verilog Interfaces to C</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Verilog Interfaces to C" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="idca840682-a619-4872-a032-ee589ad45ad5">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> Verilog
Interfaces to C</h1>
<div class="body MGCBody"><div class="abstract MGCAbstract"><span class="shortdesc">This
appendix describes the <span class="ph fmvar:ProductName">Questa SIM</span> implementation
of the Verilog interfaces:</span>
</div>
<ul class="ul"><li class="li" id="idca840682-a619-4872-a032-ee589ad45ad5__id248826d3-3c05-42de-8b84-a81699b67c67"><p class="p">Verilog PLI (Programming Language Interface)</p>
</li>
<li class="li" id="idca840682-a619-4872-a032-ee589ad45ad5__id54d5b58b-821a-456c-ae76-ab3d39d976c8"><p class="p">VPI(Verilog
Procedural Interface)</p>
</li>
<li class="li" id="idca840682-a619-4872-a032-ee589ad45ad5__id637503a6-151c-4fe6-914a-414e0e4b2fb4"><p class="p">SystemVerilog DPI (Direct
Programming Interface).</p>
</li>
</ul>
<p class="p">These three interfaces provide a
mechanism for defining tasks and functions that communicate with
the simulator through a C procedural interface. <span class="ph">There are many third party applications available that interface to Verilog simulators through the PLI (see <a class="xref fm:HeadingOnly" href="Concept_ThirdPartyPliApplications_id48433fd1.html#id48433fd1-b7b4-48ba-a002-158bf5b080f1__Concept_ThirdPartyPliApplications_id48433fd1.xml#id48433fd1-b7b4-48ba-a002-158bf5b080f1" title="Many third party PLI applications come with instructions on using them with Questa SIM Verilog. Even without the instructions, it is still likely that you can get it to work with Questa SIM Verilog as long as the application uses standard PLI routines. The following guidelines are for preparing a Verilog-XL PLI application to work with Questa SIM Verilog.">Third Party PLI Applications</a>).</span> In
addition, you may write your own interface applications.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_ImplementationInformation_id1ffcb399.html" title="This chapter describes only the details of using the Verilog interfaces with Questa SIM Verilog and SystemVerilog.">Implementation Information</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_GccCompilerSupportUseCInterfaces_idc14e0a7c.html" title="To use GCC compilers with C interfaces, you must acquire the gcc/g++ compiler for your given platform. ">GCC Compiler Support for use with C Interfaces</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_RegisteringPliApplications_ida6f15c09.html" title="Each PLI application must register its system tasks and functions with the simulator, providing the name of each system task and function and the associated callback routines.">Registering PLI Applications</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_RegisteringVpiApplications_id0482ac41.html" title="Each VPI application must register its system tasks and functions and its callbacks with the simulator. To accomplish this, one or more user-created registration routines must be called at simulation startup. Each registration routine should make one or more calls to vpi_register_systf() to register user-defined system tasks and functions and vpi_register_cb() to register callbacks. The registration routines must be placed in a table named vlog_startup_routines so that the simulator can find them. The table must be terminated with a 0 entry.">Registering VPI Applications</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_RegisteringDpiApplications_idca01f1b5.html" title="DPI applications do not need to be registered. However, each DPI imported or exported task or function must be identified using SystemVerilog ‘import “DPI-C”’ or ‘export “DPI-C”’syntax. ">Registering DPI Applications</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_DpiUseFlow_id41cf1eb4.html" title="Correct use of Questa SIM DPI depends on the flow presented in this section.">DPI Use Flow</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_PliCatalogUsage_id70fd43b2.html" title="Use the PLI Catalog File (PCAT file) to control autocompilation of PLI files or as a method of access control for system tasks and functions.">PLI Catalog Usage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_CompilingLinkingCApplicationsInterfaces_idd933c82e.html" title="The following platform-specific instructions show you how to compile and link your HDL interface C applications so that they can be loaded by Questa SIM. Various native C/C++ compilers are supported on different platforms. The gcc compiler is supported on all platforms.">Compiling and Linking C Applications for Interfaces</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_CompilingLinkingCApplicationsInterfaces_idbeef460a.html" title="Questa SIM does not have direct support for any language other than standard C; however, C++ code can be loaded and executed under certain conditions.">Compiling and Linking C++ Applications for Interfaces</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SpecifyingApplicationFilesLoad_ide58a8294.html" title="PLI and VPI file loading is identical. DPI file loading uses switches to the vsim command.">Specifying Application Files to Load</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_PliExample_id24ab16bf.html" title="The following example shows a small but complete PLI application for Linux.">PLI Example</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_VpiExample_id4177fb0b.html" title="The following example is a trivial, but complete VPI application. A general VPI example can be found in &lt;install_dir&gt;/questasim/examples/verilog/vpi.">VPI Example</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_DpiExample_id8ffc9254.html" title="The following example is a trivial but complete DPI application. For additional examples, see the &lt;install_dir&gt;/examples/systemverilog/dpi directory.">DPI Example</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_PliCallbackReasonArgument_id5d88eab4.html" title="The second argument to a PLI callback function is the reason argument. The values of the various reason constants are defined in the veriuser.h include file. See the IEEE Std 1364 for a description of the reason constants. The following details relate to Questa SIM Verilog, and may not be obvious in the IEEE Std 1364. Specifically, the simulator passes the reason values to the misctf callback functions under the following circumstances:">The PLI Callback reason Argument</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SizetfCallbackFunction_idb679dee7.html" title="A user-defined system function specifies the width of its return value with the sizetf callback function, and the simulator calls this function while loading the design. The following details on the sizetf callback function are not found in the IEEE Std 1364:">The sizetf Callback Function</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_PliObjectHandles_id4c3401ea.html" title="Many of the object handles returned by the PLI ACC routines are pointers to objects that naturally exist in the simulation data structures, and the handles to these objects are valid throughout the simulation, even after the acc_close() routine is called. However, some of the objects are created on demand, and the handles to these objects become invalid after acc_close() is called. The following object types are created on demand in Questa SIM Verilog:">PLI Object Handles</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_ThirdPartyPliApplications_id48433fd1.html" title="Many third party PLI applications come with instructions on using them with Questa SIM Verilog. Even without the instructions, it is still likely that you can get it to work with Questa SIM Verilog as long as the application uses standard PLI routines. The following guidelines are for preparing a Verilog-XL PLI application to work with Questa SIM Verilog.">Third Party PLI Applications</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SupportVhdlObjects_id36ed8f7e.html" title="The PLI ACC routines also provide limited support for VHDL objects in either an all VHDL design or a mixed VHDL/Verilog design.">Support for VHDL Objects</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_IeeeStd1364AccRoutines_id0e113215.html" title="Questa SIM Verilog supports the following ACC routines:">IEEE Std 1364 ACC Routines</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_IeeeStd1364TfRoutines_id42acc1a3.html" title="Questa SIM Verilog supports the following TF (task and function) routines;">IEEE Std 1364 TF Routines</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SystemverilogDpiAccessRoutines_id9084aa4b.html" title="Questa SIM SystemVerilog supports all routines defined in the &#34;svdpi.h&#34; file defined in the IEEE Std 1800-2005. ">SystemVerilog DPI Access Routines</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_VerilogXlCompatibleRoutines_id1c8f3b8a.html" title="The following PLI routines are not defined in IEEE Std 1364, but Questa SIM Verilog provides them for compatibility with Verilog-XL.">Verilog-XL Compatible Routines</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_64BitSupportPli_id707efaf2.html" title="The PLI function acc_fetch_paramval() cannot be used on 64-bit platforms to fetch a string value of a parameter. Because of this, the function acc_fetch_paramval_str() has been added to the PLI for this use. acc_fetch_paramval_str() is declared in acc_user.h. It functions in a manner similar to acc_fetch_paramval() except that it returns a char *. acc_fetch_paramval_str() can be used on all platforms.">64-bit Support for PLI</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_PlivpiTracing_id71c98c98.html" title="The foreign interface tracing feature is available for tracing PLI and VPI function calls. Foreign interface tracing creates two kinds of traces: a human-readable log of what functions were called, the value of the arguments, and the results returned; and a set of C‑language files that can be used to replay what the foreign interface code did.">PLI/VPI Tracing</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_CheckpointingInterfaceCode_idf09e8b92.html" title="The checkpoint feature in Questa SIM captures the state of PLI/VPI/DPI code. ">Checkpointing and Interface Code</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_DebuggingInterfaceApplicationCode_id8dcbdb52.html" title="Questa SIM offers the optional C Debug feature, which allows you to interactively debug SystemC/C/C++ source code with the open-source gdb debugger. ">Debugging Interface Application Code</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Verilog Interfaces to C"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCAppe_VerilogInterfacesC_idca840682.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>