;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 0, 400
	JMZ 9, 7
	SUB 0, 0
	MOV -1, <-20
	ADD #270, <1
	SUB @121, 106
	MOV -1, <-70
	SUB 20, @0
	SUB 0, 0
	SUB 0, 0
	SUB #0, -70
	SUB @121, 106
	SUB 0, 0
	ADD #270, <1
	SUB 0, 0
	SUB 20, @0
	SUB 0, 0
	ADD 210, 30
	SUB <121, 706
	SUB <121, 706
	SLT 20, @12
	SLT 20, @12
	SUB 0, 400
	JMZ -117, 100
	SUB 0, 0
	CMP -207, <-120
	SUB 0, 0
	SUB <300, 90
	SUB 0, 0
	CMP -207, <-120
	SUB #71, @640
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	ADD 210, 60
	JMN @12, #200
	CMP -207, <-120
	CMP -207, <-120
	JMN @12, #200
	JMP 0, 8
	ADD 210, 60
	JMN @12, #200
	JMP 0, 8
	SPL 0, <702
	CMP -8, <-27
