{"arxivId":null,"authors":[{"authorId":"34223410","name":"Hossein Sayadi","url":"https://www.semanticscholar.org/author/34223410"},{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"}],"citationVelocity":0,"citations":[],"doi":"10.1109/IGCC.2017.8323570","influentialCitationCount":0,"paperId":"a826646a8e4e8a746111d3a6915c8f0fcfcc3a00","references":[{"arxivId":null,"authors":[{"authorId":"2275326","name":"Christian Bienia","url":"https://www.semanticscholar.org/author/2275326"},{"authorId":"2168945","name":"Kai Li","url":"https://www.semanticscholar.org/author/2168945"}],"doi":null,"isInfluential":false,"paperId":"e23298e18aa92ac43fa941d0f5eacb339905b685","title":"PARSEC 2 . 0 : A New Benchmark Suite for Chip-Multiprocessors","url":"https://www.semanticscholar.org/paper/e23298e18aa92ac43fa941d0f5eacb339905b685","venue":"","year":2009},{"arxivId":null,"authors":[{"authorId":"2097852","name":"Guangshuo Liu","url":"https://www.semanticscholar.org/author/2097852"},{"authorId":"3025605","name":"Jinpyo Park","url":"https://www.semanticscholar.org/author/3025605"},{"authorId":"1704073","name":"Diana Marculescu","url":"https://www.semanticscholar.org/author/1704073"}],"doi":"10.1109/ICCD.2013.6657025","isInfluential":true,"paperId":"17dea513763c57dcd0e62085045fb5be6770c600","title":"Dynamic thread mapping for high-performance, power-efficient heterogeneous many-core systems","url":"https://www.semanticscholar.org/paper/17dea513763c57dcd0e62085045fb5be6770c600","venue":"2013 IEEE 31st International Conference on Computer Design (ICCD)","year":2013},{"arxivId":null,"authors":[{"authorId":"2097852","name":"Guangshuo Liu","url":"https://www.semanticscholar.org/author/2097852"},{"authorId":"3025605","name":"Jinpyo Park","url":"https://www.semanticscholar.org/author/3025605"},{"authorId":"1704073","name":"Diana Marculescu","url":"https://www.semanticscholar.org/author/1704073"}],"doi":"10.1109/TCAD.2015.2421911","isInfluential":true,"paperId":"0f907be717c75a5630a4a86080118a3d21581ece","title":"Procrustes1: Power Constrained Performance Improvement Using Extended Maximize-Then-Swap Algorithm","url":"https://www.semanticscholar.org/paper/0f907be717c75a5630a4a86080118a3d21581ece","venue":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","year":2015},{"arxivId":null,"authors":[{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"},{"authorId":"1953498","name":"Vasileios Kontorinis","url":"https://www.semanticscholar.org/author/1953498"},{"authorId":"2897314","name":"Amirali Shayan","url":"https://www.semanticscholar.org/author/2897314"},{"authorId":"2639621","name":"Ta-Wei Lin","url":"https://www.semanticscholar.org/author/2639621"},{"authorId":"1740142","name":"Dean M. Tullsen","url":"https://www.semanticscholar.org/author/1740142"}],"doi":"10.1109/HPCA.2012.6169037","isInfluential":true,"paperId":"8ff11ac79721dc48198cac1f0ca3d0ccc5e340ee","title":"Dynamically heterogeneous cores through 3D resource pooling","url":"https://www.semanticscholar.org/paper/8ff11ac79721dc48198cac1f0ca3d0ccc5e340ee","venue":"IEEE International Symposium on High-Performance Comp Architecture","year":2012},{"arxivId":null,"authors":[{"authorId":"3131097","name":"Kenzo Van Craeynest","url":"https://www.semanticscholar.org/author/3131097"},{"authorId":"1684691","name":"Aamer Jaleel","url":"https://www.semanticscholar.org/author/1684691"},{"authorId":"1717133","name":"Lieven Eeckhout","url":"https://www.semanticscholar.org/author/1717133"},{"authorId":"2802109","name":"Paolo Narv\u00e1ez","url":"https://www.semanticscholar.org/author/2802109"},{"authorId":"1775477","name":"Joel S. Emer","url":"https://www.semanticscholar.org/author/1775477"}],"doi":"10.1145/2366231.2337184","isInfluential":true,"paperId":"109df0e8e5969ddf01e073143e83599228a1163f","title":"Scheduling heterogeneous multi-cores through performance impact estimation (PIE)","url":"https://www.semanticscholar.org/paper/109df0e8e5969ddf01e073143e83599228a1163f","venue":"2012 39th Annual International Symposium on Computer Architecture (ISCA)","year":2012},{"arxivId":null,"authors":[{"authorId":"2453631","name":"Roger W. Koenker","url":"https://www.semanticscholar.org/author/2453631"}],"doi":null,"isInfluential":false,"paperId":"859c8570f6b01e23599c958113ee7e89cf9d8fc9","title":"Quantile Regression Redux","url":"https://www.semanticscholar.org/paper/859c8570f6b01e23599c958113ee7e89cf9d8fc9","venue":"","year":2008},{"arxivId":null,"authors":[{"authorId":"1953498","name":"Vasileios Kontorinis","url":"https://www.semanticscholar.org/author/1953498"},{"authorId":"1700592","name":"Mohammad Khavari Tavana","url":"https://www.semanticscholar.org/author/1700592"},{"authorId":"1737269","name":"Mohammad Hossein Hajkazemi","url":"https://www.semanticscholar.org/author/1737269"},{"authorId":"1740142","name":"Dean M. Tullsen","url":"https://www.semanticscholar.org/author/1740142"},{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"}],"doi":"10.1145/2593069.2596674","isInfluential":false,"paperId":"71aa0f7b09d9c5890f73ecb60d1b59c0694de808","title":"Enabling dynamic heterogeneity through core-on-core stacking","url":"https://www.semanticscholar.org/paper/71aa0f7b09d9c5890f73ecb60d1b59c0694de808","venue":"2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)","year":2014},{"arxivId":null,"authors":[{"authorId":"3198208","name":"Steven Cameron Woo","url":"https://www.semanticscholar.org/author/3198208"},{"authorId":"3165589","name":"Moriyoshi Ohara","url":"https://www.semanticscholar.org/author/3165589"},{"authorId":"2542359","name":"Evan Torrie","url":"https://www.semanticscholar.org/author/2542359"},{"authorId":"1685479","name":"Jaswinder Pal Singh","url":"https://www.semanticscholar.org/author/1685479"},{"authorId":"9985189","name":"Anoop Gupta","url":"https://www.semanticscholar.org/author/9985189"}],"doi":"10.1145/223982.223990","isInfluential":false,"paperId":"16d06700b27881d3b3722408b220a653f6618691","title":"The SPLASH-2 Programs: Characterization and Methodological Considerations","url":"https://www.semanticscholar.org/paper/16d06700b27881d3b3722408b220a653f6618691","venue":"ISCA","year":1995},{"arxivId":null,"authors":[{"authorId":"2259796","name":"Jason Cong","url":"https://www.semanticscholar.org/author/2259796"},{"authorId":"46373665","name":"Bo Yuan","url":"https://www.semanticscholar.org/author/46373665"}],"doi":"10.1145/2333660.2333737","isInfluential":false,"paperId":"27c66ba59c76e737f863ba05b7099ad5788af836","title":"Energy-efficient scheduling on heterogeneous multi-core architectures","url":"https://www.semanticscholar.org/paper/27c66ba59c76e737f863ba05b7099ad5788af836","venue":"ISLPED","year":2012},{"arxivId":null,"authors":[{"authorId":"2175353","name":"Andrew Lukefahr","url":"https://www.semanticscholar.org/author/2175353"},{"authorId":"2593764","name":"Shruti Padmanabha","url":"https://www.semanticscholar.org/author/2593764"},{"authorId":"40040123","name":"Reetuparna Das","url":"https://www.semanticscholar.org/author/40040123"},{"authorId":"2874244","name":"Faissal M. Sleiman","url":"https://www.semanticscholar.org/author/2874244"},{"authorId":"1793651","name":"Ronald G. Dreslinski","url":"https://www.semanticscholar.org/author/1793651"},{"authorId":"3334450","name":"Thomas F. Wenisch","url":"https://www.semanticscholar.org/author/3334450"},{"authorId":"1721289","name":"Scott A. Mahlke","url":"https://www.semanticscholar.org/author/1721289"}],"doi":"10.1109/MICRO.2012.37","isInfluential":true,"paperId":"7ce25a0852e2345be1a1bd02b8eb4cefb9d47073","title":"Composite Cores: Pushing Heterogeneity Into a Core","url":"https://www.semanticscholar.org/paper/7ce25a0852e2345be1a1bd02b8eb4cefb9d47073","venue":"2012 45th Annual IEEE/ACM International Symposium on Microarchitecture","year":2012},{"arxivId":null,"authors":[{"authorId":"7297702","name":"Changkyu Kim","url":"https://www.semanticscholar.org/author/7297702"},{"authorId":"1738240","name":"Simha Sethumadhavan","url":"https://www.semanticscholar.org/author/1738240"},{"authorId":"29796787","name":"Dipali Gulati","url":"https://www.semanticscholar.org/author/29796787"},{"authorId":"39972570","name":"Damian Burger","url":"https://www.semanticscholar.org/author/39972570"},{"authorId":"47043402","name":"Muralikrishnan Govindan","url":"https://www.semanticscholar.org/author/47043402"},{"authorId":"35609925","name":"Nitya Ranganathan","url":"https://www.semanticscholar.org/author/35609925"},{"authorId":"35076515","name":"S.W. Keckler","url":"https://www.semanticscholar.org/author/35076515"}],"doi":null,"isInfluential":true,"paperId":"a5037201524eb895929cee8aebe2e1d002479843","title":"Composable Lightweight Processors","url":"https://www.semanticscholar.org/paper/a5037201524eb895929cee8aebe2e1d002479843","venue":"","year":2007},{"arxivId":null,"authors":[{"authorId":"1794519","name":"Katayoun Neshatpour","url":"https://www.semanticscholar.org/author/1794519"},{"authorId":"1798722","name":"Avesta Sasan","url":"https://www.semanticscholar.org/author/1798722"},{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"}],"doi":"10.1145/2968456.2976765","isInfluential":false,"paperId":"2850175988e506b5aaf6d00d07bae39f87a8393d","title":"Big data analytics on heterogeneous accelerator architectures","url":"https://www.semanticscholar.org/paper/2850175988e506b5aaf6d00d07bae39f87a8393d","venue":"2016 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","year":2016},{"arxivId":null,"authors":[{"authorId":"8153371","name":"Rakesh Kumar","url":"https://www.semanticscholar.org/author/8153371"},{"authorId":"1740142","name":"Dean M. Tullsen","url":"https://www.semanticscholar.org/author/1740142"},{"authorId":"1770926","name":"Parthasarathy Ranganathan","url":"https://www.semanticscholar.org/author/1770926"},{"authorId":"1715454","name":"Norman P. Jouppi","url":"https://www.semanticscholar.org/author/1715454"},{"authorId":"40458921","name":"Keith I. Farkas","url":"https://www.semanticscholar.org/author/40458921"}],"doi":"10.1145/1028176.1006707","isInfluential":false,"paperId":"07ccd8f48c5067fff6f50e6654ff410195ff0a91","title":"Single-ISA heterogeneous multi-core architectures for multithreaded workload performance","url":"https://www.semanticscholar.org/paper/07ccd8f48c5067fff6f50e6654ff410195ff0a91","venue":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","year":2004},{"arxivId":null,"authors":[{"authorId":"1700592","name":"Mohammad Khavari Tavana","url":"https://www.semanticscholar.org/author/1700592"},{"authorId":"1737269","name":"Mohammad Hossein Hajkazemi","url":"https://www.semanticscholar.org/author/1737269"},{"authorId":"14148855","name":"Divya Pathak","url":"https://www.semanticscholar.org/author/14148855"},{"authorId":"1740536","name":"Ioannis Savidis","url":"https://www.semanticscholar.org/author/1740536"},{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"}],"doi":"10.1145/2744769.2744833","isInfluential":true,"paperId":"30455ed559efdac68f2675e278548d27453b8c85","title":"ElasticCore: Enabling dynamic heterogeneity with joint core and voltage/frequency scaling","url":"https://www.semanticscholar.org/paper/30455ed559efdac68f2675e278548d27453b8c85","venue":"2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)","year":2015},{"arxivId":null,"authors":[{"authorId":"1700592","name":"Mohammad Khavari Tavana","url":"https://www.semanticscholar.org/author/1700592"},{"authorId":"14148855","name":"Divya Pathak","url":"https://www.semanticscholar.org/author/14148855"},{"authorId":"1737269","name":"Mohammad Hossein Hajkazemi","url":"https://www.semanticscholar.org/author/1737269"},{"authorId":"6246197","name":"Maria Malik","url":"https://www.semanticscholar.org/author/6246197"},{"authorId":"1740536","name":"Ioannis Savidis","url":"https://www.semanticscholar.org/author/1740536"},{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"}],"doi":"10.1109/ICCD.2015.7357168","isInfluential":false,"paperId":"91b1c1107fa62f319137184232493e625570fa87","title":"Realizing complexity-effective on-chip power delivery for many-core platforms by exploiting optimized mapping","url":"https://www.semanticscholar.org/paper/91b1c1107fa62f319137184232493e625570fa87","venue":"2015 33rd IEEE International Conference on Computer Design (ICCD)","year":2015},{"arxivId":null,"authors":[{"authorId":"2426250","name":"Nagabhushan Chitlur","url":"https://www.semanticscholar.org/author/2426250"},{"authorId":"2092823","name":"Ganapati Srinivasa","url":"https://www.semanticscholar.org/author/2092823"},{"authorId":"2616420","name":"Scott Hahn","url":"https://www.semanticscholar.org/author/2616420"},{"authorId":"49501938","name":"Pradeep Kumar Gupta","url":"https://www.semanticscholar.org/author/49501938"},{"authorId":"39382389","name":"Dheeraj Reddy","url":"https://www.semanticscholar.org/author/39382389"},{"authorId":"1688306","name":"David A. Koufaty","url":"https://www.semanticscholar.org/author/1688306"},{"authorId":"50622679","name":"Paul Brett","url":"https://www.semanticscholar.org/author/50622679"},{"authorId":"39664723","name":"Abirami Prabhakaran","url":"https://www.semanticscholar.org/author/39664723"},{"authorId":"1718117","name":"Lu Zhao","url":"https://www.semanticscholar.org/author/1718117"},{"authorId":"3179432","name":"Nelson Ijih","url":"https://www.semanticscholar.org/author/3179432"},{"authorId":"2976254","name":"Suchit Subhaschandra","url":"https://www.semanticscholar.org/author/2976254"},{"authorId":"2351510","name":"Sabina Grover","url":"https://www.semanticscholar.org/author/2351510"},{"authorId":"2385343","name":"Xiaowei Jiang","url":"https://www.semanticscholar.org/author/2385343"},{"authorId":"2049950","name":"Ravi R. Iyer","url":"https://www.semanticscholar.org/author/2049950"}],"doi":"10.1109/HPCA.2012.6169046","isInfluential":false,"paperId":"167c651a235cf567ee8ca19b8d0e4d2f19e01b42","title":"QuickIA: Exploring heterogeneous architectures on real prototypes","url":"https://www.semanticscholar.org/paper/167c651a235cf567ee8ca19b8d0e4d2f19e01b42","venue":"IEEE International Symposium on High-Performance Comp Architecture","year":2012},{"arxivId":null,"authors":[{"authorId":"48831363","name":"Sheng Li","url":"https://www.semanticscholar.org/author/48831363"},{"authorId":"2575874","name":"Jung Ho Ahn","url":"https://www.semanticscholar.org/author/2575874"},{"authorId":"14956868","name":"Richard D. Strong","url":"https://www.semanticscholar.org/author/14956868"},{"authorId":"1830240","name":"Jay B. Brockman","url":"https://www.semanticscholar.org/author/1830240"},{"authorId":"1740142","name":"Dean M. Tullsen","url":"https://www.semanticscholar.org/author/1740142"},{"authorId":"1715454","name":"Norman P. Jouppi","url":"https://www.semanticscholar.org/author/1715454"}],"doi":"10.1145/1669112.1669172","isInfluential":false,"paperId":"352a8957005dc5519b15ed1870751ec494d66395","title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","url":"https://www.semanticscholar.org/paper/352a8957005dc5519b15ed1870751ec494d66395","venue":"2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)","year":2009},{"arxivId":null,"authors":[{"authorId":"1787439","name":"Engin Ipek","url":"https://www.semanticscholar.org/author/1787439"},{"authorId":"2952721","name":"Meyrem Kirman","url":"https://www.semanticscholar.org/author/2952721"},{"authorId":"2930850","name":"Nevin Kirman","url":"https://www.semanticscholar.org/author/2930850"},{"authorId":"40611011","name":"Jos\u00e9 F. Mart\u00ednez","url":"https://www.semanticscholar.org/author/40611011"}],"doi":"10.1145/1250662.1250686","isInfluential":true,"paperId":"1491e934ee736e8219c2922ab1629322dac753a0","title":"Core fusion: accommodating software diversity in chip multiprocessors","url":"https://www.semanticscholar.org/paper/1491e934ee736e8219c2922ab1629322dac753a0","venue":"ISCA","year":2007},{"arxivId":null,"authors":[{"authorId":"2948456","name":"Michela Becchi","url":"https://www.semanticscholar.org/author/2948456"},{"authorId":"1709995","name":"Patrick Crowley","url":"https://www.semanticscholar.org/author/1709995"}],"doi":null,"isInfluential":false,"paperId":"51e4665b3b138a0419a7f817f5d291a2b6cc322d","title":"Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures.","url":"https://www.semanticscholar.org/paper/51e4665b3b138a0419a7f817f5d291a2b6cc322d","venue":"","year":2008},{"arxivId":null,"authors":[{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"}],"doi":"10.1145/2903150.2908078","isInfluential":false,"paperId":"cbaa525322aa172c94b78a8c8affcd38c6cbfbdf","title":"Heterogeneous chip multiprocessor architectures for big data applications","url":"https://www.semanticscholar.org/paper/cbaa525322aa172c94b78a8c8affcd38c6cbfbdf","venue":"Conf. Computing Frontiers","year":2016},{"arxivId":null,"authors":[{"authorId":"40611011","name":"Jos\u00e9 F. Mart\u00ednez","url":"https://www.semanticscholar.org/author/40611011"},{"authorId":"1787439","name":"Engin Ipek","url":"https://www.semanticscholar.org/author/1787439"}],"doi":"10.1109/MM.2009.77","isInfluential":false,"paperId":"f663646a5f190b7b68470d684d86ff4a6db62f8d","title":"Dynamic Multicore Resource Management: A Machine Learning Approach","url":"https://www.semanticscholar.org/paper/f663646a5f190b7b68470d684d86ff4a6db62f8d","venue":"IEEE Micro","year":2009},{"arxivId":null,"authors":[{"authorId":"6246197","name":"Maria Malik","url":"https://www.semanticscholar.org/author/6246197"},{"authorId":"1794519","name":"Katayoun Neshatpour","url":"https://www.semanticscholar.org/author/1794519"},{"authorId":"2393902","name":"Tinoosh Mohsenin","url":"https://www.semanticscholar.org/author/2393902"},{"authorId":"1798722","name":"Avesta Sasan","url":"https://www.semanticscholar.org/author/1798722"},{"authorId":"1747542","name":"Houman Homayoun","url":"https://www.semanticscholar.org/author/1747542"}],"doi":"10.23919/DATE.2017.7927225","isInfluential":false,"paperId":"229a00f6d94b4990e340d169207d202372a43738","title":"Big vs little core for energy-efficient Hadoop computing","url":"https://www.semanticscholar.org/paper/229a00f6d94b4990e340d169207d202372a43738","venue":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","year":2017}],"title":"Scheduling multithreaded applications onto heterogeneous composite cores architecture","topics":[{"topic":"Scheduling (computing)","topicId":"3439","url":"https://www.semanticscholar.org/topic/3439"},{"topic":"Predictive modelling","topicId":"38565","url":"https://www.semanticscholar.org/topic/38565"},{"topic":"Thread (computing)","topicId":"6051","url":"https://www.semanticscholar.org/topic/6051"},{"topic":"Multithreading (computer architecture)","topicId":"86878","url":"https://www.semanticscholar.org/topic/86878"},{"topic":"Mathematical optimization","topicId":"89","url":"https://www.semanticscholar.org/topic/89"},{"topic":"Instruction scheduling","topicId":"30180","url":"https://www.semanticscholar.org/topic/30180"},{"topic":"Central processing unit","topicId":"2752","url":"https://www.semanticscholar.org/topic/2752"},{"topic":"Interdependence","topicId":"33271","url":"https://www.semanticscholar.org/topic/33271"},{"topic":"Bit error rate","topicId":"570","url":"https://www.semanticscholar.org/topic/570"}],"url":"https://www.semanticscholar.org/paper/a826646a8e4e8a746111d3a6915c8f0fcfcc3a00","venue":"2017 Eighth International Green and Sustainable Computing Conference (IGSC)","year":2017}
