============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 14 2023  03:29:05 pm
  Module:                 TOP
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

           Instance                      Module            Cells  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------------------
TOP                                                          257        809         4          813 
  alu_inst                    ALU                            253        766         0          766 
    csa_tree_gte_45_15_groupi csa_tree_gte_45_15_group_24     20         48         0           48 
    csa_tree_gte_63_16_groupi csa_tree_gte_63_16_group_26     18         43         0           43 
  shifter_inst                SHIFTER                          4         43         0           43 
