Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/rodrigo/ufmg/disciplinas/pse/filter_validation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/rodrigo/ufmg/disciplinas/pse/filter_validation/quartus/db/ip/cycloneV_soc/submodules/altera_merlin_width_adapter.sv Line: 459
