// Seed: 4153678240
module module_0;
  assign id_1[1'h0-:1] = id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(negedge (id_2) - 1 or 1 == id_2);
  module_0 modCall_1 ();
endprogram
module module_2 (
    output wand id_0,
    output tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
