image : ppro512k.jpg thumb 150px right 200 & nbsp ; mhz pentium pro with a 512 & nbsp ; kb l2 cache in pga package thumb thumb the lead architect of pentium pro was fred pollack who was specialized in superscalarity and had also worked as the lead engineer of the intel iapx 432 the pentium pro incorporated a new microarchitecture , different from the pentium 's p5 microarchitecture it has a decoupled , 14-stage superpipelined architecture which used an instruction pool the pentium pro ( p6 ) featured many advanced concepts not found in the pentium , although it was n't the first or only x86 processor to implement them ( see nexgen nx586 or cyrix 6x86 ) the pentium pro pipeline had extra decode stages to dynamically translate ia-32 instructions into buffered micro-operation sequences which could then be analysed , reordered , and renamed in order to detect parallelizable operations that may be issued to more than one execution unit at once the pentium pro thus featured out of order execution , including speculative execution via register renaming the pentium pro has an 8 & nbsp ; kb instruction cache , from which up to 16 bytes are fetched on each cycle and sent to the instruction decoders this restricts the pentium pro 's ability to decode multiple instructions simultaneously , limiting superscalar execution the pentium pro was the first processor in the x86-family to support upgradeable microcode under bios and/or operating system control the pentium pro has a total of six execution units : two integer units , one floating-point unit ( fpu ) , a load unit , store address unit , and a store data unit one of the integer units shares the same ports as the fpu , and therefore the pentium pro can only dispatch one integer micro-op and one floating-point micro-op , or two integer micro-ops per a cycle , in addition to micro-ops for the other three execution units the second integer unit , which is connected to port 1 , does not have these facilities and is limited to simple operations such as add , subtract , and the calculation of branch target addresses after the microprocessor was released , a bug was discovered in the floating point unit , commonly called the '' pentium pro and pentium ii fpu bug '' and by intel as the '' flag erratum '' the pentium pro p6 microarchitecture was used in one form or another by intel for more than a decade the design 's various traits would continue after that in the derivative core called '' banias '' in pentium m and intel core ( yonah ) , which itself would evolve into the core microarchitecture ( core 2 processor ) in 2006 and onward the pentium pro 's integer performance lead disappeared rapidly , first overtaken by the mips technologies r10000 in january 1996 , and then by digital equipment corporation 's ev56 variant of the alpha 21164 likely pentium pro 's most noticeable addition was its on-package l2 cache , which ranged from 256 & nbsp ; kb at introduction to 1 & nbsp ; mb in 1997 intel instead placed the l2 die ( s ) separately in the package which still allowed it to run at the same clock speed as the cpu core additionally , unlike most motherboard-based cache schemes that shared the main system bus with the cpu , the pentium pro 's cache had its own back-side bus ( called dual independent bus by intel ) in intel 's '' family/model/stepping '' scheme , the pentium pro is family 6 , model 1 , and its intel product code is 80521 the pentium pro ( up to 512 & nbsp ; kb cache ) is packaged in a ceramic multi-chip module ( mcm ) featuring 512 & nbsp ; kb of full-speed cache , it was produced by intel as a drop-in upgrade option for owners of pentium pro systems the slockets allowed pentium pro processors to be used with slot & nbsp ; 1 motherboards list of intel pentium ii microprocessors list of intel pentium pro microprocessors backside bus , searchstorage.techtarget.com intel pentium pro images and descriptions , cpu-collection.de cpu-info : intel pentium pro , indepth processor history , web.archive.org 