//-----------------------------------------------------------------------------
// The confidential and proprietary information contained in this file may     
// only be used by a person authorised under and to the extent permitted       
// by a subsisting licensing agreement from FASTASIC Limited.              
//                                                                             
//            (C) COPYRIGHT 2015-2017 FASTASIC Limited.                  
//                ALL RIGHTS RESERVED                                          
//                                                                             
// This entire notice must be reproduced on all copies of this file            
// and copies of this file may only be made by a person if such person is      
// permitted to do so under the terms of a subsisting license agreement        
// from FASTASIC Limited.                                                  
//-----------------------------------------------------------------------------
#ifndef ___REG_BASE_ADDR_H__
#define ___REG_BASE_ADDR_H__

#include <stdint.h>
#include "cmsis_compiler.h"

//Auto-gen by fr
#define    REG_UART_BASE                  0x40003000          
#define    REG_DMAC_BASE                  0x40010000          
#define    REG_SYSC_AWO_BASE              0x40020000          
#define    REG_H2H_SRAM_BASE              0x20008000          
#define    REG_SPIM_BASE                  0x40006000          
#define    REG_TIMER_BASE                 0x40001000          
#define    REG_QSPI_BASE                  0x40030000          
#define    REG_RTC_BASE                   0x40021000          
#define    REG_ADCC_S_BASE                0x4000a000          
#define    REG_SRAM0_BASE                 0x20000000          
#define    REG_SRAM1_BASE                 0x00000000          
#define    REG_WDT_BASE                   0x40002000          
#define    REG_I2C0_BASE                  0x40004000          
#define    REG_FLASH_BASE                 0x10000000          
#define    REG_I2S_BASE                   0x40008000          
#define    REG_SYSC_CPU_BASE              0x40000000          
#define    REG_ADCC_M_BASE                0x40009000          
#define    REG_CFG_BASE                   0x4000b000          
#define    REG_GPIO_BASE                  0x40007000          
#define    REG_I2C1_BASE                  0x40005000          
#define    REG_CACHE_BASE                 0x40040000          

#endif


