{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753728115074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753728115074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 20:41:55 2025 " "Processing started: Mon Jul 28 20:41:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753728115074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728115074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728115074 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll0.qip " "Tcl Script File pll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll0.qip " "set_global_assignment -name QIP_FILE pll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1753728115236 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1753728115236 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "unnamed/synthesis/unnamed.qip " "Tcl Script File unnamed/synthesis/unnamed.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE unnamed/synthesis/unnamed.qip " "set_global_assignment -name QIP_FILE unnamed/synthesis/unnamed.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1753728115236 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1753728115236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753728115425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753728115425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk-clk_divider " "Found design unit 1: clk-clk_divider" {  } { { "clk.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joystick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file joystick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Joystick-behave " "Found design unit 1: Joystick-behave" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""} { "Info" "ISGN_ENTITY_NAME" "1 Joystick " "Found entity 1: Joystick" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-Behavioral " "Found design unit 1: LFSR-Behavioral" {  } { { "LFSR.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/LFSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/LFSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_obj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_obj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_obj-clk_divider " "Found design unit 1: clk_obj-clk_divider" {  } { { "clk_obj.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk_obj.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_obj " "Found entity 1: clk_obj" {  } { { "clk_obj.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clk_obj.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_points.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_points.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_points-clk_divider " "Found design unit 1: clk_points-clk_divider" {  } { { "clock_points.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clock_points.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121320 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_points " "Found entity 1: clk_points" {  } { { "clock_points.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/clock_points.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_segment-display_arc " "Found design unit 1: Seven_segment-display_arc" {  } { { "Seven_segment.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Seven_segment.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_segment " "Found entity 1: Seven_segment" {  } { { "Seven_segment.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Seven_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121320 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../../Downloads/TopLevel.bdf " "Can't analyze file -- file ../../../../../Downloads/TopLevel.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753728121320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753728121368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst4 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 232 328 512 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.vhd 2 1 " "Using design file pll0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll0-SYN " "Found design unit 1: pll0-SYN" {  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121400 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1753728121400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:inst3 " "Elaborating entity \"pll0\" for hierarchy \"pll0:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 232 136 272 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:inst3\|altpll:altpll_component\"" {  } { { "pll0.vhd" "altpll_component" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:inst3\|altpll:altpll_component\"" {  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:inst3\|altpll:altpll_component " "Instantiated megafunction \"pll0:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 18 " "Parameter \"clk0_divide_by\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 53 " "Parameter \"clk0_multiply_by\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1753728121447 ""}  } { { "pll0.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/pll0.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1753728121447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753728121494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:inst3\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:inst3\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst2 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 312 904 1120 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hw_image_generator.vhd(106) " "VHDL Process Statement warning at hw_image_generator.vhd(106): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_y hw_image_generator.vhd(100) " "VHDL Process Statement warning at hw_image_generator.vhd(100): inferring latch(es) for signal or variable \"new_y\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_x hw_image_generator.vhd(100) " "VHDL Process Statement warning at hw_image_generator.vhd(100): inferring latch(es) for signal or variable \"new_x\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lfsr hw_image_generator.vhd(126) " "VHDL Process Statement warning at hw_image_generator.vhd(126): signal \"lfsr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hw_image_generator.vhd(132) " "VHDL Process Statement warning at hw_image_generator.vhd(132): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(176) " "VHDL Process Statement warning at hw_image_generator.vhd(176): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "points hw_image_generator.vhd(180) " "VHDL Process Statement warning at hw_image_generator.vhd(180): signal \"points\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state hw_image_generator.vhd(184) " "VHDL Process Statement warning at hw_image_generator.vhd(184): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_x hw_image_generator.vhd(185) " "VHDL Process Statement warning at hw_image_generator.vhd(185): signal \"new_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_y hw_image_generator.vhd(185) " "VHDL Process Statement warning at hw_image_generator.vhd(185): signal \"new_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs_x hw_image_generator.vhd(193) " "VHDL Process Statement warning at hw_image_generator.vhd(193): signal \"obs_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs_y hw_image_generator.vhd(193) " "VHDL Process Statement warning at hw_image_generator.vhd(193): signal \"obs_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs2_x hw_image_generator.vhd(197) " "VHDL Process Statement warning at hw_image_generator.vhd(197): signal \"obs2_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obs2_y hw_image_generator.vhd(197) " "VHDL Process Statement warning at hw_image_generator.vhd(197): signal \"obs2_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(168) " "VHDL Process Statement warning at hw_image_generator.vhd(168): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(168) " "VHDL Process Statement warning at hw_image_generator.vhd(168): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(168) " "VHDL Process Statement warning at hw_image_generator.vhd(168): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(168) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(168) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(168) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(168)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121510 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_x\[0\] hw_image_generator.vhd(100) " "Inferred latch for \"new_x\[0\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[0\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[0\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[1\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[1\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[2\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[2\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[3\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[3\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[4\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[4\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[5\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[5\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[6\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[6\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[7\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[7\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[8\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[8\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[9\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[9\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[10\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[10\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[11\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[11\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[12\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[12\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[13\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[13\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[14\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[14\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[15\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[15\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[16\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[16\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[17\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[17\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[18\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[18\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[19\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[19\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[20\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[20\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[21\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[21\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[22\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[22\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[23\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[23\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[24\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[24\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[25\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[25\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[26\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[26\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[27\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[27\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[28\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[28\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[29\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[29\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[30\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[30\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_y\[31\] hw_image_generator.vhd(100) " "Inferred latch for \"new_y\[31\]\" at hw_image_generator.vhd(100)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121526 "|TopLevel|hw_image_generator:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_segment hw_image_generator:inst2\|Seven_segment:display1 " "Elaborating entity \"Seven_segment\" for hierarchy \"hw_image_generator:inst2\|Seven_segment:display1\"" {  } { { "hw_image_generator.vhd" "display1" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_points clk_points:inst9 " "Elaborating entity \"clk_points\" for hierarchy \"clk_points:inst9\"" {  } { { "TopLevel.bdf" "inst9" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 72 112 264 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_obj clk_obj:inst8 " "Elaborating entity \"clk_obj\" for hierarchy \"clk_obj:inst8\"" {  } { { "TopLevel.bdf" "inst8" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 464 8 160 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:inst7 " "Elaborating entity \"clk\" for hierarchy \"clk:inst7\"" {  } { { "TopLevel.bdf" "inst7" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 392 176 328 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { -48 56 256 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Joystick Joystick:inst1 " "Elaborating entity \"Joystick\" for hierarchy \"Joystick:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/TopLevel.bdf" { { 520 312 480 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch1 Joystick.vhd(29) " "Verilog HDL or VHDL warning at Joystick.vhd(29): object \"ch1\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch2 Joystick.vhd(30) " "Verilog HDL or VHDL warning at Joystick.vhd(30): object \"ch2\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch3 Joystick.vhd(31) " "Verilog HDL or VHDL warning at Joystick.vhd(31): object \"ch3\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch4 Joystick.vhd(32) " "Verilog HDL or VHDL warning at Joystick.vhd(32): object \"ch4\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch5 Joystick.vhd(33) " "Verilog HDL or VHDL warning at Joystick.vhd(33): object \"ch5\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch6 Joystick.vhd(34) " "Verilog HDL or VHDL warning at Joystick.vhd(34): object \"ch6\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 "|TopLevel|Joystick:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch7 Joystick.vhd(35) " "Verilog HDL or VHDL warning at Joystick.vhd(35): object \"ch7\" assigned a value but never read" {  } { { "Joystick.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753728121573 "|TopLevel|Joystick:inst1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "unnamed_map unnamed " "Node instance \"unnamed_map\" instantiates undefined entity \"unnamed\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Joystick.vhd" "unnamed_map" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/Joystick.vhd" 38 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1753728121589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753728121683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 28 20:42:01 2025 " "Processing ended: Mon Jul 28 20:42:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753728121683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753728121683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753728121683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728121683 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753728122285 ""}
