INFO: [VRFC 10-2263] Analyzing Verilog file "C:/programming/Codebase/vivado/Logic gates/gates.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/programming/Codebase/vivado/Logic gates/gates.srcs/sim_1/new/logic_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/programming/Codebase/vivado/Logic gates/gates.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
