// WC_2_5.v generated by WCSyn.py
`timescale 1ns / 1ps
module wc(D, clk, rst, Z);
input  [10*6-1:0] D;
input  clk, rst;
output reg [10*2-1:0] Z;

	reg [9:0] input_t [0:5];
	reg [9:0] d [0:35];
	reg [9:0] MUL [0:5];
	reg [9:0] output_t [0:1];

	always@(posedge clk)begin

		//input_transform
		d[35] <= (D[9:0]);
		d[34] <= 0;
		d[33] <= (~D[29:20] + 1) * 5;
		d[32] <= 0;
		d[31] <= (D[49:40]) <<< 2;
		d[30] <= 0;
		d[29] <= 0;
		d[28] <= (D[19:10]);
		d[27] <= (~D[29:20] + 1) <<< 1;
		d[26] <= (~D[39:30] + 1);
		d[25] <= (D[49:40]) <<< 1;
		d[24] <= 0;
		d[23] <= 0;
		d[22] <= (D[19:10]);
		d[21] <= (D[29:20]) <<< 1;
		d[20] <= (~D[39:30] + 1);
		d[19] <= (~D[49:40] + 1) <<< 1;
		d[18] <= 0;
		d[17] <= 0;
		d[16] <= (D[19:10]);
		d[15] <= (~D[29:20] + 1);
		d[14] <= (~D[39:30] + 1) <<< 2;
		d[13] <= (D[49:40]) <<< 2;
		d[12] <= 0;
		d[11] <= 0;
		d[10] <= (D[19:10]);
		d[9] <= (D[29:20]);
		d[8] <= (~D[39:30] + 1) <<< 2;
		d[7] <= (~D[49:40] + 1) <<< 2;
		d[6] <= 0;
		d[5] <= 0;
		d[4] <= (D[19:10]);
		d[3] <= 0;
		d[2] <= (~D[39:30] + 1) * 5;
		d[1] <= 0;
		d[0] <= (D[59:50]) <<< 2;

		input_t[0] <= (d[0]) + 0 +  (d[2]) + 0 +  (d[4]) + 0;
		input_t[1] <=0 +  (d[7]) +  (d[8]) +  (d[9]) +  (d[10]) + 0;
		input_t[2] <=0 +  (d[13]) +  (d[14]) +  (d[15]) +  (d[16]) + 0;
		input_t[3] <=0 +  (d[19]) +  (d[20]) +  (d[21]) +  (d[22]) + 0;
		input_t[4] <=0 +  (d[25]) +  (d[26]) +  (d[27]) +  (d[28]) + 0;
		input_t[5] <=0 +  (d[31]) + 0 +  (d[33]) + 0 +  (d[35]);

		//G*g
		MUL[0] <= (input_t[0]);
		MUL[1] <= (~input_t[1] + 1)*5;
		MUL[2] <= (~input_t[2] + 1) <<< 1;
		MUL[3] <= (input_t[3])*7;
		MUL[4] <= (input_t[4]);
		MUL[5] <= (input_t[5])*3;

		output_t[0] <= (MUL[0]) + (MUL[1]) + (MUL[2]) + (MUL[3]) + (MUL[4]) + 0;
		output_t[1] <=  0 + (MUL[1]) - (MUL[2]) + (MUL[3] <<< 1) - (MUL[4] <<< 1) +  (MUL[5]);

		Z[19:10] <= output_t[0];
		Z[9:0] <= output_t[1];

	end
endmodule
