# ECEA_HDLTP
Regarding HDL and Verilog Projects.

# Week 1
I am choosing my stream of language as Verilog.

# Week 2
Used a behavioural logic to  designa 2 but full adder.
