<dec f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='53' type='static void llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const bool isFP, SmallVectorImpl&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx&gt; &amp; OpRegBankIdx)'/>
<doc f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='51'>/// Track the bank of each instruction operand(register)</doc>
<def f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='111' ll='123' type='static void llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI, const bool isFP, SmallVectorImpl&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx&gt; &amp; OpRegBankIdx)'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='207' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='254' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='259' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='298' u='c' c='_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
