{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605208799740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605208799740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 16:19:59 2020 " "Processing started: Thu Nov 12 16:19:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605208799740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605208799740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decodificador_case -c decodificador_case " "Command: quartus_map --read_settings_files=on --write_settings_files=off decodificador_case -c decodificador_case" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605208799740 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605208800126 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" decodificador_case.v(20) " "Verilog HDL syntax error at decodificador_case.v(20) near text \"=\";  expecting \".\", or \"(\"" {  } { { "decodificador_case.v" "" { Text "F:/altera/projetos/praticaDecodificador/decodificador_case/decodificador_case.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1605208800175 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" decodificador_case.v(20) " "Verilog HDL syntax error at decodificador_case.v(20) near text \"\}\";  expecting \";\"" {  } { { "decodificador_case.v" "" { Text "F:/altera/projetos/praticaDecodificador/decodificador_case/decodificador_case.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1605208800176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decodificador_case.v(8) " "Verilog HDL Declaration information at decodificador_case.v(8): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decodificador_case.v" "" { Text "F:/altera/projetos/praticaDecodificador/decodificador_case/decodificador_case.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605208800176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decodificador_case.v(8) " "Verilog HDL Declaration information at decodificador_case.v(8): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decodificador_case.v" "" { Text "F:/altera/projetos/praticaDecodificador/decodificador_case/decodificador_case.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605208800176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decodificador_case.v(8) " "Verilog HDL Declaration information at decodificador_case.v(8): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decodificador_case.v" "" { Text "F:/altera/projetos/praticaDecodificador/decodificador_case/decodificador_case.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605208800176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decodificador_case.v(8) " "Verilog HDL Declaration information at decodificador_case.v(8): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decodificador_case.v" "" { Text "F:/altera/projetos/praticaDecodificador/decodificador_case/decodificador_case.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1605208800176 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decodificador_case decodificador_case.v(6) " "Ignored design unit \"decodificador_case\" at decodificador_case.v(6) due to previous errors" {  } { { "decodificador_case.v" "" { Text "F:/altera/projetos/praticaDecodificador/decodificador_case/decodificador_case.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1605208800176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_case.v 0 0 " "Found 0 design units, including 0 entities, in source file decodificador_case.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605208800176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/projetos/praticaDecodificador/decodificador_case/output_files/decodificador_case.map.smsg " "Generated suppressed messages file F:/altera/projetos/praticaDecodificador/decodificador_case/output_files/decodificador_case.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1605208800210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605208800311 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 12 16:20:00 2020 " "Processing ended: Thu Nov 12 16:20:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605208800311 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605208800311 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605208800311 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605208800311 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605208800909 ""}
