 
set ::env(PROJECT_NAME) axi_mm_a32_d128_packet
set ::env(DESIGN_TOP) axi_mm_a32_d128_packet_master_top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/axi4-mm/axi_mm_a32_d128_packet
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/axi4-mm/axi_mm_a32_d128_packet/axi_mm_a32_d128_packet_master_top.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
