

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   64.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
b7f7bf958719446fd2aef73724391b5e  /home/gpuser/Documents/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_2O5tMW
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_IrBVll"
Running: cat _ptx_IrBVll | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GnqqVJ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GnqqVJ --output-file  /dev/null 2> _ptx_IrBVllinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_IrBVll _ptx2_GnqqVJ _ptx_IrBVllinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 141694
gpu_sim_insn = 28848876
gpu_ipc =     203.5998
gpu_tot_sim_cycle = 363844
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      79.2891
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 2194
partiton_reqs_in_parallel = 3033366
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.4079
partiton_level_parallism_total  =       8.3370
partiton_reqs_in_parallel_util = 3033366
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 140724
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.5554
partiton_level_parallism_util_total  =      21.5554
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =      31.4453 GB/Sec
L2_BW_total  =      12.2459 GB/Sec
gpu_total_sim_rate=85859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 575904
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4642, 4648, 4819, 4828, 4641, 4648, 4822, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 171936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170413
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32308	W0_Idle:1183166	W0_Scoreboard:5811657	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 5601 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 363843 
mrq_lat_table:15026 	1171 	778 	1358 	1905 	2882 	3837 	6404 	9444 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22112 	9306 	424 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	22309 	305 	145 	27 	9477 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25614 	5667 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	11 	2 	3 	6 	4 	9 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]: 20.214285 20.142857 17.000000 17.000000 22.727272 22.727272 22.727272 22.727272 22.363636 22.363636 17.285715 17.285715 24.000000 24.000000 22.230770 22.230770 
dram[1]: 20.142857 20.142857 19.000000 19.000000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 17.357143 17.357143 24.000000 24.000000 22.230770 24.000000 
dram[2]: 19.200001 18.000000 16.625000 16.625000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 17.357143 17.357143 24.000000 24.000000 23.500000 23.500000 
dram[3]: 19.200001 20.571428 19.000000 19.000000 23.272728 23.272728 22.727272 22.727272 22.363636 22.363636 17.357143 17.357143 20.571428 24.000000 23.500000 23.500000 
dram[4]: 22.153847 22.153847 16.625000 16.625000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 17.357143 17.357143 24.000000 24.000000 21.769230 21.769230 
dram[5]: 18.799999 20.142857 16.875000 16.875000 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 17.357143 17.357143 24.000000 24.000000 21.769230 21.769230 
dram[6]: 21.692308 21.692308 19.285715 19.285715 22.909090 22.909090 23.272728 23.272728 22.363636 22.363636 17.357143 17.357143 23.500000 23.500000 18.062500 18.062500 
dram[7]: 16.588236 16.588236 16.875000 16.875000 22.909090 22.909090 23.272728 23.272728 22.000000 22.000000 17.785715 17.785715 23.500000 23.500000 20.642857 20.642857 
dram[8]: 21.692308 21.692308 19.285715 19.285715 22.727272 22.727272 23.272728 23.272728 22.000000 22.000000 17.785715 17.785715 23.500000 23.500000 19.266666 20.642857 
dram[9]: 19.200001 19.200001 16.875000 16.875000 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 17.785715 17.785715 23.500000 23.500000 21.769230 20.214285 
dram[10]: 22.153847 22.153847 19.285715 19.285715 22.727272 22.727272 23.272728 23.272728 21.909090 21.909090 17.500000 17.500000 24.000000 24.000000 21.769230 20.214285 
average row locality = 46642/2239 = 20.831621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:       5407      4986      6114      5039      6356      4629      4812      4456      5729      4881      8830      6251      7174      5443      5475      5096
dram[1]:       5400      4958      6094      4993      6328      4638      4783      4424      5746      4874      8700      6244      7162      5428      5455      5093
dram[2]:       5465      5038      6058      4977      6335      4649      4831      4473      5735      4887      8688      6241      7044      5427      5440      5073
dram[3]:       5466      5037      6118      5031      6330      4639      4826      4466      5740      4880      8752      6328      7052      5420      5423      5062
dram[4]:       5462      5037      6101      5005      6242      4633      4839      4476      5726      4869      8733      6328      7046      5418      5415      5051
dram[5]:       5428      4986      6138      5021      6230      4623      4827      4462      5740      4874      8778      6363      7055      5419      5403      5033
dram[6]:       5410      4988      6130      5008      6188      4577      4825      4453      5742      4882      8757      6341      6974      5445      5461      5088
dram[7]:       5401      4971      6130      5004      6188      4583      4882      4462      5657      4789      8690      6258      6980      5449      5475      5092
dram[8]:       5396      4979      6288      5054      6259      4593      4876      4464      5639      4774      8717      6292      6955      5420      5471      5101
dram[9]:       5464      5047      6274      5051      6259      4591      4857      4470      5673      4810      8689      6243      6945      5423      5393      5020
dram[10]:       5470      5046      6242      5072      6245      4582      4849      4468      5672      4802      8996      6314      6983      5395      5401      5010
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245754 n_act=205 n_pre=189 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.1289
n_activity=49650 dram_eff=0.683
bk0: 760a 248671i bk1: 756a 248793i bk2: 736a 248838i bk3: 736a 248869i bk4: 692a 250716i bk5: 692a 250861i bk6: 692a 250823i bk7: 692a 250829i bk8: 664a 250074i bk9: 664a 249936i bk10: 648a 249352i bk11: 648a 249764i bk12: 768a 248005i bk13: 768a 248015i bk14: 772a 247982i bk15: 772a 247738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93316
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245766 n_act=199 n_pre=183 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.1289
n_activity=49751 dram_eff=0.6816
bk0: 756a 248751i bk1: 756a 249059i bk2: 724a 248702i bk3: 724a 249146i bk4: 704a 250358i bk5: 704a 250551i bk6: 692a 250754i bk7: 692a 251380i bk8: 664a 249930i bk9: 664a 250205i bk10: 652a 248710i bk11: 652a 249156i bk12: 768a 247759i bk13: 768a 248087i bk14: 772a 248078i bk15: 768a 248043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc0391c80, atomic=0 1 entries : 0x7fe67ebd5fb0 :  mf: uid=642654, sid07:w02, part=2, addr=0xc0391c80, load , size=128, unknown  status = IN_PARTITION_DRAM (363839), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245758 n_act=205 n_pre=189 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.1289
n_activity=49436 dram_eff=0.6858
bk0: 768a 247998i bk1: 768a 248617i bk2: 724a 249075i bk3: 724a 249092i bk4: 704a 250062i bk5: 704a 250316i bk6: 692a 250402i bk7: 692a 251201i bk8: 664a 249805i bk9: 664a 250013i bk10: 652a 250113i bk11: 652a 249904i bk12: 768a 248190i bk13: 768a 248088i bk14: 756a 248638i bk15: 756a 248596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9546
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc0391280, atomic=0 1 entries : 0x7fe67e57d240 :  mf: uid=642976, sid05:w01, part=3, addr=0xc0391280, load , size=128, unknown  status = IN_PARTITION_DRAM (363843), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245767 n_act=201 n_pre=185 n_req=4238 n_rd=11455 n_write=5496 bw_util=0.1289
n_activity=49404 dram_eff=0.6862
bk0: 768a 248596i bk1: 767a 248352i bk2: 724a 249086i bk3: 724a 249244i bk4: 704a 250176i bk5: 704a 250293i bk6: 692a 250540i bk7: 692a 250780i bk8: 664a 249699i bk9: 664a 249887i bk10: 652a 248918i bk11: 652a 249407i bk12: 768a 247625i bk13: 768a 247629i bk14: 756a 248279i bk15: 756a 248265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03e7d80, atomic=0 1 entries : 0x7fe67ee5f140 :  mf: uid=644075, sid04:w06, part=4, addr=0xc03e7d80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (363843), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245740 n_act=202 n_pre=186 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.129
n_activity=49548 dram_eff=0.6852
bk0: 768a 248733i bk1: 768a 249358i bk2: 724a 248928i bk3: 724a 250075i bk4: 696a 250256i bk5: 696a 250190i bk6: 704a 250073i bk7: 704a 249944i bk8: 664a 249775i bk9: 664a 250123i bk10: 652a 249516i bk11: 652a 249717i bk12: 768a 247673i bk13: 768a 247621i bk14: 760a 249244i bk15: 760a 248807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.95149
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245750 n_act=205 n_pre=189 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.1289
n_activity=49487 dram_eff=0.6854
bk0: 756a 248733i bk1: 756a 249138i bk2: 732a 248750i bk3: 732a 249216i bk4: 696a 250839i bk5: 696a 250473i bk6: 704a 249936i bk7: 704a 249706i bk8: 664a 249803i bk9: 664a 250115i bk10: 652a 248994i bk11: 652a 248611i bk12: 768a 247285i bk13: 768a 247525i bk14: 760a 248437i bk15: 760a 248201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93078
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245752 n_act=204 n_pre=188 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.1289
n_activity=49305 dram_eff=0.688
bk0: 756a 249114i bk1: 756a 249065i bk2: 732a 248806i bk3: 732a 248520i bk4: 696a 250617i bk5: 696a 250124i bk6: 704a 250192i bk7: 704a 250305i bk8: 664a 249373i bk9: 664a 249709i bk10: 652a 248844i bk11: 652a 248798i bk12: 756a 247404i bk13: 756a 247739i bk14: 772a 247916i bk15: 772a 247740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93772
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245720 n_act=212 n_pre=196 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.129
n_activity=49474 dram_eff=0.6863
bk0: 756a 248381i bk1: 756a 248964i bk2: 732a 248317i bk3: 732a 248894i bk4: 696a 250415i bk5: 696a 250344i bk6: 704a 250294i bk7: 704a 250346i bk8: 656a 250166i bk9: 656a 249985i bk10: 664a 248130i bk11: 664a 248585i bk12: 756a 247324i bk13: 756a 247858i bk14: 772a 247933i bk15: 772a 247961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90848
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245758 n_act=201 n_pre=185 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.1289
n_activity=49731 dram_eff=0.6821
bk0: 756a 248989i bk1: 756a 249090i bk2: 732a 248558i bk3: 732a 249035i bk4: 692a 250655i bk5: 692a 250365i bk6: 704a 250862i bk7: 704a 250181i bk8: 656a 250410i bk9: 656a 250481i bk10: 664a 248691i bk11: 664a 248513i bk12: 756a 247589i bk13: 756a 247692i bk14: 772a 247825i bk15: 772a 247998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9204
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245754 n_act=207 n_pre=191 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.1289
n_activity=49588 dram_eff=0.6837
bk0: 768a 248033i bk1: 768a 248265i bk2: 732a 248258i bk3: 732a 248479i bk4: 692a 250245i bk5: 692a 250762i bk6: 704a 250247i bk7: 704a 249690i bk8: 652a 250237i bk9: 652a 249916i bk10: 664a 248516i bk11: 664a 248835i bk12: 756a 247958i bk13: 756a 247949i bk14: 760a 248114i bk15: 760a 248127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93081
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263104 n_nop=245754 n_act=199 n_pre=183 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.129
n_activity=49633 dram_eff=0.6837
bk0: 768a 248158i bk1: 768a 248559i bk2: 732a 248557i bk3: 732a 248565i bk4: 692a 250873i bk5: 692a 250776i bk6: 704a 250316i bk7: 704a 250341i bk8: 652a 250268i bk9: 652a 250395i bk10: 656a 249034i bk11: 656a 249119i bk12: 768a 247575i bk13: 768a 247837i bk14: 760a 248021i bk15: 760a 248349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9431

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 105, Reservation_fails = 1
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 133, Reservation_fails = 1
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 111, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 1502
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.0945
	minimum = 6
	maximum = 1442
Network latency average = 17.2057
	minimum = 6
	maximum = 1437
Slowest packet = 42192
Flit latency average = 19.5842
	minimum = 6
	maximum = 1433
Slowest flit = 119362
Fragmentation average = 0.93365
	minimum = 0
	maximum = 1253
Injected packet rate average = 0.00663519
	minimum = 0.00525785 (at node 0)
	maximum = 0.00785501 (at node 3)
Accepted packet rate average = 0.00663519
	minimum = 0.00525785 (at node 0)
	maximum = 0.00785501 (at node 3)
Injected flit rate average = 0.018301
	minimum = 0.0120331 (at node 0)
	maximum = 0.024733 (at node 28)
Accepted flit rate average= 0.018301
	minimum = 0.0169663 (at node 0)
	maximum = 0.0252941 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0945 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1442 (1 samples)
Network latency average = 17.2057 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1437 (1 samples)
Flit latency average = 19.5842 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1433 (1 samples)
Fragmentation average = 0.93365 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1253 (1 samples)
Injected packet rate average = 0.00663519 (1 samples)
	minimum = 0.00525785 (1 samples)
	maximum = 0.00785501 (1 samples)
Accepted packet rate average = 0.00663519 (1 samples)
	minimum = 0.00525785 (1 samples)
	maximum = 0.00785501 (1 samples)
Injected flit rate average = 0.018301 (1 samples)
	minimum = 0.0120331 (1 samples)
	maximum = 0.024733 (1 samples)
Accepted flit rate average = 0.018301 (1 samples)
	minimum = 0.0169663 (1 samples)
	maximum = 0.0252941 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 36 sec (336 sec)
gpgpu_simulation_rate = 85859 (inst/sec)
gpgpu_simulation_rate = 1082 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 41736
gpu_sim_insn = 28848876
gpu_ipc =     691.2228
gpu_tot_sim_cycle = 627730
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      91.9149
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 2678
partiton_reqs_in_parallel = 918192
partiton_reqs_in_parallel_total    = 3033366
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.2950
partiton_reqs_in_parallel_util = 918192
partiton_reqs_in_parallel_util_total    = 3033366
gpu_sim_cycle_parition_util = 41736
gpu_tot_sim_cycle_parition_util    = 140724
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6571
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     105.6123 GB/Sec
L2_BW_total  =      14.1198 GB/Sec
gpu_total_sim_rate=117033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1155132
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9657, 9286, 9297, 9645, 9656, 9283, 9296, 9643, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 171963
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170432
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61720	W0_Idle:1197804	W0_Scoreboard:7096093	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 2957 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 627729 
mrq_lat_table:34578 	4003 	2801 	7185 	9209 	8454 	5935 	6991 	9444 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44990 	32775 	581 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	50425 	1216 	146 	27 	26951 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52177 	10407 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	15120 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	108 	64 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.621622  7.217949  7.763889  7.985714  7.865672  7.422535  7.918033  9.113208  8.250000  7.734375  7.043478  7.043478 10.540000 10.540000  7.466667  7.466667 
dram[1]:  8.279411  7.819445  7.391892  7.197369  7.213333  7.410959  9.450980  8.456141  7.983871  7.734375  7.238806  6.643836  9.103448  8.516129  8.115942  8.220589 
dram[2]:  8.347826  7.578948  8.029411  7.800000  6.848101  6.848101  7.901639  8.456141  8.551724  7.515152  6.643836  6.830986  9.777778  9.777778  7.038462  7.418919 
dram[3]:  8.597015  7.783784  7.583333  8.272727  6.848101  7.213333  9.816326  9.816326  7.294117  8.000000  7.415385  7.415385  8.800000  9.428572  7.842857  7.625000 
dram[4]:  8.861539  8.112676  8.029411  8.531250  7.478873  6.555555  8.389831  9.705882  8.000000  7.750000  7.901639  7.650794  8.783334  9.086206  7.168831  7.360000 
dram[5]:  8.159420  8.042857  7.328948  7.328948  7.450704  7.464789  9.686275 10.081633  7.071429  7.071429  7.918033  7.208955  9.759259  9.410714  7.774648  7.360000 
dram[6]:  8.661538  8.159420  8.983871  8.439394  7.623188  7.205480  7.873016  8.406779  7.983871  7.500000  7.666667  7.918033  8.583333  8.879311  7.062500  6.890244 
dram[7]:  7.493333  7.298701  7.971428  7.342105  7.205480  7.205480  9.000000  9.339622  7.378788  7.161765  7.630769  8.131147  9.903846  9.035088  6.890244  7.243590 
dram[8]:  8.144928  8.144928  9.000000  8.454545  7.136986  7.136986  9.358491  8.406779  8.396552  7.378788  7.402985  7.402985  8.046875  8.879311  6.807229  6.890244 
dram[9]:  8.098592  8.098592  7.540541  7.540541  7.776119  7.550725  9.000000  9.339622  7.176471  6.777778  7.402985  7.630769  9.196428 10.300000  7.561644  7.076923 
dram[10]:  8.333333  8.846154  8.191176  7.527027  7.178082  6.986667  9.705882  8.684211  6.971428  7.393939  7.072464  7.072464  7.984848  9.759259  7.360000  7.666667 
average row locality = 92437/11714 = 7.891156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       378       377       375       375       358       358       329       329       335       335       328       328       351       351       373       373 
dram[1]:       377       377       369       369       366       366       328       328       335       335       327       327       352       352       373       372 
dram[2]:       384       384       368       368       366       366       328       328       336       336       327       327       352       352       367       367 
dram[3]:       384       384       368       368       366       366       327       327       336       336       325       325       352       352       367       367 
dram[4]:       384       384       368       368       361       361       335       335       336       336       325       325       351       351       370       370 
dram[5]:       377       377       374       374       359       360       334       334       335       335       326       326       351       351       370       370 
dram[6]:       377       377       374       374       356       356       336       336       335       335       326       326       345       345       377       377 
dram[7]:       376       376       375       375       356       356       335       335       331       331       333       333       345       345       377       377 
dram[8]:       376       376       375       375       353       353       336       336       331       331       333       333       345       345       377       377 
dram[9]:       383       383       375       375       353       353       335       335       332       332       333       333       345       345       370       370 
dram[10]:       383       383       374       374       356       356       335       335       332       332       329       329       351       351       370       370 
total reads: 62197
bank skew: 384/325 = 1.18
chip skew: 5660/5650 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:       2864      2611      3127      2566      3164      2310      2633      2415      2998      2539      4549      3230      4069      3085      2975      2742
dram[1]:       2853      2598      3114      2542      3145      2309      2622      2405      3005      2536      4512      3245      4053      3072      2962      2736
dram[2]:       2883      2633      3103      2539      3147      2314      2649      2430      2993      2537      4506      3245      3990      3072      2943      2717
dram[3]:       2883      2633      3132      2564      3145      2308      2650      2432      2995      2535      4565      3305      3993      3067      2935      2713
dram[4]:       2879      2632      3124      2552      3113      2314      2645      2424      2990      2531      4555      3308      3998      3072      2925      2700
dram[5]:       2868      2613      3128      2548      3117      2312      2644      2422      3001      2537      4568      3318      4002      3072      2918      2694
dram[6]:       2858      2613      3123      2541      3116      2307      2632      2408      3004      2540      4557      3307      3967      3093      2943      2715
dram[7]:       2860      2609      3119      2534      3113      2309      2668      2418      2960      2494      4515      3257      3970      3095      2949      2717
dram[8]:       2856      2613      3194      2559      3154      2317      2658      2414      2951      2488      4528      3276      3957      3080      2948      2721
dram[9]:       2888      2642      3189      2559      3152      2317      2654      2422      2952      2489      4515      3250      3950      3082      2914      2686
dram[10]:       2889      2642      3177      2573      3130      2299      2649      2420      2951      2487      4670      3287      3963      3059      2917      2681
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304894 n_act=1059 n_pre=1043 n_req=8401 n_rd=22612 n_write=10992 bw_util=0.1973
n_activity=110623 dram_eff=0.6075
bk0: 1512a 318916i bk1: 1508a 319275i bk2: 1500a 319318i bk3: 1500a 319450i bk4: 1432a 321588i bk5: 1432a 321934i bk6: 1316a 322449i bk7: 1316a 322598i bk8: 1340a 321484i bk9: 1340a 321506i bk10: 1312a 320859i bk11: 1312a 321229i bk12: 1404a 319334i bk13: 1404a 320212i bk14: 1492a 318235i bk15: 1492a 318322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20391
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe67ef6d180 :  mf: uid=1286732, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (627729), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304875 n_act=1069 n_pre=1053 n_req=8401 n_rd=22611 n_write=10992 bw_util=0.1973
n_activity=110682 dram_eff=0.6072
bk0: 1508a 319541i bk1: 1508a 319541i bk2: 1476a 319214i bk3: 1476a 319505i bk4: 1464a 320469i bk5: 1463a 321116i bk6: 1312a 322734i bk7: 1312a 323371i bk8: 1340a 321590i bk9: 1340a 321630i bk10: 1308a 320179i bk11: 1308a 320899i bk12: 1408a 319013i bk13: 1408a 319821i bk14: 1492a 318937i bk15: 1488a 318817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17289
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304818 n_act=1087 n_pre=1071 n_req=8406 n_rd=22624 n_write=11000 bw_util=0.1974
n_activity=110559 dram_eff=0.6083
bk0: 1536a 318584i bk1: 1536a 318965i bk2: 1472a 319413i bk3: 1472a 320114i bk4: 1464a 320606i bk5: 1464a 321052i bk6: 1312a 322120i bk7: 1312a 322959i bk8: 1344a 321403i bk9: 1344a 321586i bk10: 1308a 321652i bk11: 1308a 321575i bk12: 1408a 319873i bk13: 1408a 319715i bk14: 1468a 319252i bk15: 1468a 319247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304926 n_act=1049 n_pre=1033 n_req=8398 n_rd=22600 n_write=10992 bw_util=0.1973
n_activity=109987 dram_eff=0.6108
bk0: 1536a 319074i bk1: 1536a 318713i bk2: 1472a 319317i bk3: 1472a 320150i bk4: 1464a 320744i bk5: 1464a 321280i bk6: 1308a 322490i bk7: 1308a 322554i bk8: 1344a 321331i bk9: 1344a 321369i bk10: 1300a 320376i bk11: 1300a 321287i bk12: 1408a 318998i bk13: 1408a 319242i bk14: 1468a 318758i bk15: 1468a 319070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304876 n_act=1050 n_pre=1034 n_req=8410 n_rd=22640 n_write=11000 bw_util=0.1975
n_activity=110383 dram_eff=0.6095
bk0: 1536a 319650i bk1: 1536a 320190i bk2: 1472a 319549i bk3: 1472a 321011i bk4: 1444a 320815i bk5: 1444a 320625i bk6: 1340a 321516i bk7: 1340a 321850i bk8: 1344a 321253i bk9: 1344a 321421i bk10: 1300a 321229i bk11: 1300a 321912i bk12: 1404a 319489i bk13: 1404a 319335i bk14: 1480a 319992i bk15: 1480a 319479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.21988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304898 n_act=1057 n_pre=1041 n_req=8401 n_rd=22612 n_write=10992 bw_util=0.1973
n_activity=109589 dram_eff=0.6133
bk0: 1508a 319379i bk1: 1508a 319245i bk2: 1496a 318663i bk3: 1496a 319653i bk4: 1436a 321689i bk5: 1440a 321291i bk6: 1336a 321800i bk7: 1336a 321432i bk8: 1340a 321445i bk9: 1340a 321379i bk10: 1304a 320968i bk11: 1304a 320121i bk12: 1404a 318739i bk13: 1404a 319456i bk14: 1480a 319273i bk15: 1480a 318708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304900 n_act=1058 n_pre=1042 n_req=8400 n_rd=22608 n_write=10992 bw_util=0.1973
n_activity=109567 dram_eff=0.6133
bk0: 1508a 319903i bk1: 1508a 319668i bk2: 1496a 319548i bk3: 1496a 319272i bk4: 1424a 321356i bk5: 1424a 321012i bk6: 1344a 321330i bk7: 1344a 321905i bk8: 1340a 320778i bk9: 1340a 321308i bk10: 1304a 320639i bk11: 1304a 320835i bk12: 1380a 319152i bk13: 1380a 319522i bk14: 1508a 318128i bk15: 1508a 318139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19366
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304822 n_act=1081 n_pre=1065 n_req=8408 n_rd=22624 n_write=11008 bw_util=0.1975
n_activity=110126 dram_eff=0.6108
bk0: 1504a 319029i bk1: 1504a 319203i bk2: 1500a 318278i bk3: 1500a 319332i bk4: 1424a 321449i bk5: 1424a 321172i bk6: 1340a 321783i bk7: 1340a 321942i bk8: 1324a 321648i bk9: 1324a 321314i bk10: 1332a 319952i bk11: 1332a 320262i bk12: 1380a 319095i bk13: 1380a 319625i bk14: 1508a 318275i bk15: 1508a 318176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.172
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304878 n_act=1069 n_pre=1053 n_req=8400 n_rd=22608 n_write=10992 bw_util=0.1973
n_activity=110468 dram_eff=0.6083
bk0: 1504a 319699i bk1: 1504a 319679i bk2: 1500a 318964i bk3: 1500a 319782i bk4: 1412a 321465i bk5: 1412a 321318i bk6: 1344a 322605i bk7: 1344a 321652i bk8: 1324a 322031i bk9: 1324a 321939i bk10: 1332a 320185i bk11: 1332a 320254i bk12: 1380a 319040i bk13: 1380a 319258i bk14: 1508a 317889i bk15: 1508a 318302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304890 n_act=1063 n_pre=1047 n_req=8400 n_rd=22608 n_write=10992 bw_util=0.1973
n_activity=110340 dram_eff=0.609
bk0: 1532a 318110i bk1: 1532a 318664i bk2: 1500a 318365i bk3: 1500a 318711i bk4: 1412a 321139i bk5: 1412a 321745i bk6: 1340a 321722i bk7: 1340a 321136i bk8: 1328a 321409i bk9: 1328a 321487i bk10: 1332a 320240i bk11: 1332a 320478i bk12: 1380a 319700i bk13: 1380a 319705i bk14: 1480a 318611i bk15: 1480a 318562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.19943
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340600 n_nop=304822 n_act=1073 n_pre=1057 n_req=8412 n_rd=22640 n_write=11008 bw_util=0.1976
n_activity=110847 dram_eff=0.6071
bk0: 1532a 318661i bk1: 1532a 319147i bk2: 1496a 319096i bk3: 1496a 318819i bk4: 1424a 321558i bk5: 1424a 321909i bk6: 1340a 322392i bk7: 1340a 322264i bk8: 1328a 321613i bk9: 1328a 321823i bk10: 1316a 320422i bk11: 1316a 321070i bk12: 1404a 319202i bk13: 1404a 319747i bk14: 1480a 318595i bk15: 1480a 319112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.20386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2827, Miss_rate = 0.660, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2826, Miss_rate = 0.665, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2827, Miss_rate = 0.665, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2826, Miss_rate = 0.668, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2828, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2828, Miss_rate = 0.669, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2825, Miss_rate = 0.669, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2825, Miss_rate = 0.669, Pending_hits = 283, Reservation_fails = 1
L2_cache_bank[8]: Access = 4257, Miss = 2830, Miss_rate = 0.665, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2830, Miss_rate = 0.665, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2826, Miss_rate = 0.664, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2827, Miss_rate = 0.665, Pending_hits = 314, Reservation_fails = 1
L2_cache_bank[12]: Access = 4252, Miss = 2826, Miss_rate = 0.665, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2826, Miss_rate = 0.664, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2828, Miss_rate = 0.664, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2828, Miss_rate = 0.664, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2826, Miss_rate = 0.664, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2826, Miss_rate = 0.664, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2826, Miss_rate = 0.664, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2826, Miss_rate = 0.664, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2830, Miss_rate = 0.664, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2830, Miss_rate = 0.664, Pending_hits = 288, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 62197
L2_total_cache_miss_rate = 0.6651
L2_total_cache_pending_hits = 3502
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31939
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59649
	minimum = 6
	maximum = 44
Network latency average = 8.45592
	minimum = 6
	maximum = 40
Slowest packet = 94736
Flit latency average = 6.90388
	minimum = 6
	maximum = 36
Slowest flit = 474184
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222854
	minimum = 0.0176351 (at node 0)
	maximum = 0.0264526 (at node 11)
Accepted packet rate average = 0.0222854
	minimum = 0.0176351 (at node 0)
	maximum = 0.0264526 (at node 11)
Injected flit rate average = 0.0614218
	minimum = 0.0406374 (at node 0)
	maximum = 0.0814185 (at node 42)
Accepted flit rate average= 0.0614218
	minimum = 0.0565473 (at node 0)
	maximum = 0.0848209 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8455 (2 samples)
	minimum = 6 (2 samples)
	maximum = 743 (2 samples)
Network latency average = 12.8308 (2 samples)
	minimum = 6 (2 samples)
	maximum = 738.5 (2 samples)
Flit latency average = 13.244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 734.5 (2 samples)
Fragmentation average = 0.466825 (2 samples)
	minimum = 0 (2 samples)
	maximum = 626.5 (2 samples)
Injected packet rate average = 0.0144603 (2 samples)
	minimum = 0.0114465 (2 samples)
	maximum = 0.0171538 (2 samples)
Accepted packet rate average = 0.0144603 (2 samples)
	minimum = 0.0114465 (2 samples)
	maximum = 0.0171538 (2 samples)
Injected flit rate average = 0.0398614 (2 samples)
	minimum = 0.0263352 (2 samples)
	maximum = 0.0530758 (2 samples)
Accepted flit rate average = 0.0398614 (2 samples)
	minimum = 0.0367568 (2 samples)
	maximum = 0.0550575 (2 samples)
Injected packet size average = 2.75661 (2 samples)
Accepted packet size average = 2.75661 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 13 sec (493 sec)
gpgpu_simulation_rate = 117033 (inst/sec)
gpgpu_simulation_rate = 1273 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41406
gpu_sim_insn = 28848876
gpu_ipc =     696.7318
gpu_tot_sim_cycle = 891286
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      97.1031
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 3147
partiton_reqs_in_parallel = 910932
partiton_reqs_in_parallel_total    = 3951558
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4556
partiton_reqs_in_parallel_util = 910932
partiton_reqs_in_parallel_util_total    = 3951558
gpu_sim_cycle_parition_util = 41406
gpu_tot_sim_cycle_parition_util    = 182460
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7205
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     106.4540 GB/Sec
L2_BW_total  =      14.8900 GB/Sec
gpu_total_sim_rate=133353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1734360
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14484, 13928, 13944, 14461, 14483, 13930, 13943, 14452, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 172042
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 115
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170483
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:91621	W0_Idle:1212046	W0_Scoreboard:8366188	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 2059 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 891285 
mrq_lat_table:58539 	8393 	5440 	11289 	14021 	12743 	7814 	7440 	9545 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69904 	54227 	719 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	78306 	2175 	148 	27 	44613 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78192 	15668 	320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	135 	119 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  9.837210  9.388889  9.892858  9.892858  9.961538  9.475610 10.180555 11.453125 10.436620  9.880000  8.987655  8.987655 13.145162 13.145162  9.528090  9.528090 
dram[1]: 10.562500 10.059524  9.238636  9.033334  9.267442  9.488095 11.806452 10.764706  9.880000  9.623377  9.215190  8.564706 11.657143 11.027027 10.216867 10.329268 
dram[2]: 10.666667  9.818182  9.902439  9.666667  8.855556  8.855556 10.166667 10.764706 10.753623  9.636364  8.564706  8.771085 12.363636 12.363636  9.032609  9.443182 
dram[3]: 10.936708 10.046512  9.666667 10.150000  8.855556  9.267442 12.183333 12.183333  9.160494  9.893333  9.415585  9.415585 11.333333 12.000000  9.892858  9.662790 
dram[4]: 11.220779 10.409638 10.150000 10.410256  9.548780  8.510870 10.728572 12.112904 10.164384  9.893333  9.931507  9.666667 11.319445 11.642858  9.164835  9.370787 
dram[5]: 10.432098 10.304878  9.397727  9.188889  9.524390  9.536586 12.096774 12.500000  8.927711  8.927711  9.945206  9.189874 12.348485 11.985294  9.811765  9.370787 
dram[6]: 10.974026 10.432098 11.175675 10.602564  9.725000  9.261905 10.162162 10.742857  9.880000  9.379746  9.680000  9.945206 11.069445 11.069445  9.074468  8.885417 
dram[7]:  9.701149  9.483146 10.097561  9.200000  9.261905  9.261905 11.378788 11.734375  9.227848  9.000000  9.675324 10.205480 12.453125 11.550725  8.885417  9.271739 
dram[8]: 10.419753 10.419753 11.189189 10.615385  9.178572  9.178572 11.750000 10.742857 10.267606  9.227848  9.430380  9.430380 10.486842 11.385715  8.793815  8.885417 
dram[9]: 10.397591 10.397591  9.409091  9.409091  9.884615  9.637500 11.378788 11.734375  9.000000  8.576470  9.430380  9.675324 11.720589 12.854838  9.586206  9.065217 
dram[10]: 10.654321 11.207792 10.337500  9.397727  9.214286  9.000000 12.112904 11.044118  8.783133  9.227848  9.049383  9.049383 10.448718 12.348485  9.370787  9.697675 
average row locality = 139061/13862 = 10.031814
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       567       566       559       559       531       531       502       502       501       501       490       490       543       543       565       565 
dram[1]:       566       566       550       550       542       542       501       501       501       501       490       490       544       544       565       564 
dram[2]:       576       576       549       549       542       542       501       501       502       502       490       490       544       544       556       556 
dram[3]:       576       576       549       549       542       542       500       500       502       502       488       488       544       544       556       556 
dram[4]:       576       576       549       549       535       535       511       511       502       502       488       488       543       543       559       559 
dram[5]:       566       566       557       557       533       534       510       510       501       501       489       489       543       543       559       559 
dram[6]:       566       566       557       557       530       530       512       512       501       501       489       489       534       534       569       569 
dram[7]:       565       565       558       558       530       530       511       511       495       495       499       499       534       534       569       569 
dram[8]:       565       565       558       558       526       526       512       512       495       495       499       499       534       534       569       569 
dram[9]:       575       575       558       558       526       526       511       511       495       495       499       499       534       534       559       559 
dram[10]:       575       575       557       557       529       529       511       511       495       495       493       493       543       543       559       559 
total reads: 93701
bank skew: 576/488 = 1.18
chip skew: 8526/8514 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:       2009      1814      2202      1801      2243      1642      1835      1669      2100      1772      3133      2231      2735      2073      2064      1887
dram[1]:       1999      1806      2193      1785      2233      1642      1827      1662      2104      1769      3103      2236      2727      2066      2056      1882
dram[2]:       2021      1830      2184      1784      2234      1646      1844      1678      2098      1771      3098      2236      2685      2065      2044      1872
dram[3]:       2020      1830      2204      1799      2233      1642      1844      1678      2098      1769      3131      2272      2687      2062      2038      1869
dram[4]:       2019      1829      2198      1792      2209      1644      1844      1675      2096      1767      3124      2273      2689      2065      2035      1863
dram[5]:       2009      1816      2204      1791      2209      1643      1842      1672      2101      1770      3135      2281      2691      2064      2030      1859
dram[6]:       2003      1816      2201      1787      2205      1635      1836      1666      2104      1772      3127      2275      2667      2077      2048      1874
dram[7]:       2003      1813      2200      1783      2203      1637      1859      1671      2075      1742      3103      2243      2668      2079      2052      1876
dram[8]:       2000      1815      2250      1800      2230      1641      1853      1670      2068      1737      3111      2255      2660      2069      2052      1879
dram[9]:       2023      1836      2248      1800      2227      1642      1850      1674      2073      1742      3102      2238      2655      2069      2028      1853
dram[10]:       2024      1835      2239      1808      2218      1632      1847      1673      2071      1740      3206      2263      2666      2056      2030      1851
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fe67974b330 :  mf: uid=1929374, sid21:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (891280), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364450 n_act=1251 n_pre=1235 n_req=12637 n_rd=34060 n_write=16488 bw_util=0.2422
n_activity=167465 dram_eff=0.6037
bk0: 2268a 389509i bk1: 2264a 389922i bk2: 2236a 389915i bk3: 2236a 390438i bk4: 2124a 393249i bk5: 2124a 393381i bk6: 2008a 393852i bk7: 2008a 393595i bk8: 2004a 393205i bk9: 2004a 392580i bk10: 1960a 391992i bk11: 1960a 392803i bk12: 2172a 389569i bk13: 2172a 390522i bk14: 2260a 388312i bk15: 2260a 388380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6977
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364410 n_act=1267 n_pre=1251 n_req=12639 n_rd=34068 n_write=16488 bw_util=0.2422
n_activity=167366 dram_eff=0.6041
bk0: 2264a 389911i bk1: 2264a 390305i bk2: 2200a 390388i bk3: 2200a 390537i bk4: 2168a 391698i bk5: 2168a 392508i bk6: 2004a 393853i bk7: 2004a 395093i bk8: 2004a 393539i bk9: 2004a 392654i bk10: 1960a 391410i bk11: 1960a 392383i bk12: 2176a 389213i bk13: 2176a 390381i bk14: 2260a 388697i bk15: 2256a 388849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fe6795facf0 :  mf: uid=1929375, sid21:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (891283), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364362 n_act=1281 n_pre=1265 n_req=12644 n_rd=34080 n_write=16496 bw_util=0.2423
n_activity=167046 dram_eff=0.6055
bk0: 2304a 388754i bk1: 2304a 389638i bk2: 2196a 390188i bk3: 2196a 391019i bk4: 2168a 391701i bk5: 2168a 392448i bk6: 2004a 393785i bk7: 2004a 394339i bk8: 2008a 392812i bk9: 2008a 393003i bk10: 1960a 393189i bk11: 1960a 393222i bk12: 2176a 390391i bk13: 2176a 390760i bk14: 2224a 389375i bk15: 2224a 389371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364466 n_act=1245 n_pre=1229 n_req=12636 n_rd=34056 n_write=16488 bw_util=0.2421
n_activity=166466 dram_eff=0.6073
bk0: 2304a 389452i bk1: 2304a 389321i bk2: 2196a 390471i bk3: 2196a 391389i bk4: 2168a 391956i bk5: 2168a 392667i bk6: 2000a 394037i bk7: 2000a 394302i bk8: 2008a 392995i bk9: 2008a 392659i bk10: 1952a 391643i bk11: 1952a 392450i bk12: 2176a 389309i bk13: 2176a 389585i bk14: 2224a 389039i bk15: 2224a 390031i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364408 n_act=1242 n_pre=1226 n_req=12652 n_rd=34104 n_write=16504 bw_util=0.2424
n_activity=166964 dram_eff=0.6062
bk0: 2304a 389939i bk1: 2304a 391206i bk2: 2196a 390586i bk3: 2196a 391815i bk4: 2140a 391770i bk5: 2140a 391848i bk6: 2044a 392686i bk7: 2044a 392921i bk8: 2008a 392412i bk9: 2008a 393224i bk10: 1952a 392747i bk11: 1952a 393883i bk12: 2172a 389994i bk13: 2172a 389519i bk14: 2236a 390296i bk15: 2236a 389790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364438 n_act=1253 n_pre=1237 n_req=12639 n_rd=34068 n_write=16488 bw_util=0.2422
n_activity=166318 dram_eff=0.6079
bk0: 2264a 390221i bk1: 2264a 390124i bk2: 2228a 389773i bk3: 2228a 390489i bk4: 2132a 393011i bk5: 2136a 392262i bk6: 2040a 392958i bk7: 2040a 393037i bk8: 2004a 392894i bk9: 2004a 392415i bk10: 1956a 392709i bk11: 1956a 391468i bk12: 2172a 388997i bk13: 2172a 390049i bk14: 2236a 389823i bk15: 2236a 389453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6521
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364440 n_act=1254 n_pre=1238 n_req=12638 n_rd=34064 n_write=16488 bw_util=0.2422
n_activity=166318 dram_eff=0.6079
bk0: 2264a 390409i bk1: 2264a 391235i bk2: 2228a 390672i bk3: 2228a 390107i bk4: 2120a 392599i bk5: 2120a 392759i bk6: 2048a 392719i bk7: 2048a 392799i bk8: 2004a 391878i bk9: 2004a 392375i bk10: 1956a 392190i bk11: 1956a 392074i bk12: 2136a 390000i bk13: 2136a 389527i bk14: 2276a 388376i bk15: 2276a 388028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68807
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364346 n_act=1277 n_pre=1261 n_req=12650 n_rd=34088 n_write=16512 bw_util=0.2424
n_activity=166769 dram_eff=0.6068
bk0: 2260a 389430i bk1: 2260a 389924i bk2: 2232a 389020i bk3: 2232a 390095i bk4: 2120a 392702i bk5: 2120a 392856i bk6: 2044a 392750i bk7: 2044a 393153i bk8: 1980a 392809i bk9: 1980a 392780i bk10: 1996a 391338i bk11: 1996a 391411i bk12: 2136a 389666i bk13: 2136a 389687i bk14: 2276a 388659i bk15: 2276a 388499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65774
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364422 n_act=1263 n_pre=1247 n_req=12638 n_rd=34064 n_write=16488 bw_util=0.2422
n_activity=167505 dram_eff=0.6036
bk0: 2260a 390252i bk1: 2260a 390575i bk2: 2232a 389934i bk3: 2232a 390853i bk4: 2104a 393189i bk5: 2104a 393014i bk6: 2048a 393938i bk7: 2048a 392912i bk8: 1980a 393483i bk9: 1980a 393211i bk10: 1996a 391433i bk11: 1996a 391381i bk12: 2136a 389770i bk13: 2136a 389753i bk14: 2276a 387979i bk15: 2276a 388212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.68331
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe679739b60 :  mf: uid=1929376, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (891285), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364435 n_act=1261 n_pre=1245 n_req=12636 n_rd=34055 n_write=16488 bw_util=0.2421
n_activity=166258 dram_eff=0.608
bk0: 2300a 388290i bk1: 2300a 389165i bk2: 2232a 389147i bk3: 2231a 389802i bk4: 2104a 392713i bk5: 2104a 393219i bk6: 2044a 392844i bk7: 2044a 392503i bk8: 1980a 392696i bk9: 1980a 392959i bk10: 1996a 391414i bk11: 1996a 391658i bk12: 2136a 389952i bk13: 2136a 390251i bk14: 2236a 389109i bk15: 2236a 388855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67353
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417484 n_nop=364354 n_act=1269 n_pre=1253 n_req=12652 n_rd=34096 n_write=16512 bw_util=0.2424
n_activity=167644 dram_eff=0.6038
bk0: 2300a 388891i bk1: 2300a 389954i bk2: 2228a 389813i bk3: 2228a 389715i bk4: 2116a 392757i bk5: 2116a 393331i bk6: 2044a 393406i bk7: 2044a 393674i bk8: 1980a 393025i bk9: 1980a 393164i bk10: 1972a 391893i bk11: 1972a 392454i bk12: 2172a 389802i bk13: 2172a 390078i bk14: 2236a 388781i bk15: 2236a 389646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4258, Miss_rate = 0.666, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 4257, Miss_rate = 0.669, Pending_hits = 522, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 4259, Miss_rate = 0.669, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 4258, Miss_rate = 0.671, Pending_hits = 528, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 4260, Miss_rate = 0.671, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 4260, Miss_rate = 0.672, Pending_hits = 530, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 4257, Miss_rate = 0.672, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4257, Miss_rate = 0.672, Pending_hits = 519, Reservation_fails = 1
L2_cache_bank[8]: Access = 6371, Miss = 4263, Miss_rate = 0.669, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 4263, Miss_rate = 0.669, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4258, Miss_rate = 0.668, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 4259, Miss_rate = 0.669, Pending_hits = 552, Reservation_fails = 1
L2_cache_bank[12]: Access = 6364, Miss = 4258, Miss_rate = 0.669, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 4258, Miss_rate = 0.669, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4261, Miss_rate = 0.668, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4261, Miss_rate = 0.668, Pending_hits = 544, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4258, Miss_rate = 0.669, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 4258, Miss_rate = 0.669, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 4257, Miss_rate = 0.669, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4257, Miss_rate = 0.668, Pending_hits = 520, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 4262, Miss_rate = 0.668, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 4262, Miss_rate = 0.668, Pending_hits = 525, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 93701
L2_total_cache_miss_rate = 0.6692
L2_total_cache_pending_hits = 6135
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 48323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.68676
	minimum = 6
	maximum = 55
Network latency average = 8.52637
	minimum = 6
	maximum = 51
Slowest packet = 251244
Flit latency average = 6.99715
	minimum = 6
	maximum = 47
Slowest flit = 692770
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.022463
	minimum = 0.0177756 (at node 0)
	maximum = 0.0266634 (at node 19)
Accepted packet rate average = 0.022463
	minimum = 0.0177756 (at node 0)
	maximum = 0.0266634 (at node 19)
Injected flit rate average = 0.0619114
	minimum = 0.0409612 (at node 0)
	maximum = 0.0820674 (at node 42)
Accepted flit rate average= 0.0619114
	minimum = 0.0569979 (at node 0)
	maximum = 0.0854969 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7926 (3 samples)
	minimum = 6 (3 samples)
	maximum = 513.667 (3 samples)
Network latency average = 11.396 (3 samples)
	minimum = 6 (3 samples)
	maximum = 509.333 (3 samples)
Flit latency average = 11.1617 (3 samples)
	minimum = 6 (3 samples)
	maximum = 505.333 (3 samples)
Fragmentation average = 0.311217 (3 samples)
	minimum = 0 (3 samples)
	maximum = 417.667 (3 samples)
Injected packet rate average = 0.0171278 (3 samples)
	minimum = 0.0135562 (3 samples)
	maximum = 0.0203237 (3 samples)
Accepted packet rate average = 0.0171278 (3 samples)
	minimum = 0.0135562 (3 samples)
	maximum = 0.0203237 (3 samples)
Injected flit rate average = 0.0472114 (3 samples)
	minimum = 0.0312105 (3 samples)
	maximum = 0.0627396 (3 samples)
Accepted flit rate average = 0.0472114 (3 samples)
	minimum = 0.0435038 (3 samples)
	maximum = 0.065204 (3 samples)
Injected packet size average = 2.75641 (3 samples)
Accepted packet size average = 2.75641 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 49 sec (649 sec)
gpgpu_simulation_rate = 133353 (inst/sec)
gpgpu_simulation_rate = 1373 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41760
gpu_sim_insn = 28848876
gpu_ipc =     690.8256
gpu_tot_sim_cycle = 1155196
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      99.8926
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 3614
partiton_reqs_in_parallel = 918720
partiton_reqs_in_parallel_total    = 4862490
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0045
partiton_reqs_in_parallel_util = 918720
partiton_reqs_in_parallel_util_total    = 4862490
gpu_sim_cycle_parition_util = 41760
gpu_tot_sim_cycle_parition_util    = 223866
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7645
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     105.5516 GB/Sec
L2_BW_total  =      15.3040 GB/Sec
gpu_total_sim_rate=142639

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2313588
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19312, 18564, 18591, 19273, 19311, 18561, 18591, 19260, 4833, 4629, 4651, 4816, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 172063
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170489
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120918	W0_Idle:1227046	W0_Scoreboard:9644167	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 1608 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 1155195 
mrq_lat_table:79257 	11351 	7693 	17523 	21399 	17606 	9524 	7949 	9546 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93523 	77014 	817 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	110257 	3515 	152 	27 	57821 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	104830 	20343 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	177 	160 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.324676  7.318182  7.460000  7.664383  7.232877  7.542857  7.798387  8.633928  7.682170  7.928000  6.712329  6.901409  8.568000  9.153846  7.659864  7.874126 
dram[1]:  7.936620  7.936620  6.759259  7.398649  7.310811  7.310811  9.113208  8.186440  7.928000  7.803150  6.901409  6.805555  8.183207  8.440945  6.907976  7.305195 
dram[2]:  7.529412  7.200000  7.704226  8.044118  6.597561  6.935897  8.050000  8.327586  7.572519  7.348148  6.282051  6.447369  8.310078  8.715447  6.993671  7.366667 
dram[3]:  7.944828  7.890411  7.197369  7.814286  6.935897  6.848101  8.935185  8.616072  7.458647  7.689922  6.866197  7.169117  8.440945  8.859504  7.568493  7.568493 
dram[4]:  7.731544  7.529412  8.044118  8.546875  7.175676  7.080000  8.258333  9.349056  7.811024  7.936000  7.617188  7.500000  8.302325  8.707317  7.148387  7.241830 
dram[5]:  7.463576  7.614865  7.335526  7.743055  7.464789  7.267123  8.839286  9.339622  7.028369  7.028369  7.393939  7.283582  8.433071  8.433071  7.436242  7.436242 
dram[6]:  7.992908  7.992908  8.576923  8.849206  7.040000  7.436620  7.630769  8.131147  7.564886  7.233577  7.072464  7.507692  7.642336  8.376000  7.262821  7.262821 
dram[7]:  7.264516  7.456954  7.246753  7.246753  6.947369  7.333333  8.543103  8.848214  7.014389  7.014389  7.049296  7.360294  8.512196  8.443548  7.170886  7.262821 
dram[8]:  7.659864  7.985816  8.328359  8.454545  6.980000  6.888158  8.857142  8.857142  7.442748  7.222222  7.150000  7.253623  7.755556  8.244095  6.784431  7.081250 
dram[9]:  7.622517  8.163120  7.540541  7.440000  7.373240  7.698529  8.848214  9.349056  6.825175  6.825175  6.951389  7.049296  8.376000  9.104348  7.436242  6.925000 
dram[10]:  8.048951  8.401460  7.852113  7.852113  7.000000  6.818182  9.009091  8.543103  7.124088  7.229630  6.936620  6.840278  7.705036  8.707317  7.337749  7.694445 
average row locality = 185685/24342 = 7.628173
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       756       755       751       751       718       718       659       659       671       671       664       664       719       719       752       752 
dram[1]:       755       755       739       739       732       732       658       658       671       671       664       664       720       720       752       751 
dram[2]:       768       768       738       738       732       732       658       658       672       672       664       664       720       720       741       741 
dram[3]:       768       768       738       738       732       732       657       657       672       672       661       661       720       720       741       741 
dram[4]:       768       768       738       738       722       722       671       671       672       672       661       661       719       719       744       744 
dram[5]:       755       755       749       749       720       721       670       670       671       671       662       662       719       719       744       744 
dram[6]:       755       755       749       749       716       716       672       672       671       671       662       662       707       707       757       757 
dram[7]:       754       754       750       750       716       716       671       671       663       663       675       675       707       707       757       757 
dram[8]:       754       754       750       750       711       711       672       672       663       663       675       675       707       707       757       757 
dram[9]:       767       767       750       750       711       711       671       671       664       664       675       675       707       707       744       744 
dram[10]:       767       767       749       749       714       714       671       671       664       664       667       667       719       719       744       744 
total reads: 125205
bank skew: 768/657 = 1.17
chip skew: 11390/11378 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:       1576      1419      1706      1395      1719      1267      1458      1321      1640      1383      2399      1717      2150      1635      1623      1479
dram[1]:       1568      1413      1699      1383      1714      1267      1451      1315      1642      1381      2377      1721      2145      1631      1618      1474
dram[2]:       1586      1431      1692      1381      1715      1270      1463      1328      1639      1382      2373      1721      2113      1630      1606      1465
dram[3]:       1585      1431      1706      1393      1715      1267      1462      1327      1639      1382      2401      1749      2115      1627      1602      1463
dram[4]:       1584      1430      1701      1388      1699      1271      1464      1326      1637      1379      2395      1751      2115      1630      1601      1460
dram[5]:       1576      1420      1707      1387      1697      1269      1461      1322      1641      1382      2403      1757      2117      1629      1597      1457
dram[6]:       1571      1419      1703      1382      1694      1264      1458      1319      1643      1383      2397      1752      2100      1640      1611      1468
dram[7]:       1570      1417      1703      1380      1692      1264      1474      1322      1621      1361      2380      1729      2101      1641      1614      1470
dram[8]:       1568      1420      1740      1393      1712      1267      1470      1321      1616      1358      2387      1738      2094      1634      1614      1471
dram[9]:       1586      1434      1738      1392      1710      1267      1467      1324      1618      1360      2380      1726      2090      1633      1596      1453
dram[10]:       1586      1434      1730      1398      1704      1261      1466      1323      1616      1358      2457      1744      2098      1624      1597      1451
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423139 n_act=2201 n_pre=2185 n_req=16875 n_rd=45516 n_write=21984 bw_util=0.2727
n_activity=229040 dram_eff=0.5894
bk0: 3024a 459686i bk1: 3020a 459879i bk2: 3004a 460370i bk3: 3004a 460999i bk4: 2872a 464114i bk5: 2872a 464269i bk6: 2636a 465654i bk7: 2636a 465299i bk8: 2684a 464490i bk9: 2684a 464298i bk10: 2656a 463621i bk11: 2656a 463933i bk12: 2876a 461073i bk13: 2876a 462011i bk14: 3008a 458884i bk15: 3008a 458816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423079 n_act=2227 n_pre=2211 n_req=16877 n_rd=45524 n_write=21984 bw_util=0.2727
n_activity=229145 dram_eff=0.5892
bk0: 3020a 460662i bk1: 3020a 460947i bk2: 2956a 461144i bk3: 2956a 460943i bk4: 2928a 462371i bk5: 2928a 463168i bk6: 2632a 465784i bk7: 2632a 467067i bk8: 2684a 465270i bk9: 2684a 464159i bk10: 2656a 462931i bk11: 2656a 463630i bk12: 2880a 460332i bk13: 2880a 461108i bk14: 3008a 458600i bk15: 3004a 459120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=422935 n_act=2281 n_pre=2265 n_req=16886 n_rd=45544 n_write=22000 bw_util=0.2729
n_activity=228995 dram_eff=0.5899
bk0: 3072a 458846i bk1: 3072a 459581i bk2: 2952a 460725i bk3: 2952a 461792i bk4: 2928a 462436i bk5: 2928a 462861i bk6: 2632a 465688i bk7: 2632a 465995i bk8: 2688a 464002i bk9: 2688a 464512i bk10: 2656a 464649i bk11: 2656a 464412i bk12: 2880a 461832i bk13: 2880a 461719i bk14: 2964a 460244i bk15: 2964a 459743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35285
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423151 n_act=2197 n_pre=2181 n_req=16874 n_rd=45512 n_write=21984 bw_util=0.2727
n_activity=228479 dram_eff=0.5908
bk0: 3072a 459792i bk1: 3072a 459849i bk2: 2952a 461121i bk3: 2952a 462104i bk4: 2928a 462371i bk5: 2928a 463152i bk6: 2628a 465955i bk7: 2628a 466102i bk8: 2688a 464873i bk9: 2688a 464137i bk10: 2644a 462973i bk11: 2644a 463846i bk12: 2880a 460469i bk13: 2880a 460736i bk14: 2964a 459727i bk15: 2964a 460571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.32707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe679ab92d0 :  mf: uid=2572020, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1155195), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423163 n_act=2160 n_pre=2144 n_req=16890 n_rd=45558 n_write=22000 bw_util=0.2729
n_activity=228479 dram_eff=0.5914
bk0: 3072a 460469i bk1: 3072a 461376i bk2: 2952a 461778i bk3: 2952a 462397i bk4: 2888a 462512i bk5: 2886a 462887i bk6: 2684a 464000i bk7: 2684a 464452i bk8: 2688a 464020i bk9: 2688a 464989i bk10: 2644a 464451i bk11: 2644a 465555i bk12: 2876a 461437i bk13: 2876a 460554i bk14: 2976a 460795i bk15: 2976a 460140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.36455
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423131 n_act=2201 n_pre=2185 n_req=16877 n_rd=45524 n_write=21984 bw_util=0.2727
n_activity=227999 dram_eff=0.5922
bk0: 3020a 460525i bk1: 3020a 460242i bk2: 2996a 460032i bk3: 2996a 460725i bk4: 2880a 463908i bk5: 2884a 462845i bk6: 2680a 464847i bk7: 2680a 465030i bk8: 2684a 464409i bk9: 2684a 463935i bk10: 2648a 464297i bk11: 2648a 462811i bk12: 2876a 460510i bk13: 2876a 461130i bk14: 2976a 460582i bk15: 2976a 460268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3188
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423161 n_act=2192 n_pre=2176 n_req=16874 n_rd=45512 n_write=21984 bw_util=0.2727
n_activity=228000 dram_eff=0.5921
bk0: 3020a 460898i bk1: 3020a 461811i bk2: 2996a 461419i bk3: 2996a 460782i bk4: 2864a 463618i bk5: 2864a 463785i bk6: 2688a 464361i bk7: 2688a 464405i bk8: 2684a 463325i bk9: 2684a 464023i bk10: 2648a 463870i bk11: 2648a 463730i bk12: 2828a 461431i bk13: 2828a 460559i bk14: 3028a 458956i bk15: 3028a 458846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.3446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=422971 n_act=2255 n_pre=2239 n_req=16890 n_rd=45544 n_write=22016 bw_util=0.273
n_activity=227861 dram_eff=0.593
bk0: 3016a 459540i bk1: 3016a 459769i bk2: 3000a 459252i bk3: 3000a 460242i bk4: 2864a 463491i bk5: 2864a 463756i bk6: 2684a 464787i bk7: 2684a 464877i bk8: 2652a 464628i bk9: 2652a 464069i bk10: 2700a 462819i bk11: 2700a 462214i bk12: 2828a 461050i bk13: 2828a 460798i bk14: 3028a 458921i bk15: 3028a 458906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31448
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423119 n_act=2213 n_pre=2197 n_req=16874 n_rd=45512 n_write=21984 bw_util=0.2727
n_activity=228899 dram_eff=0.5897
bk0: 3016a 460597i bk1: 3016a 461009i bk2: 3000a 460493i bk3: 3000a 461536i bk4: 2844a 464308i bk5: 2844a 463840i bk6: 2688a 465518i bk7: 2688a 464482i bk8: 2652a 464901i bk9: 2652a 464611i bk10: 2700a 462776i bk11: 2700a 462876i bk12: 2828a 461066i bk13: 2828a 460544i bk14: 3028a 458430i bk15: 3028a 458995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.34279
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423131 n_act=2207 n_pre=2191 n_req=16874 n_rd=45512 n_write=21984 bw_util=0.2727
n_activity=227715 dram_eff=0.5928
bk0: 3068a 458577i bk1: 3068a 459290i bk2: 3000a 459551i bk3: 3000a 460001i bk4: 2844a 463842i bk5: 2844a 464078i bk6: 2684a 464908i bk7: 2684a 464364i bk8: 2656a 464119i bk9: 2656a 464377i bk10: 2700a 462776i bk11: 2700a 462498i bk12: 2828a 461558i bk13: 2828a 461559i bk14: 2976a 459624i bk15: 2976a 459169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.33459
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe67f236eb0 :  mf: uid=2572019, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1155192), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=495025 n_nop=423047 n_act=2209 n_pre=2193 n_req=16894 n_rd=45560 n_write=22016 bw_util=0.273
n_activity=229419 dram_eff=0.5891
bk0: 3068a 459506i bk1: 3068a 460269i bk2: 2996a 460297i bk3: 2996a 460569i bk4: 2856a 463762i bk5: 2856a 464007i bk6: 2684a 464980i bk7: 2684a 465570i bk8: 2656a 464911i bk9: 2656a 464773i bk10: 2668a 463780i bk11: 2668a 463868i bk12: 2876a 461191i bk13: 2876a 460760i bk14: 2976a 459300i bk15: 2976a 460390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.35093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5690, Miss_rate = 0.669, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5689, Miss_rate = 0.671, Pending_hits = 766, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5691, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5690, Miss_rate = 0.673, Pending_hits = 766, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5693, Miss_rate = 0.673, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5693, Miss_rate = 0.673, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5689, Miss_rate = 0.673, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5689, Miss_rate = 0.673, Pending_hits = 764, Reservation_fails = 1
L2_cache_bank[8]: Access = 8486, Miss = 5695, Miss_rate = 0.671, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5695, Miss_rate = 0.671, Pending_hits = 802, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5690, Miss_rate = 0.671, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5691, Miss_rate = 0.671, Pending_hits = 796, Reservation_fails = 1
L2_cache_bank[12]: Access = 8476, Miss = 5689, Miss_rate = 0.671, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5689, Miss_rate = 0.671, Pending_hits = 805, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5693, Miss_rate = 0.670, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5693, Miss_rate = 0.670, Pending_hits = 787, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5689, Miss_rate = 0.671, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5689, Miss_rate = 0.671, Pending_hits = 795, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5689, Miss_rate = 0.671, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5689, Miss_rate = 0.671, Pending_hits = 763, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5695, Miss_rate = 0.671, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5695, Miss_rate = 0.671, Pending_hits = 766, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 125205
L2_total_cache_miss_rate = 0.6713
L2_total_cache_pending_hits = 8845
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.085

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58716
	minimum = 6
	maximum = 49
Network latency average = 8.43369
	minimum = 6
	maximum = 42
Slowest packet = 280808
Flit latency average = 6.86332
	minimum = 6
	maximum = 38
Slowest flit = 803315
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222726
	minimum = 0.0176249 (at node 5)
	maximum = 0.0264374 (at node 0)
Accepted packet rate average = 0.0222726
	minimum = 0.0176249 (at node 5)
	maximum = 0.0264374 (at node 0)
Injected flit rate average = 0.0613865
	minimum = 0.040614 (at node 5)
	maximum = 0.0813717 (at node 42)
Accepted flit rate average= 0.0613865
	minimum = 0.0565148 (at node 5)
	maximum = 0.0847721 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7412 (4 samples)
	minimum = 6 (4 samples)
	maximum = 397.5 (4 samples)
Network latency average = 10.6554 (4 samples)
	minimum = 6 (4 samples)
	maximum = 392.5 (4 samples)
Flit latency average = 10.0871 (4 samples)
	minimum = 6 (4 samples)
	maximum = 388.5 (4 samples)
Fragmentation average = 0.233412 (4 samples)
	minimum = 0 (4 samples)
	maximum = 313.25 (4 samples)
Injected packet rate average = 0.018414 (4 samples)
	minimum = 0.0145734 (4 samples)
	maximum = 0.0218521 (4 samples)
Accepted packet rate average = 0.018414 (4 samples)
	minimum = 0.0145734 (4 samples)
	maximum = 0.0218521 (4 samples)
Injected flit rate average = 0.0507552 (4 samples)
	minimum = 0.0335614 (4 samples)
	maximum = 0.0673976 (4 samples)
Accepted flit rate average = 0.0507552 (4 samples)
	minimum = 0.0467566 (4 samples)
	maximum = 0.070096 (4 samples)
Injected packet size average = 2.75633 (4 samples)
Accepted packet size average = 2.75633 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 29 sec (809 sec)
gpgpu_simulation_rate = 142639 (inst/sec)
gpgpu_simulation_rate = 1427 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41378
gpu_sim_insn = 28848876
gpu_ipc =     697.2032
gpu_tot_sim_cycle = 1418724
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =     101.6719
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 4437
partiton_reqs_in_parallel = 910316
partiton_reqs_in_parallel_total    = 5781210
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7166
partiton_reqs_in_parallel_util = 910316
partiton_reqs_in_parallel_util_total    = 5781210
gpu_sim_cycle_parition_util = 41378
gpu_tot_sim_cycle_parition_util    = 265626
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7962
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.5261 GB/Sec
L2_BW_total  =      15.5682 GB/Sec
gpu_total_sim_rate=149786

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2892816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24139, 23209, 23238, 24087, 24138, 23206, 23238, 24070, 4833, 4629, 4651, 4816, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 172108
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170509
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:150423	W0_Idle:1241945	W0_Scoreboard:10878066	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 1334 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 1418723 
mrq_lat_table:105062 	15749 	10256 	21880 	26175 	20704 	10775 	8307 	9564 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123436 	93557 	865 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	147238 	4719 	154 	27 	66137 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130663 	25834 	451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	257 	162 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.197675  8.191860  8.087210  8.279762  8.012270  8.425806  8.510489  9.290076  8.711267  8.963768  7.361446  7.451220  9.372414  9.776978  8.467066  8.674847 
dram[1]:  8.591463  8.487952  7.478022  8.101191  8.011976  8.011976  9.728000  8.503496  8.835714  8.590278  7.643750  7.457317  9.127517  9.379311  7.403141  7.679348 
dram[2]:  8.421053  8.000000  8.095238  8.500000  7.311475  7.645714  8.875913  9.142858  8.597222  8.253333  6.948864  7.028736  9.251700  9.645391  7.792135  8.063953 
dram[3]:  8.727273  8.674699  8.000000  8.607594  7.474860  7.474860  9.418605  8.868613  7.935897  8.144737  7.518518  7.909091  9.379311  9.784173  8.063953  7.880682 
dram[4]:  8.421053  8.135593  8.395061  8.947369  7.963636  7.868263  9.102190 10.138211  8.597222  8.718309  8.120000  8.229730  9.244898  9.638298  8.034682  8.034682 
dram[5]:  8.239766  8.386905  8.147058  8.549383  7.856287  7.678362  9.229630  9.811024  7.542683  7.451807  8.126667  7.915585  9.120806  9.120806  7.942857  7.765363 
dram[6]:  8.861635  8.861635  9.233334  9.486301  8.024540  8.331210  8.489796  8.978417  7.929487  7.635802  7.814103  8.126667  8.464968  9.165517  7.983146  7.983146 
dram[7]:  8.138728  8.331361  8.058140  8.058140  7.560694  7.832335  9.375940  9.519084  7.512346  7.512346  7.812500  8.012820  9.293706  9.102739  7.558511  7.639785 
dram[8]:  8.533334  8.745341  9.118421  9.240000  7.957055  7.766467  9.674418  9.674418  8.006579  7.702532  7.911392  8.012820  8.801325  9.040816  7.439791  7.807693 
dram[9]:  8.514792  9.050315  8.451220  8.349398  8.055901  8.589404  9.666667  9.976000  7.702532  7.606250  7.530120  7.716049  9.040816  9.700730  8.034682  7.554348 
dram[10]:  8.721212  9.050315  8.549383  8.549383  7.878788  7.602339  9.519084  8.971223  7.606250  7.702532  7.592593  7.592593  8.656051  9.638298  8.034682  8.273809 
average row locality = 232309/27868 = 8.336048
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       945       944       935       935       891       891       832       832       837       837       826       826       911       911       944       944 
dram[1]:       944       944       920       920       908       908       831       831       837       837       827       827       912       912       944       943 
dram[2]:       960       960       919       919       908       908       831       831       838       838       827       827       912       912       930       930 
dram[3]:       960       960       919       919       908       908       830       830       838       838       824       824       912       912       930       930 
dram[4]:       960       960       919       919       896       896       847       847       838       838       824       824       911       911       933       933 
dram[5]:       944       944       932       932       894       895       846       846       837       837       825       825       911       911       933       933 
dram[6]:       944       944       932       932       890       890       848       848       837       837       825       825       896       896       949       949 
dram[7]:       943       943       933       933       890       890       847       847       827       827       841       841       896       896       949       949 
dram[8]:       943       943       933       933       884       884       848       848       827       827       841       841       896       896       949       949 
dram[9]:       959       959       933       933       884       884       847       847       827       827       841       841       896       896       933       933 
dram[10]:       959       959       932       932       887       887       847       847       827       827       831       831       911       911       933       933 
total reads: 156709
bank skew: 960/824 = 1.17
chip skew: 14256/14240 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:       1311      1179      1423      1166      1440      1069      1211      1095      1364      1152      1974      1421      1748      1334      1344      1222
dram[1]:       1304      1174      1417      1157      1437      1069      1205      1091      1365      1150      1955      1422      1745      1332      1340      1219
dram[2]:       1320      1188      1411      1155      1437      1071      1216      1101      1363      1152      1951      1423      1719      1330      1332      1212
dram[3]:       1319      1189      1423      1165      1436      1068      1214      1100      1363      1152      1972      1444      1722      1329      1327      1210
dram[4]:       1318      1188      1418      1161      1423      1071      1216      1100      1362      1149      1967      1445      1720      1330      1328      1208
dram[5]:       1311      1180      1424      1160      1422      1070      1214      1096      1365      1151      1974      1450      1723      1329      1323      1205
dram[6]:       1307      1180      1420      1157      1418      1064      1211      1094      1367      1152      1969      1446      1709      1338      1336      1215
dram[7]:       1307      1178      1421      1155      1417      1065      1224      1096      1349      1134      1956      1428      1709      1339      1338      1216
dram[8]:       1304      1179      1450      1166      1433      1067      1222      1097      1345      1132      1961      1435      1704      1333      1337      1217
dram[9]:       1319      1192      1449      1165      1430      1067      1219      1099      1347      1135      1956      1426      1700      1333      1323      1202
dram[10]:       1319      1191      1443      1170      1427      1063      1218      1097      1346      1133      2018      1440      1707      1326      1325      1201
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7fe670146e00 :  mf: uid=3214661, sid09:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1418723), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482427 n_act=2501 n_pre=2485 n_req=21111 n_rd=56964 n_write=27480 bw_util=0.2953
n_activity=286051 dram_eff=0.5904
bk0: 3780a 530025i bk1: 3776a 530341i bk2: 3740a 530748i bk3: 3740a 531359i bk4: 3564a 535019i bk5: 3564a 535379i bk6: 3328a 536656i bk7: 3328a 536562i bk8: 3348a 535305i bk9: 3348a 534907i bk10: 3304a 534393i bk11: 3304a 534920i bk12: 3644a 531091i bk13: 3644a 532179i bk14: 3776a 528306i bk15: 3776a 529575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05315
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482295 n_act=2559 n_pre=2543 n_req=21115 n_rd=56980 n_write=27480 bw_util=0.2954
n_activity=286149 dram_eff=0.5903
bk0: 3776a 530411i bk1: 3776a 531236i bk2: 3680a 531889i bk3: 3680a 531539i bk4: 3632a 532882i bk5: 3632a 534337i bk6: 3324a 536634i bk7: 3324a 537275i bk8: 3348a 536200i bk9: 3348a 535118i bk10: 3308a 533852i bk11: 3308a 534451i bk12: 3648a 530179i bk13: 3648a 531168i bk14: 3776a 528214i bk15: 3772a 528868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03144
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fe6817846e0 :  mf: uid=3214664, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (1418723), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482200 n_act=2589 n_pre=2573 n_req=21124 n_rd=56999 n_write=27496 bw_util=0.2955
n_activity=285936 dram_eff=0.591
bk0: 3840a 529001i bk1: 3840a 529883i bk2: 3676a 531057i bk3: 3675a 532553i bk4: 3632a 533500i bk5: 3632a 533431i bk6: 3324a 536840i bk7: 3324a 536908i bk8: 3352a 535095i bk9: 3352a 535044i bk10: 3308a 535527i bk11: 3308a 535463i bk12: 3648a 531692i bk13: 3648a 531889i bk14: 3720a 529835i bk15: 3720a 530193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482347 n_act=2539 n_pre=2523 n_req=21112 n_rd=56968 n_write=27480 bw_util=0.2953
n_activity=285955 dram_eff=0.5906
bk0: 3840a 529519i bk1: 3840a 530151i bk2: 3676a 532187i bk3: 3676a 532923i bk4: 3632a 532969i bk5: 3632a 534045i bk6: 3320a 536602i bk7: 3320a 536454i bk8: 3352a 535795i bk9: 3352a 534519i bk10: 3296a 533965i bk11: 3296a 535453i bk12: 3648a 530128i bk13: 3648a 530294i bk14: 3720a 529716i bk15: 3720a 530489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02725
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe6700fd020 :  mf: uid=3214662, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1418719), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482401 n_act=2472 n_pre=2456 n_req=21132 n_rd=57024 n_write=27504 bw_util=0.2956
n_activity=285374 dram_eff=0.5924
bk0: 3840a 530684i bk1: 3840a 531736i bk2: 3676a 532501i bk3: 3676a 532925i bk4: 3584a 533331i bk5: 3584a 533748i bk6: 3388a 535093i bk7: 3388a 535297i bk8: 3352a 534963i bk9: 3352a 535848i bk10: 3296a 535268i bk11: 3296a 536766i bk12: 3644a 531267i bk13: 3644a 530645i bk14: 3732a 530614i bk15: 3732a 530504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05402
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482299 n_act=2557 n_pre=2541 n_req=21115 n_rd=56980 n_write=27480 bw_util=0.2954
n_activity=285240 dram_eff=0.5922
bk0: 3776a 530806i bk1: 3776a 530575i bk2: 3728a 530536i bk3: 3728a 531418i bk4: 3576a 534761i bk5: 3580a 533612i bk6: 3384a 535297i bk7: 3384a 535322i bk8: 3348a 535520i bk9: 3348a 534438i bk10: 3300a 534907i bk11: 3300a 533952i bk12: 3644a 529528i bk13: 3644a 530771i bk14: 3732a 530167i bk15: 3732a 530563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01313
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482421 n_act=2502 n_pre=2486 n_req=21112 n_rd=56968 n_write=27480 bw_util=0.2953
n_activity=285075 dram_eff=0.5925
bk0: 3776a 530983i bk1: 3776a 532586i bk2: 3728a 532098i bk3: 3728a 531494i bk4: 3560a 534939i bk5: 3560a 534965i bk6: 3392a 535300i bk7: 3392a 535337i bk8: 3348a 533913i bk9: 3348a 534882i bk10: 3300a 534710i bk11: 3300a 534867i bk12: 3584a 531158i bk13: 3584a 530959i bk14: 3796a 528882i bk15: 3796a 529273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03744
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482159 n_act=2593 n_pre=2577 n_req=21132 n_rd=57008 n_write=27520 bw_util=0.2956
n_activity=284635 dram_eff=0.5939
bk0: 3772a 529629i bk1: 3772a 530231i bk2: 3732a 529660i bk3: 3732a 531366i bk4: 3560a 534351i bk5: 3560a 534778i bk6: 3388a 535392i bk7: 3388a 535909i bk8: 3308a 535206i bk9: 3308a 534673i bk10: 3364a 533940i bk11: 3364a 533346i bk12: 3584a 531058i bk13: 3584a 530756i bk14: 3796a 528372i bk15: 3796a 528580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01113
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482403 n_act=2511 n_pre=2495 n_req=21112 n_rd=56968 n_write=27480 bw_util=0.2953
n_activity=286061 dram_eff=0.5904
bk0: 3772a 531024i bk1: 3772a 531396i bk2: 3732a 531390i bk3: 3732a 532469i bk4: 3536a 535567i bk5: 3536a 535301i bk6: 3392a 536202i bk7: 3392a 534724i bk8: 3308a 535643i bk9: 3308a 535630i bk10: 3364a 533518i bk11: 3364a 533722i bk12: 3584a 531315i bk13: 3584a 530803i bk14: 3796a 527884i bk15: 3796a 528896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03703
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe67000b550 :  mf: uid=3214663, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1418722), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482411 n_act=2511 n_pre=2495 n_req=21110 n_rd=56960 n_write=27480 bw_util=0.2953
n_activity=284835 dram_eff=0.5929
bk0: 3836a 528944i bk1: 3836a 530101i bk2: 3732a 530259i bk3: 3732a 530745i bk4: 3536a 534905i bk5: 3536a 535454i bk6: 3388a 535598i bk7: 3388a 535215i bk8: 3308a 535339i bk9: 3308a 534856i bk10: 3364a 533955i bk11: 3364a 533655i bk12: 3584a 531136i bk13: 3584a 531521i bk14: 3732a 529369i bk15: 3732a 529110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03194
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=571857 n_nop=482267 n_act=2535 n_pre=2519 n_req=21134 n_rd=57016 n_write=27520 bw_util=0.2957
n_activity=286307 dram_eff=0.5905
bk0: 3836a 529480i bk1: 3836a 530654i bk2: 3728a 530771i bk3: 3728a 530976i bk4: 3548a 534880i bk5: 3548a 535248i bk6: 3388a 535505i bk7: 3388a 536301i bk8: 3308a 535856i bk9: 3308a 535959i bk10: 3324a 534199i bk11: 3324a 534868i bk12: 3644a 530883i bk13: 3644a 530909i bk14: 3732a 529376i bk15: 3732a 530376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04002

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 7121, Miss_rate = 0.670, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 7120, Miss_rate = 0.672, Pending_hits = 955, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 7123, Miss_rate = 0.672, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 7122, Miss_rate = 0.674, Pending_hits = 959, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 7125, Miss_rate = 0.674, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 7125, Miss_rate = 0.674, Pending_hits = 962, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 7121, Miss_rate = 0.674, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 7121, Miss_rate = 0.674, Pending_hits = 951, Reservation_fails = 1
L2_cache_bank[8]: Access = 10600, Miss = 7128, Miss_rate = 0.672, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[9]: Access = 10603, Miss = 7128, Miss_rate = 0.672, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 7122, Miss_rate = 0.672, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 7123, Miss_rate = 0.672, Pending_hits = 985, Reservation_fails = 1
L2_cache_bank[12]: Access = 10588, Miss = 7121, Miss_rate = 0.673, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 7121, Miss_rate = 0.672, Pending_hits = 998, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 7126, Miss_rate = 0.672, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 7126, Miss_rate = 0.672, Pending_hits = 972, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 7121, Miss_rate = 0.672, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 7121, Miss_rate = 0.672, Pending_hits = 991, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 7120, Miss_rate = 0.672, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 7120, Miss_rate = 0.672, Pending_hits = 955, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 7127, Miss_rate = 0.672, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 7127, Miss_rate = 0.672, Pending_hits = 955, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 156709
L2_total_cache_miss_rate = 0.6725
L2_total_cache_pending_hits = 11499
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11190
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.093

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59615
	minimum = 6
	maximum = 44
Network latency average = 8.40894
	minimum = 6
	maximum = 44
Slowest packet = 374981
Flit latency average = 6.84506
	minimum = 6
	maximum = 40
Slowest flit = 1033901
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224782
	minimum = 0.0177877 (at node 0)
	maximum = 0.0266815 (at node 7)
Accepted packet rate average = 0.0224782
	minimum = 0.0177877 (at node 0)
	maximum = 0.0266815 (at node 7)
Injected flit rate average = 0.0619533
	minimum = 0.040989 (at node 0)
	maximum = 0.0821229 (at node 42)
Accepted flit rate average= 0.0619533
	minimum = 0.0570365 (at node 0)
	maximum = 0.0855548 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1122 (5 samples)
	minimum = 6 (5 samples)
	maximum = 326.8 (5 samples)
Network latency average = 10.2061 (5 samples)
	minimum = 6 (5 samples)
	maximum = 322.8 (5 samples)
Flit latency average = 9.43872 (5 samples)
	minimum = 6 (5 samples)
	maximum = 318.8 (5 samples)
Fragmentation average = 0.18673 (5 samples)
	minimum = 0 (5 samples)
	maximum = 250.6 (5 samples)
Injected packet rate average = 0.0192269 (5 samples)
	minimum = 0.0152162 (5 samples)
	maximum = 0.022818 (5 samples)
Accepted packet rate average = 0.0192269 (5 samples)
	minimum = 0.0152162 (5 samples)
	maximum = 0.022818 (5 samples)
Injected flit rate average = 0.0529948 (5 samples)
	minimum = 0.0350469 (5 samples)
	maximum = 0.0703427 (5 samples)
Accepted flit rate average = 0.0529948 (5 samples)
	minimum = 0.0488125 (5 samples)
	maximum = 0.0731878 (5 samples)
Injected packet size average = 2.75629 (5 samples)
Accepted packet size average = 2.75629 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 3 sec (963 sec)
gpgpu_simulation_rate = 149786 (inst/sec)
gpgpu_simulation_rate = 1473 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41597
gpu_sim_insn = 28848876
gpu_ipc =     693.5326
gpu_tot_sim_cycle = 1682471
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =     102.8804
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 5281
partiton_reqs_in_parallel = 915134
partiton_reqs_in_parallel_total    = 6691526
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5211
partiton_reqs_in_parallel_util = 915134
partiton_reqs_in_parallel_util_total    = 6691526
gpu_sim_cycle_parition_util = 41597
gpu_tot_sim_cycle_parition_util    = 307004
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8205
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.9652 GB/Sec
L2_BW_total  =      15.7475 GB/Sec
gpu_total_sim_rate=155519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472044
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28966, 27842, 27885, 28905, 28965, 27844, 27885, 28890, 4833, 4629, 4651, 4816, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 172144
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 173
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170527
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179255	W0_Idle:1257837	W0_Scoreboard:12129283	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 1152 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 1682470 
mrq_lat_table:128131 	18315 	12199 	27984 	33359 	24707 	12128 	8707 	9566 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149044 	114404 	914 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	184341 	5782 	156 	27 	74471 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156481 	31342 	509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	334 	168 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.050000  6.818548  6.610236  6.770161  6.687764  6.921397  7.009662  7.441026  7.080952  7.361386  6.167364  6.380952  7.146018  7.408257  6.850203  7.020747 
dram[1]:  6.873984  6.930328  6.270992  6.519841  6.466136  6.570850  7.512953  6.937799  7.218447  6.948598  6.735160  6.614350  7.345455  7.214286  6.433460  6.309701 
dram[2]:  6.884462  6.697674  6.414062  6.785124  6.218391  6.415020  7.213930  7.360406  7.153846  6.825688  6.120332  6.069959  7.214286  7.345455  6.437984  6.591270 
dram[3]:  6.995952  7.024390  6.620968  6.899159  6.315175  6.171103  7.355330  7.137931  6.584071  6.584071  6.300429  6.524445  7.214286  7.087719  6.697581  6.488281 
dram[4]:  7.111111  6.884462  6.957627  7.330357  6.502041  6.502041  7.253659  7.548223  6.953271  7.018868  6.642534  6.764977  7.476852  7.408257  6.736842  6.682731 
dram[5]:  6.902041  7.105042  6.586614  6.745968  6.441296  6.292490  7.620513  7.543147  6.300848  6.247899  6.707763  6.528889  7.408257  7.340909  6.736842  6.629482 
dram[6]:  7.135021  7.135021  7.536036  7.745370  6.806867  6.986784  6.857143  7.119617  6.521930  6.579646  6.414847  6.832558  6.865217  7.310185  6.593023  6.804000 
dram[7]:  6.787148  6.954732  6.696000  6.438461  6.369478  6.318725  7.472362  7.253659  5.995902  6.045455  6.519481  6.519481  7.448113  7.276498  6.347015  6.492366 
dram[8]:  7.012448  7.191489  7.215517  7.473214  6.473251  6.368421  7.553299  7.330049  6.416667  6.360869  6.876712  6.753363  6.925438  6.986726  6.467680  6.492366 
dram[9]:  6.826087  7.412017  6.804878  6.860656  6.637131  6.868996  7.704663  7.785340  6.535714  6.535714  6.463519  6.463519  6.925438  7.519048  6.682731  6.351145 
dram[10]:  7.106996  7.165975  7.029412  7.029412  6.649789  6.329317  7.785340  7.325123  6.256410  6.256410  6.471616  6.471616  6.843220  7.146018  6.525490  6.656000 
average row locality = 278933/40918 = 6.816878
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1134      1133      1127      1127      1078      1078       989       989      1007      1007      1000      1000      1087      1087      1131      1131 
dram[1]:      1133      1133      1109      1109      1098      1098       988       988      1007      1007      1001      1001      1088      1088      1131      1130 
dram[2]:      1152      1152      1108      1108      1098      1098       988       988      1008      1008      1001      1001      1088      1088      1115      1115 
dram[3]:      1152      1152      1108      1108      1098      1098       987       987      1008      1008       997       997      1088      1088      1115      1115 
dram[4]:      1152      1152      1108      1108      1083      1083      1007      1007      1008      1008       997       997      1087      1087      1118      1118 
dram[5]:      1133      1133      1124      1124      1081      1082      1006      1006      1007      1007       998       998      1087      1087      1118      1118 
dram[6]:      1133      1133      1124      1124      1076      1076      1008      1008      1007      1007       998       998      1069      1069      1137      1137 
dram[7]:      1132      1132      1125      1125      1076      1076      1007      1007       995       995      1017      1017      1069      1069      1137      1137 
dram[8]:      1132      1132      1125      1125      1069      1069      1008      1008       995       995      1017      1017      1069      1069      1137      1137 
dram[9]:      1151      1151      1125      1125      1069      1069      1007      1007       996       996      1017      1017      1069      1069      1118      1118 
dram[10]:      1151      1151      1124      1124      1072      1072      1007      1007       996       996      1005      1005      1087      1087      1118      1118 
total reads: 188213
bank skew: 1152/987 = 1.17
chip skew: 17120/17104 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:       1136      1020      1222      1004      1230       919      1057       955      1178       996      1682      1217      1513      1160      1167      1059
dram[1]:       1130      1016      1218       996      1229       919      1052       951      1179       994      1666      1219      1511      1158      1163      1056
dram[2]:       1143      1028      1213       995      1229       921      1061       960      1177       997      1663      1219      1489      1157      1155      1049
dram[3]:       1142      1029      1223      1003      1228       919      1059       958      1177       996      1681      1237      1492      1156      1151      1049
dram[4]:       1141      1028      1219       999      1218       921      1061       959      1177       994      1677      1238      1491      1157      1152      1046
dram[5]:       1135      1021      1223       998      1216       921      1059       955      1179       996      1683      1242      1492      1155      1148      1044
dram[6]:       1132      1021      1219       996      1214       916      1056       953      1181       997      1678      1240      1481      1163      1159      1052
dram[7]:       1132      1019      1220       995      1212       917      1067       956      1166       981      1668      1224      1480      1165      1160      1053
dram[8]:       1130      1020      1245      1004      1226       917      1066       956      1162       981      1673      1230      1477      1159      1160      1054
dram[9]:       1142      1031      1244      1002      1223       918      1063       958      1164       981      1668      1222      1474      1160      1148      1041
dram[10]:       1142      1030      1238      1007      1221       914      1062       956      1162       980      1719      1234      1479      1153      1150      1041
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540369 n_act=3673 n_pre=3657 n_req=25349 n_rd=68420 n_write=32976 bw_util=0.3124
n_activity=348043 dram_eff=0.5827
bk0: 4536a 599739i bk1: 4532a 599975i bk2: 4508a 600101i bk3: 4508a 601061i bk4: 4312a 605122i bk5: 4312a 605282i bk6: 3956a 607473i bk7: 3956a 607539i bk8: 4028a 605980i bk9: 4028a 605693i bk10: 4000a 604599i bk11: 4000a 605983i bk12: 4348a 601168i bk13: 4348a 602419i bk14: 4524a 597607i bk15: 4524a 598974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84265
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe6782921f0 :  mf: uid=3857308, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1682470), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540219 n_act=3741 n_pre=3725 n_req=25353 n_rd=68434 n_write=32976 bw_util=0.3125
n_activity=348298 dram_eff=0.5823
bk0: 4532a 600160i bk1: 4532a 600842i bk2: 4436a 601263i bk3: 4436a 601234i bk4: 4392a 602606i bk5: 4390a 604029i bk6: 3952a 607138i bk7: 3952a 608158i bk8: 4028a 606677i bk9: 4028a 605899i bk10: 4004a 604779i bk11: 4004a 605148i bk12: 4352a 600243i bk13: 4352a 601154i bk14: 4524a 597559i bk15: 4520a 598059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83285
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540081 n_act=3783 n_pre=3767 n_req=25366 n_rd=68464 n_write=33000 bw_util=0.3126
n_activity=348563 dram_eff=0.5822
bk0: 4608a 598658i bk1: 4608a 599452i bk2: 4432a 600420i bk3: 4432a 602550i bk4: 4392a 603104i bk5: 4392a 603332i bk6: 3952a 607449i bk7: 3952a 607796i bk8: 4032a 605623i bk9: 4032a 605726i bk10: 4004a 606774i bk11: 4004a 605979i bk12: 4352a 601769i bk13: 4352a 602162i bk14: 4460a 599424i bk15: 4460a 599812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.85339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540181 n_act=3765 n_pre=3749 n_req=25350 n_rd=68424 n_write=32976 bw_util=0.3124
n_activity=348274 dram_eff=0.5823
bk0: 4608a 599006i bk1: 4608a 599644i bk2: 4432a 601511i bk3: 4432a 602235i bk4: 4392a 602670i bk5: 4392a 603694i bk6: 3948a 607596i bk7: 3948a 607497i bk8: 4032a 606432i bk9: 4032a 605194i bk10: 3988a 604674i bk11: 3988a 606044i bk12: 4352a 600600i bk13: 4352a 600645i bk14: 4460a 599342i bk15: 4460a 600147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540351 n_act=3640 n_pre=3624 n_req=25370 n_rd=68480 n_write=33000 bw_util=0.3127
n_activity=347416 dram_eff=0.5842
bk0: 4608a 600421i bk1: 4608a 601252i bk2: 4432a 601996i bk3: 4432a 602964i bk4: 4332a 602487i bk5: 4332a 603810i bk6: 4028a 605729i bk7: 4028a 605607i bk8: 4032a 605275i bk9: 4032a 606507i bk10: 3988a 605755i bk11: 3988a 607918i bk12: 4348a 601571i bk13: 4348a 600608i bk14: 4472a 600228i bk15: 4472a 600277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84959
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7fe6701642f0 :  mf: uid=3857307, sid17:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (1682467), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540237 n_act=3731 n_pre=3715 n_req=25353 n_rd=68436 n_write=32976 bw_util=0.3125
n_activity=347159 dram_eff=0.5842
bk0: 4532a 600596i bk1: 4532a 600618i bk2: 4496a 599708i bk3: 4496a 600778i bk4: 4324a 604470i bk5: 4328a 603307i bk6: 4024a 605696i bk7: 4024a 606098i bk8: 4028a 605719i bk9: 4028a 604726i bk10: 3992a 605408i bk11: 3992a 604898i bk12: 4348a 599836i bk13: 4348a 601368i bk14: 4472a 600612i bk15: 4472a 600408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.80332
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540419 n_act=3650 n_pre=3634 n_req=25348 n_rd=68416 n_write=32976 bw_util=0.3124
n_activity=346848 dram_eff=0.5846
bk0: 4532a 600906i bk1: 4532a 601964i bk2: 4496a 601369i bk3: 4496a 601175i bk4: 4304a 604652i bk5: 4304a 605066i bk6: 4032a 605887i bk7: 4032a 605684i bk8: 4028a 604286i bk9: 4028a 605417i bk10: 3992a 605420i bk11: 3992a 605664i bk12: 4276a 601675i bk13: 4276a 601221i bk14: 4548a 598184i bk15: 4548a 599112i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=539997 n_act=3813 n_pre=3797 n_req=25372 n_rd=68464 n_write=33024 bw_util=0.3127
n_activity=347155 dram_eff=0.5847
bk0: 4528a 599159i bk1: 4528a 599766i bk2: 4500a 599271i bk3: 4500a 600678i bk4: 4304a 604358i bk5: 4304a 604671i bk6: 4028a 605926i bk7: 4028a 606501i bk8: 3980a 605466i bk9: 3980a 605286i bk10: 4068a 604608i bk11: 4068a 604108i bk12: 4276a 601181i bk13: 4276a 601451i bk14: 4548a 598063i bk15: 4548a 598011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.7972
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540317 n_act=3701 n_pre=3685 n_req=25348 n_rd=68416 n_write=32976 bw_util=0.3124
n_activity=348524 dram_eff=0.5818
bk0: 4528a 600791i bk1: 4528a 601167i bk2: 4500a 600550i bk3: 4500a 602086i bk4: 4276a 605618i bk5: 4276a 605236i bk6: 4032a 606774i bk7: 4032a 605118i bk8: 3980a 606306i bk9: 3980a 606119i bk10: 4068a 603889i bk11: 4068a 604474i bk12: 4276a 601511i bk13: 4276a 600986i bk14: 4548a 597014i bk15: 4548a 598434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.84404
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540341 n_act=3689 n_pre=3673 n_req=25348 n_rd=68416 n_write=32976 bw_util=0.3124
n_activity=347559 dram_eff=0.5835
bk0: 4604a 598374i bk1: 4604a 599521i bk2: 4500a 599357i bk3: 4500a 600476i bk4: 4276a 605165i bk5: 4276a 605799i bk6: 4028a 606408i bk7: 4028a 605881i bk8: 3984a 605875i bk9: 3984a 605873i bk10: 4068a 604700i bk11: 4068a 604638i bk12: 4276a 601648i bk13: 4276a 601952i bk14: 4472a 598910i bk15: 4472a 598872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.827
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=649095 n_nop=540141 n_act=3733 n_pre=3717 n_req=25376 n_rd=68480 n_write=33024 bw_util=0.3128
n_activity=349170 dram_eff=0.5814
bk0: 4604a 599023i bk1: 4604a 600234i bk2: 4496a 600247i bk3: 4496a 600764i bk4: 4288a 604611i bk5: 4288a 605066i bk6: 4028a 606215i bk7: 4028a 606965i bk8: 3984a 606433i bk9: 3984a 606483i bk10: 4020a 604972i bk11: 4020a 605589i bk12: 4348a 601015i bk13: 4348a 600960i bk14: 4472a 598474i bk15: 4472a 600024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8553, Miss_rate = 0.672, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8552, Miss_rate = 0.673, Pending_hits = 1169, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8555, Miss_rate = 0.673, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8554, Miss_rate = 0.674, Pending_hits = 1168, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8558, Miss_rate = 0.674, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8558, Miss_rate = 0.675, Pending_hits = 1172, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8553, Miss_rate = 0.675, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8553, Miss_rate = 0.675, Pending_hits = 1169, Reservation_fails = 1
L2_cache_bank[8]: Access = 12715, Miss = 8560, Miss_rate = 0.673, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[9]: Access = 12718, Miss = 8560, Miss_rate = 0.673, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8554, Miss_rate = 0.673, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8555, Miss_rate = 0.673, Pending_hits = 1180, Reservation_fails = 1
L2_cache_bank[12]: Access = 12700, Miss = 8552, Miss_rate = 0.673, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8552, Miss_rate = 0.673, Pending_hits = 1204, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8558, Miss_rate = 0.673, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8558, Miss_rate = 0.673, Pending_hits = 1173, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8552, Miss_rate = 0.673, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8552, Miss_rate = 0.673, Pending_hits = 1199, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8552, Miss_rate = 0.673, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8552, Miss_rate = 0.673, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8560, Miss_rate = 0.673, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8560, Miss_rate = 0.673, Pending_hits = 1153, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 188213
L2_total_cache_miss_rate = 0.6733
L2_total_cache_pending_hits = 14405
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76733
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97475
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57196
	minimum = 6
	maximum = 47
Network latency average = 8.36931
	minimum = 6
	maximum = 42
Slowest packet = 467162
Flit latency average = 6.77588
	minimum = 6
	maximum = 38
Slowest flit = 1287750
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223598
	minimum = 0.017694 (at node 0)
	maximum = 0.026541 (at node 15)
Accepted packet rate average = 0.0223598
	minimum = 0.017694 (at node 0)
	maximum = 0.026541 (at node 15)
Injected flit rate average = 0.0616271
	minimum = 0.0407732 (at node 0)
	maximum = 0.0816905 (at node 42)
Accepted flit rate average= 0.0616271
	minimum = 0.0567362 (at node 0)
	maximum = 0.0851043 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6888 (6 samples)
	minimum = 6 (6 samples)
	maximum = 280.167 (6 samples)
Network latency average = 9.9 (6 samples)
	minimum = 6 (6 samples)
	maximum = 276 (6 samples)
Flit latency average = 8.99491 (6 samples)
	minimum = 6 (6 samples)
	maximum = 272 (6 samples)
Fragmentation average = 0.155608 (6 samples)
	minimum = 0 (6 samples)
	maximum = 208.833 (6 samples)
Injected packet rate average = 0.019749 (6 samples)
	minimum = 0.0156292 (6 samples)
	maximum = 0.0234385 (6 samples)
Accepted packet rate average = 0.019749 (6 samples)
	minimum = 0.0156292 (6 samples)
	maximum = 0.0234385 (6 samples)
Injected flit rate average = 0.0544335 (6 samples)
	minimum = 0.0360013 (6 samples)
	maximum = 0.072234 (6 samples)
Accepted flit rate average = 0.0544335 (6 samples)
	minimum = 0.0501332 (6 samples)
	maximum = 0.0751739 (6 samples)
Injected packet size average = 2.75626 (6 samples)
Accepted packet size average = 2.75626 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 33 sec (1113 sec)
gpgpu_simulation_rate = 155519 (inst/sec)
gpgpu_simulation_rate = 1511 (cycle/sec)
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41404
gpu_sim_insn = 28848876
gpu_ipc =     696.7654
gpu_tot_sim_cycle = 1946025
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =     103.7716
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 6265
partiton_reqs_in_parallel = 910888
partiton_reqs_in_parallel_total    = 7606660
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3769
partiton_reqs_in_parallel_util = 910888
partiton_reqs_in_parallel_util_total    = 7606660
gpu_sim_cycle_parition_util = 41404
gpu_tot_sim_cycle_parition_util    = 348601
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8396
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.4592 GB/Sec
L2_BW_total  =      15.8799 GB/Sec
gpu_total_sim_rate=159511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33793, 32486, 32532, 33719, 33794, 32479, 32534, 33712, 9663, 9266, 9307, 6015, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 172189
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 194
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208979	W0_Idle:1272854	W0_Scoreboard:13361506	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 1022 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 1946024 
mrq_lat_table:153548 	22758 	14730 	32388 	38117 	28004 	13487 	9087 	9601 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	178630 	131272 	964 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	221281 	7010 	160 	27 	82802 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182127 	36997 	592 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	414 	170 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.651163  7.417293  7.068841  7.225926  7.224410  7.459350  7.593750  8.023585  7.771300  8.136150  6.574713  6.836653  7.735772  8.063560  7.415730  7.644788 
dram[1]:  7.417293  7.417293  6.674825  7.070370  6.959259  7.063910  8.018867  7.327586  7.841629  7.502164  7.188284  7.069959  8.000000  7.867769  6.804124  6.685811 
dram[2]:  7.494424  7.304348  6.863309  7.227273  6.710714  6.908088  7.798165  7.943925  7.846154  7.506494  6.582376  6.532320  7.867769  8.000000  7.039855  7.196296 
dram[3]:  7.550562  7.578948  7.172932  7.453125  6.807971  6.663121  7.793578  7.584821  7.077551  7.020243  6.762846  7.041152  7.867769  7.739837  7.039855  6.890071 
dram[4]:  7.665399  7.439115  7.395349  7.693548  6.988636  6.936090  7.851351  8.144860  7.506494  7.572052  7.099585  7.280851  8.132479  8.063560  7.343396  7.234201 
dram[5]:  7.445283  7.647287  7.143383  7.250000  6.775735  6.585714  8.064815  7.990826  6.691120  6.639847  7.223629  6.987755  7.995798  7.863636  7.128205  6.974910 
dram[6]:  7.737255  7.677043  8.028926  8.163865  7.471545  7.532787  7.452991  7.716814  6.904383  6.959839  6.931174  7.285106  7.504032  7.885593  7.103571  7.312500 
dram[7]:  7.385768  7.555555  7.253731  6.992806  6.757353  6.708029  7.995413  7.781250  6.385768  6.433962  7.048193  6.992032  8.021552  7.786611  6.674497  6.858621 
dram[8]:  7.613900  7.673152  7.838710  8.100000  7.121094  6.958015  8.149532  7.927273  6.792829  6.739130  7.405063  7.282158  7.627049  7.565041  6.978947  7.003521 
dram[9]:  7.435424  8.027888  7.419847  7.534883  7.065891  7.471312  8.300000  8.300000  7.133891  7.133891  6.936759  6.936759  7.444000  8.021552  7.180812  6.852113 
dram[10]:  7.661597  7.661597  7.531008  7.531008  7.246032  6.916667  8.300000  7.712389  6.634241  6.634241  6.935743  6.935743  7.492126  7.799181  7.025271  7.102190 
average row locality = 325557/44372 = 7.336992
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1323      1322      1311      1311      1251      1251      1162      1162      1173      1173      1162      1162      1279      1279      1323      1323 
dram[1]:      1322      1322      1290      1290      1274      1274      1161      1161      1173      1173      1164      1164      1280      1280      1323      1322 
dram[2]:      1344      1344      1289      1289      1274      1274      1161      1161      1174      1174      1164      1164      1280      1280      1304      1304 
dram[3]:      1344      1344      1289      1289      1274      1274      1160      1160      1174      1174      1160      1160      1280      1280      1304      1304 
dram[4]:      1344      1344      1289      1289      1257      1257      1183      1183      1174      1174      1160      1160      1279      1279      1307      1307 
dram[5]:      1322      1322      1307      1307      1255      1256      1182      1182      1173      1173      1161      1161      1279      1279      1307      1307 
dram[6]:      1322      1322      1307      1307      1250      1250      1184      1184      1173      1173      1161      1161      1258      1258      1329      1329 
dram[7]:      1321      1321      1308      1308      1250      1250      1183      1183      1159      1159      1183      1183      1258      1258      1329      1329 
dram[8]:      1321      1321      1308      1308      1242      1242      1184      1184      1159      1159      1183      1183      1258      1258      1329      1329 
dram[9]:      1343      1343      1308      1308      1242      1242      1183      1183      1159      1159      1183      1183      1258      1258      1307      1307 
dram[10]:      1343      1343      1307      1307      1245      1245      1183      1183      1159      1159      1169      1169      1279      1279      1307      1307 
total reads: 219717
bank skew: 1344/1159 = 1.16
chip skew: 19986/19966 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:       1009       906      1088       895      1098       826       940       847      1046       886      1480      1077      1322      1017      1034       936
dram[1]:       1005       903      1084       889      1097       825       935       845      1047       885      1466      1077      1321      1016      1031       935
dram[2]:       1016       913      1080       889      1096       827       943       851      1046       887      1463      1078      1302      1015      1025       929
dram[3]:       1015       913      1088       894      1096       825       941       850      1046       886      1478      1092      1305      1014      1020       929
dram[4]:       1014       913      1085       892      1087       826       942       851      1046       885      1475      1093      1303      1015      1021       926
dram[5]:       1009       906      1088       891      1086       827       940       848      1047       887      1480      1097      1305      1013      1018       925
dram[6]:       1006       907      1085       889      1084       821       938       846      1049       887      1475      1095      1295      1020      1028       931
dram[7]:       1006       905      1086       888      1082       823       948       848      1036       874      1467      1082      1295      1021      1029       932
dram[8]:       1004       906      1108       896      1094       823       948       848      1033       874      1471      1087      1292      1016      1028       933
dram[9]:       1015       915      1107       895      1091       824       944       850      1035       874      1466      1080      1290      1017      1018       922
dram[10]:       1015       914      1102       898      1090       821       944       848      1034       873      1511      1089      1294      1012      1020       923
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599725 n_act=3963 n_pre=3947 n_req=29585 n_rd=79868 n_write=38472 bw_util=0.326
n_activity=404688 dram_eff=0.5848
bk0: 5292a 670204i bk1: 5288a 670288i bk2: 5244a 670129i bk3: 5244a 671534i bk4: 5004a 676661i bk5: 5004a 676225i bk6: 4648a 678362i bk7: 4648a 678339i bk8: 4692a 677105i bk9: 4692a 676802i bk10: 4648a 675309i bk11: 4648a 677079i bk12: 5116a 671213i bk13: 5116a 672331i bk14: 5292a 667701i bk15: 5292a 669341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599489 n_act=4069 n_pre=4053 n_req=29591 n_rd=79892 n_write=38472 bw_util=0.3261
n_activity=405311 dram_eff=0.5841
bk0: 5288a 670091i bk1: 5288a 671172i bk2: 5160a 671759i bk3: 5160a 671962i bk4: 5096a 673642i bk5: 5096a 675317i bk6: 4644a 678491i bk7: 4644a 678817i bk8: 4692a 677560i bk9: 4692a 677002i bk10: 4656a 675412i bk11: 4656a 676154i bk12: 5120a 670155i bk13: 5120a 671237i bk14: 5292a 666947i bk15: 5288a 667958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599429 n_act=4073 n_pre=4057 n_req=29604 n_rd=79920 n_write=38496 bw_util=0.3262
n_activity=405812 dram_eff=0.5836
bk0: 5376a 668789i bk1: 5376a 670117i bk2: 5156a 671200i bk3: 5156a 673652i bk4: 5096a 674095i bk5: 5096a 674279i bk6: 4644a 678802i bk7: 4644a 679076i bk8: 4696a 676895i bk9: 4696a 676562i bk10: 4656a 677847i bk11: 4656a 677096i bk12: 5120a 671609i bk13: 5120a 672357i bk14: 5216a 669394i bk15: 5216a 669832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599461 n_act=4089 n_pre=4073 n_req=29588 n_rd=79880 n_write=38472 bw_util=0.326
n_activity=405009 dram_eff=0.5844
bk0: 5376a 668889i bk1: 5376a 669769i bk2: 5156a 672521i bk3: 5156a 672812i bk4: 5096a 673606i bk5: 5096a 674299i bk6: 4640a 678491i bk7: 4640a 678109i bk8: 4696a 677218i bk9: 4696a 675725i bk10: 4640a 676174i bk11: 4640a 676962i bk12: 5120a 670246i bk13: 5120a 670510i bk14: 5216a 669326i bk15: 5216a 670055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6373
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599651 n_act=3946 n_pre=3930 n_req=29612 n_rd=79944 n_write=38504 bw_util=0.3263
n_activity=404566 dram_eff=0.5856
bk0: 5376a 670193i bk1: 5376a 671588i bk2: 5156a 672554i bk3: 5156a 673356i bk4: 5028a 673729i bk5: 5028a 674885i bk6: 4732a 676665i bk7: 4732a 676365i bk8: 4696a 676101i bk9: 4696a 677426i bk10: 4640a 676481i bk11: 4640a 679315i bk12: 5116a 671795i bk13: 5116a 670952i bk14: 5228a 670422i bk15: 5228a 670491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65966
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599461 n_act=4083 n_pre=4067 n_req=29591 n_rd=79892 n_write=38472 bw_util=0.3261
n_activity=403953 dram_eff=0.586
bk0: 5288a 670791i bk1: 5288a 671001i bk2: 5228a 670584i bk3: 5228a 671216i bk4: 5020a 675278i bk5: 5024a 674226i bk6: 4728a 676502i bk7: 4728a 676646i bk8: 4692a 676601i bk9: 4692a 675187i bk10: 4644a 676746i bk11: 4644a 675598i bk12: 5116a 669392i bk13: 5116a 671359i bk14: 5228a 670414i bk15: 5228a 670659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62721
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599727 n_act=3960 n_pre=3944 n_req=29586 n_rd=79872 n_write=38472 bw_util=0.326
n_activity=404091 dram_eff=0.5857
bk0: 5288a 670952i bk1: 5288a 672678i bk2: 5228a 672131i bk3: 5228a 671831i bk4: 5000a 675517i bk5: 5000a 676618i bk6: 4736a 676671i bk7: 4736a 676921i bk8: 4692a 674712i bk9: 4692a 676277i bk10: 4644a 676434i bk11: 4644a 676782i bk12: 5032a 672024i bk13: 5032a 671377i bk14: 5316a 668352i bk15: 5316a 669570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65055
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599229 n_act=4153 n_pre=4137 n_req=29614 n_rd=79928 n_write=38528 bw_util=0.3263
n_activity=404136 dram_eff=0.5862
bk0: 5284a 669450i bk1: 5284a 670609i bk2: 5232a 669828i bk3: 5232a 671707i bk4: 5000a 675398i bk5: 5000a 675656i bk6: 4732a 676658i bk7: 4732a 677386i bk8: 4636a 676318i bk9: 4636a 676217i bk10: 4732a 675282i bk11: 4732a 675314i bk12: 5032a 670921i bk13: 5032a 671667i bk14: 5316a 667838i bk15: 5316a 667771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6184
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599653 n_act=3997 n_pre=3981 n_req=29586 n_rd=79872 n_write=38472 bw_util=0.326
n_activity=405490 dram_eff=0.5837
bk0: 5284a 670615i bk1: 5284a 671443i bk2: 5232a 671234i bk3: 5232a 672866i bk4: 4968a 676820i bk5: 4968a 676780i bk6: 4736a 677549i bk7: 4736a 675956i bk8: 4636a 677285i bk9: 4636a 676979i bk10: 4732a 674626i bk11: 4732a 675624i bk12: 5032a 671479i bk13: 5032a 671323i bk14: 5316a 666595i bk15: 5316a 668394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66829
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe680679180 :  mf: uid=4499952, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1946024), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599687 n_act=3985 n_pre=3969 n_req=29584 n_rd=79862 n_write=38472 bw_util=0.326
n_activity=404325 dram_eff=0.5853
bk0: 5372a 668961i bk1: 5372a 669842i bk2: 5232a 670304i bk3: 5230a 671274i bk4: 4968a 676459i bk5: 4968a 677262i bk6: 4732a 676934i bk7: 4732a 676607i bk8: 4636a 677390i bk9: 4636a 676905i bk10: 4732a 675094i bk11: 4732a 675700i bk12: 5032a 671288i bk13: 5032a 672007i bk14: 5228a 668691i bk15: 5228a 668971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64543
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=725975 n_nop=599417 n_act=4055 n_pre=4039 n_req=29616 n_rd=79936 n_write=38528 bw_util=0.3264
n_activity=405721 dram_eff=0.584
bk0: 5372a 668820i bk1: 5372a 670429i bk2: 5228a 671104i bk3: 5228a 671309i bk4: 4980a 675650i bk5: 4980a 676176i bk6: 4732a 677167i bk7: 4732a 677983i bk8: 4636a 677492i bk9: 4636a 677534i bk10: 4676a 676109i bk11: 4676a 676671i bk12: 5116a 670866i bk13: 5116a 670855i bk14: 5228a 668649i bk15: 5228a 669986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9984, Miss_rate = 0.672, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9983, Miss_rate = 0.674, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9987, Miss_rate = 0.674, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9986, Miss_rate = 0.675, Pending_hits = 1356, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9990, Miss_rate = 0.675, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9990, Miss_rate = 0.675, Pending_hits = 1351, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9985, Miss_rate = 0.675, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9985, Miss_rate = 0.675, Pending_hits = 1356, Reservation_fails = 1
L2_cache_bank[8]: Access = 14829, Miss = 9993, Miss_rate = 0.674, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[9]: Access = 14833, Miss = 9993, Miss_rate = 0.674, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9986, Miss_rate = 0.674, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9987, Miss_rate = 0.674, Pending_hits = 1363, Reservation_fails = 1
L2_cache_bank[12]: Access = 14812, Miss = 9984, Miss_rate = 0.674, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9984, Miss_rate = 0.674, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9991, Miss_rate = 0.673, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9991, Miss_rate = 0.673, Pending_hits = 1357, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9984, Miss_rate = 0.674, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9984, Miss_rate = 0.674, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9983, Miss_rate = 0.674, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9983, Miss_rate = 0.674, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9992, Miss_rate = 0.673, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9992, Miss_rate = 0.673, Pending_hits = 1333, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 219717
L2_total_cache_miss_rate = 0.6739
L2_total_cache_pending_hits = 16963
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 113859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.102

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.63249
	minimum = 6
	maximum = 49
Network latency average = 8.44253
	minimum = 6
	maximum = 42
Slowest packet = 559802
Flit latency average = 6.88425
	minimum = 6
	maximum = 38
Slowest flit = 1542714
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224641
	minimum = 0.0177765 (at node 1)
	maximum = 0.0266647 (at node 23)
Accepted packet rate average = 0.0224641
	minimum = 0.0177765 (at node 1)
	maximum = 0.0266647 (at node 23)
Injected flit rate average = 0.0619144
	minimum = 0.0409632 (at node 1)
	maximum = 0.0820713 (at node 42)
Accepted flit rate average= 0.0619144
	minimum = 0.0570007 (at node 1)
	maximum = 0.0855011 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3951 (7 samples)
	minimum = 6 (7 samples)
	maximum = 247.143 (7 samples)
Network latency average = 9.69179 (7 samples)
	minimum = 6 (7 samples)
	maximum = 242.571 (7 samples)
Flit latency average = 8.69339 (7 samples)
	minimum = 6 (7 samples)
	maximum = 238.571 (7 samples)
Fragmentation average = 0.133379 (7 samples)
	minimum = 0 (7 samples)
	maximum = 179 (7 samples)
Injected packet rate average = 0.0201369 (7 samples)
	minimum = 0.015936 (7 samples)
	maximum = 0.0238994 (7 samples)
Accepted packet rate average = 0.0201369 (7 samples)
	minimum = 0.015936 (7 samples)
	maximum = 0.0238994 (7 samples)
Injected flit rate average = 0.0555022 (7 samples)
	minimum = 0.0367101 (7 samples)
	maximum = 0.0736393 (7 samples)
Accepted flit rate average = 0.0555022 (7 samples)
	minimum = 0.0511142 (7 samples)
	maximum = 0.0766492 (7 samples)
Injected packet size average = 2.75625 (7 samples)
Accepted packet size average = 2.75625 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 6 sec (1266 sec)
gpgpu_simulation_rate = 159511 (inst/sec)
gpgpu_simulation_rate = 1537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39501
gpu_sim_insn = 28848876
gpu_ipc =     730.3328
gpu_tot_sim_cycle = 2207676
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =     104.5403
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 6508
partiton_reqs_in_parallel = 869022
partiton_reqs_in_parallel_total    = 8517548
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2518
partiton_reqs_in_parallel_util = 869022
partiton_reqs_in_parallel_util_total    = 8517548
gpu_sim_cycle_parition_util = 39501
gpu_tot_sim_cycle_parition_util    = 390005
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8543
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.5879 GB/Sec
L2_BW_total  =      15.9944 GB/Sec
gpu_total_sim_rate=163103

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4630500
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38619, 37132, 37178, 38530, 38620, 37117, 37180, 38522, 9663, 9266, 9307, 6015, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 172223
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 228
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:238964	W0_Idle:1288232	W0_Scoreboard:14507880	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 922 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 2207675 
mrq_lat_table:173517 	25235 	16869 	38234 	45317 	33188 	16134 	10221 	9629 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207373 	149003 	994 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	265264 	9002 	170 	27 	83318 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	208650 	41806 	644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	492 	171 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.139241  6.959877  6.743976  6.784849  6.689873  7.046667  7.010870  7.274436  7.539924  7.539924  6.431373  6.431373  7.368601  7.522648  6.947692  7.078370 
dram[1]:  7.136076  7.227564  6.260000  6.599398  6.364706  6.402367  7.674603  6.907143  7.483019  7.210909  6.610738  6.523179  7.474049  7.474049  6.660767  6.485632 
dram[2]:  7.045872  6.857143  6.596385  7.019231  6.218391  6.402367  7.381680  7.325758  7.486793  7.060498  6.396104  6.273885  7.474049  7.578948  6.520588  6.407515 
dram[3]:  7.133127  7.155280  6.759259  6.974522  6.327486  6.218391  7.434616  7.106617  6.725424  6.725424  6.325807  6.536667  7.422680  7.372014  6.718182  6.598214 
dram[4]:  7.408360  7.089231  7.156863  7.348993  6.515337  6.397590  7.237226  7.290441  7.162455  7.060498  6.953901  7.209559  7.419244  7.318644  6.873065  6.510264 
dram[5]:  6.981424  7.046875  6.639881  6.801829  6.430303  6.171512  7.623077  7.564886  6.295238  6.295238  6.673470  6.496689  7.522648  7.368601  6.788991  6.587537 
dram[6]:  7.250804  7.297735  7.486577  7.693103  6.870130  6.870130  6.985916  7.188406  6.814433  6.767918  6.719178  7.057554  6.831715  7.107744  6.713018  6.752976 
dram[7]:  6.851064  6.978328  6.975000  6.682635  6.654088  6.530864  7.568702  7.344444  6.003077  6.003077  6.658940  6.487097  7.566308  7.381119  6.337989  6.482857 
dram[8]:  7.342020  7.201278  7.294117  7.643836  6.559375  6.360606  7.750000  7.458647  6.750865  6.569024  6.934483  6.934483  7.060201  7.013289  6.615160  6.595930 
dram[9]:  6.957704  7.264984  6.888889  6.975000  6.642405  6.950331  7.511364  7.626923  6.616949  6.616949  6.658940  6.658940  7.107744  7.566308  6.626866  6.453488 
dram[10]:  7.311111  7.219436  6.971875  7.150641  6.694268  6.293413  7.932000  7.399254  6.528428  6.400000  6.685811  6.467320  6.725857  7.172758  6.666667  6.568048 
average row locality = 372181/53918 = 6.902723
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1512      1511      1503      1503      1438      1438      1319      1319      1343      1343      1336      1336      1455      1455      1510      1510 
dram[1]:      1511      1511      1479      1479      1464      1464      1318      1318      1343      1343      1338      1338      1456      1456      1510      1509 
dram[2]:      1536      1536      1478      1478      1464      1464      1318      1318      1344      1344      1338      1338      1456      1456      1489      1489 
dram[3]:      1536      1536      1478      1478      1464      1464      1317      1317      1344      1344      1333      1333      1456      1456      1489      1489 
dram[4]:      1536      1536      1478      1478      1444      1444      1343      1343      1344      1344      1333      1333      1455      1455      1492      1492 
dram[5]:      1511      1511      1499      1499      1442      1443      1342      1342      1343      1343      1334      1334      1455      1455      1492      1492 
dram[6]:      1511      1511      1499      1499      1436      1436      1344      1344      1343      1343      1334      1334      1431      1431      1517      1517 
dram[7]:      1510      1510      1500      1500      1436      1436      1343      1343      1327      1327      1359      1359      1431      1431      1517      1517 
dram[8]:      1510      1510      1500      1500      1427      1427      1344      1344      1327      1327      1359      1359      1431      1431      1517      1517 
dram[9]:      1535      1535      1500      1500      1427      1427      1343      1343      1328      1328      1359      1359      1431      1431      1492      1492 
dram[10]:      1535      1535      1499      1499      1430      1430      1343      1343      1328      1328      1343      1343      1455      1455      1492      1492 
total reads: 251221
bank skew: 1536/1317 = 1.17
chip skew: 22850/22830 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:        911       820       977       809       983       744       853       771       943       803      1320       967      1193       924       934       848
dram[1]:        907       817       973       803       981       744       848       769       944       801      1308       968      1192       923       932       847
dram[2]:        917       827       970       802       981       745       856       775       942       803      1305       969      1175       922       926       841
dram[3]:        916       827       978       807       981       744       854       774       943       803      1319       981      1178       921       921       842
dram[4]:        916       826       974       805       973       745       855       775       943       802      1316       982      1176       922       923       839
dram[5]:        911       821       977       804       972       746       853       772       944       803      1321       985      1178       920       920       839
dram[6]:        909       822       974       802       970       741       852       770       945       803      1317       984      1169       926       929       844
dram[7]:        908       819       975       801       969       742       860       772       934       791      1310       972      1169       928       930       845
dram[8]:        907       820       994       809       979       742       860       773       931       791      1313       976      1167       923       930       846
dram[9]:        915       829       994       807       976       743       857       774       933       792      1309       971      1164       924       921       836
dram[10]:        916       828       988       811       975       740       857       772       931       791      1348       979      1168       919       922       836
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654399 n_act=4823 n_pre=4807 n_req=33823 n_rd=91324 n_write=43968 bw_util=0.3385
n_activity=464593 dram_eff=0.5824
bk0: 6048a 736534i bk1: 6044a 736684i bk2: 6012a 735631i bk3: 6012a 737565i bk4: 5752a 742445i bk5: 5752a 742671i bk6: 5276a 745229i bk7: 5276a 745447i bk8: 5372a 744251i bk9: 5372a 743805i bk10: 5344a 742220i bk11: 5344a 744446i bk12: 5820a 738033i bk13: 5820a 739562i bk14: 6040a 733771i bk15: 6040a 735757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60265
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654171 n_act=4925 n_pre=4909 n_req=33829 n_rd=91348 n_write=43968 bw_util=0.3386
n_activity=465014 dram_eff=0.582
bk0: 6044a 736174i bk1: 6044a 737718i bk2: 5916a 737916i bk3: 5916a 738132i bk4: 5856a 739506i bk5: 5856a 741291i bk6: 5272a 745539i bk7: 5272a 746041i bk8: 5372a 744807i bk9: 5372a 744305i bk10: 5352a 742282i bk11: 5352a 743079i bk12: 5824a 736331i bk13: 5824a 738345i bk14: 6040a 732793i bk15: 6036a 734252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61133
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654059 n_act=4947 n_pre=4931 n_req=33846 n_rd=91384 n_write=44000 bw_util=0.3387
n_activity=465857 dram_eff=0.5812
bk0: 6144a 734462i bk1: 6144a 736048i bk2: 5912a 736919i bk3: 5912a 739889i bk4: 5856a 739845i bk5: 5856a 740252i bk6: 5272a 745976i bk7: 5272a 746275i bk8: 5376a 743852i bk9: 5376a 743803i bk10: 5352a 744713i bk11: 5352a 744354i bk12: 5824a 738569i bk13: 5824a 739132i bk14: 5956a 735568i bk15: 5956a 735634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654123 n_act=4955 n_pre=4939 n_req=33826 n_rd=91336 n_write=43968 bw_util=0.3385
n_activity=465273 dram_eff=0.5816
bk0: 6144a 735201i bk1: 6144a 736046i bk2: 5912a 738577i bk3: 5912a 738936i bk4: 5856a 739548i bk5: 5856a 740462i bk6: 5268a 745381i bk7: 5268a 745703i bk8: 5376a 744148i bk9: 5376a 742708i bk10: 5332a 743196i bk11: 5332a 744222i bk12: 5824a 736674i bk13: 5824a 737298i bk14: 5956a 735633i bk15: 5956a 736262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe6713dc170 :  mf: uid=5142595, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2207674), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654325 n_act=4806 n_pre=4790 n_req=33850 n_rd=91400 n_write=44000 bw_util=0.3388
n_activity=464184 dram_eff=0.5834
bk0: 6144a 735906i bk1: 6144a 737925i bk2: 5912a 738384i bk3: 5912a 739769i bk4: 5776a 739835i bk5: 5776a 741188i bk6: 5372a 743833i bk7: 5372a 743190i bk8: 5376a 742820i bk9: 5376a 744107i bk10: 5332a 743616i bk11: 5332a 746790i bk12: 5820a 738382i bk13: 5820a 737924i bk14: 5968a 736638i bk15: 5968a 736514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60861
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654075 n_act=4973 n_pre=4957 n_req=33829 n_rd=91348 n_write=43968 bw_util=0.3386
n_activity=463960 dram_eff=0.5833
bk0: 6044a 737287i bk1: 6044a 737273i bk2: 5996a 736425i bk3: 5996a 737162i bk4: 5768a 741057i bk5: 5772a 740539i bk6: 5368a 743680i bk7: 5368a 743879i bk8: 5372a 743538i bk9: 5372a 742216i bk10: 5336a 743774i bk11: 5336a 742880i bk12: 5820a 735777i bk13: 5820a 738477i bk14: 5968a 736955i bk15: 5968a 737128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fe67f750fc0 :  mf: uid=5142594, sid03:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (2207671), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654413 n_act=4818 n_pre=4802 n_req=33822 n_rd=91320 n_write=43968 bw_util=0.3385
n_activity=463568 dram_eff=0.5837
bk0: 6044a 736752i bk1: 6044a 738796i bk2: 5996a 738196i bk3: 5996a 738039i bk4: 5744a 741664i bk5: 5744a 743172i bk6: 5376a 743399i bk7: 5376a 744029i bk8: 5372a 741744i bk9: 5372a 743576i bk10: 5336a 743195i bk11: 5336a 744137i bk12: 5724a 738632i bk13: 5724a 738534i bk14: 6068a 734342i bk15: 6068a 735598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60121
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=653891 n_act=5015 n_pre=4999 n_req=33854 n_rd=91384 n_write=44032 bw_util=0.3388
n_activity=463724 dram_eff=0.584
bk0: 6040a 736012i bk1: 6040a 736701i bk2: 6000a 735547i bk3: 6000a 737476i bk4: 5744a 741688i bk5: 5744a 742413i bk6: 5372a 743625i bk7: 5372a 744577i bk8: 5308a 743248i bk9: 5308a 743109i bk10: 5436a 741789i bk11: 5436a 742408i bk12: 5724a 737693i bk13: 5724a 738302i bk14: 6068a 733711i bk15: 6068a 734008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe679fdc6d0 :  mf: uid=5142596, sid03:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2207675), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654365 n_act=4843 n_pre=4827 n_req=33822 n_rd=91318 n_write=43968 bw_util=0.3385
n_activity=465417 dram_eff=0.5814
bk0: 6040a 736535i bk1: 6040a 737795i bk2: 6000a 737289i bk3: 6000a 739148i bk4: 5708a 743006i bk5: 5706a 743218i bk6: 5376a 744535i bk7: 5376a 742960i bk8: 5308a 744485i bk9: 5308a 744432i bk10: 5436a 741600i bk11: 5436a 742732i bk12: 5724a 738373i bk13: 5724a 738471i bk14: 6068a 732097i bk15: 6068a 734617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.61581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654283 n_act=4883 n_pre=4867 n_req=33822 n_rd=91320 n_write=43968 bw_util=0.3385
n_activity=463635 dram_eff=0.5836
bk0: 6140a 735167i bk1: 6140a 735744i bk2: 6000a 735942i bk3: 6000a 737354i bk4: 5708a 742410i bk5: 5708a 743593i bk6: 5372a 743666i bk7: 5372a 743566i bk8: 5312a 744020i bk9: 5312a 743474i bk10: 5436a 741791i bk11: 5436a 743030i bk12: 5724a 737999i bk13: 5724a 738897i bk14: 5968a 734919i bk15: 5968a 735161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58916
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799321 n_nop=654043 n_act=4931 n_pre=4915 n_req=33858 n_rd=91400 n_write=44032 bw_util=0.3389
n_activity=465787 dram_eff=0.5815
bk0: 6140a 734545i bk1: 6140a 736461i bk2: 5996a 737089i bk3: 5996a 737459i bk4: 5720a 741982i bk5: 5720a 742562i bk6: 5372a 744261i bk7: 5372a 745026i bk8: 5312a 745012i bk9: 5312a 745087i bk10: 5372a 743454i bk11: 5372a 743872i bk12: 5820a 737101i bk13: 5820a 737345i bk14: 5968a 734945i bk15: 5968a 736260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59664

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11416, Miss_rate = 0.673, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11415, Miss_rate = 0.674, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11419, Miss_rate = 0.674, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11418, Miss_rate = 0.675, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11423, Miss_rate = 0.675, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11423, Miss_rate = 0.675, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11417, Miss_rate = 0.676, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11417, Miss_rate = 0.676, Pending_hits = 1367, Reservation_fails = 1
L2_cache_bank[8]: Access = 16944, Miss = 11425, Miss_rate = 0.674, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[9]: Access = 16948, Miss = 11425, Miss_rate = 0.674, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11418, Miss_rate = 0.674, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11419, Miss_rate = 0.674, Pending_hits = 1377, Reservation_fails = 1
L2_cache_bank[12]: Access = 16924, Miss = 11415, Miss_rate = 0.674, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11415, Miss_rate = 0.674, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11423, Miss_rate = 0.674, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11423, Miss_rate = 0.674, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11415, Miss_rate = 0.674, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11415, Miss_rate = 0.674, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11415, Miss_rate = 0.674, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11415, Miss_rate = 0.674, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11425, Miss_rate = 0.674, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11425, Miss_rate = 0.674, Pending_hits = 1345, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 251221
L2_total_cache_miss_rate = 0.6744
L2_total_cache_pending_hits = 17161
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16852
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.106

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51848
	minimum = 6
	maximum = 48
Network latency average = 8.40042
	minimum = 6
	maximum = 45
Slowest packet = 654978
Flit latency average = 6.86277
	minimum = 6
	maximum = 41
Slowest flit = 1936013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235463
	minimum = 0.0186329 (at node 0)
	maximum = 0.0279494 (at node 3)
Accepted packet rate average = 0.0235463
	minimum = 0.0186329 (at node 0)
	maximum = 0.0279494 (at node 3)
Injected flit rate average = 0.0648972
	minimum = 0.0429367 (at node 0)
	maximum = 0.0860253 (at node 42)
Accepted flit rate average= 0.0648972
	minimum = 0.0597468 (at node 0)
	maximum = 0.0896203 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1605 (8 samples)
	minimum = 6 (8 samples)
	maximum = 222.25 (8 samples)
Network latency average = 9.53037 (8 samples)
	minimum = 6 (8 samples)
	maximum = 217.875 (8 samples)
Flit latency average = 8.46456 (8 samples)
	minimum = 6 (8 samples)
	maximum = 213.875 (8 samples)
Fragmentation average = 0.116706 (8 samples)
	minimum = 0 (8 samples)
	maximum = 156.625 (8 samples)
Injected packet rate average = 0.0205631 (8 samples)
	minimum = 0.0162731 (8 samples)
	maximum = 0.0244056 (8 samples)
Accepted packet rate average = 0.0205631 (8 samples)
	minimum = 0.0162731 (8 samples)
	maximum = 0.0244056 (8 samples)
Injected flit rate average = 0.0566766 (8 samples)
	minimum = 0.0374885 (8 samples)
	maximum = 0.0751876 (8 samples)
Accepted flit rate average = 0.0566766 (8 samples)
	minimum = 0.0521933 (8 samples)
	maximum = 0.0782706 (8 samples)
Injected packet size average = 2.75623 (8 samples)
Accepted packet size average = 2.75623 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 35 sec (1415 sec)
gpgpu_simulation_rate = 163103 (inst/sec)
gpgpu_simulation_rate = 1560 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38898
gpu_sim_insn = 28848876
gpu_ipc =     741.6545
gpu_tot_sim_cycle = 2468724
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =     105.1717
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 7151
partiton_reqs_in_parallel = 855756
partiton_reqs_in_parallel_total    = 9386570
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1488
partiton_reqs_in_parallel_util = 855756
partiton_reqs_in_parallel_util_total    = 9386570
gpu_sim_cycle_parition_util = 38898
gpu_tot_sim_cycle_parition_util    = 429506
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8664
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.3178 GB/Sec
L2_BW_total  =      16.0886 GB/Sec
gpu_total_sim_rate=166010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5209728
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43445, 41774, 41824, 43343, 43446, 41759, 41826, 43327, 9663, 9266, 9307, 6015, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 172264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 269
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:269128	W0_Idle:1303404	W0_Scoreboard:15636059	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 844 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 2468723 
mrq_lat_table:194789 	29279 	19456 	42497 	50776 	37808 	19191 	11432 	9740 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239700 	163150 	1024 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	309096 	11145 	183 	27 	83834 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	234814 	46929 	741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	567 	173 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.737805  7.550595  7.257226  7.299418  7.229358  7.601286  7.613240  7.888087  8.135036  8.135036  6.949686  6.949686  8.022951  8.183947  7.466276  7.600000 
dram[1]:  7.734756  7.830247  6.750000  7.101156  6.894587  6.934097  8.304182  7.505155  8.017985  7.739583  7.138710  7.047771  8.132891  8.079208  7.131653  6.953552 
dram[2]:  7.646018  7.448276  7.098266  7.533742  6.740947  6.934097  8.000000  7.941818  8.079710  7.636986  6.915625  6.788343  8.132891  8.242424  7.019663  6.941667 
dram[3]:  7.737313  7.760479  7.223529  7.487805  6.855524  6.740947  8.055350  7.659649  7.240260  7.193548  6.844720  7.064103  8.026230  7.973941  7.264535  7.099432 
dram[4]:  8.024768  7.691395  7.675000  7.871795  7.050445  6.927114  7.856140  7.911661  7.689655  7.585034  7.496599  7.760563  8.075908  7.970684  7.424332  7.008403 
dram[5]:  7.573134  7.641566  7.145714  7.312866  6.961877  6.690141  8.258303  8.197803  6.795732  6.795732  7.205883  7.022293  8.129568  7.970684  7.337244  7.087819 
dram[6]:  7.854489  7.903427  8.016026  8.226974  7.423197  7.423197  7.593220  7.804878  7.332237  7.284314  7.253290  7.603448  7.454829  7.694534  7.264205  7.264205 
dram[7]:  7.436950  7.570149  7.491018  7.189655  7.197568  7.068657  8.201466  7.967971  6.488166  6.450000  7.197452  7.018633  8.167235  7.976666  6.873656  6.986339 
dram[8]:  7.949843  7.803077  7.818750  8.176471  7.096677  6.888563  8.389513  8.086642  7.261590  7.074193  7.483444  7.483444  7.645368  7.596826  7.162465  7.102778 
dram[9]:  7.553936  7.875380  7.402367  7.491018  7.183486  7.504792  8.141818  8.261992  7.120130  7.120130  7.197452  7.197452  7.694534  8.167235  7.128205  6.950000 
dram[10]:  7.923547  7.827795  7.488024  7.671779  7.236923  6.817391  8.578544  8.025089  7.028846  6.896226  7.220779  6.993711  7.348348  7.768254  7.169055  7.107955 
average row locality = 418805/56154 = 7.458151
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1701      1700      1687      1687      1611      1611      1492      1492      1509      1509      1498      1498      1647      1647      1702      1702 
dram[1]:      1700      1700      1660      1660      1640      1640      1491      1491      1509      1509      1501      1501      1648      1648      1702      1701 
dram[2]:      1728      1728      1659      1659      1640      1640      1491      1491      1510      1510      1501      1501      1648      1648      1678      1678 
dram[3]:      1728      1728      1659      1659      1640      1640      1490      1490      1510      1510      1496      1496      1648      1648      1678      1678 
dram[4]:      1728      1728      1659      1659      1618      1618      1519      1519      1510      1510      1496      1496      1647      1647      1681      1681 
dram[5]:      1700      1700      1682      1682      1616      1617      1518      1518      1509      1509      1497      1497      1647      1647      1681      1681 
dram[6]:      1700      1700      1682      1682      1610      1610      1520      1520      1509      1509      1497      1497      1620      1620      1709      1709 
dram[7]:      1699      1699      1683      1683      1610      1610      1519      1519      1491      1491      1525      1525      1620      1620      1709      1709 
dram[8]:      1699      1699      1683      1683      1600      1600      1520      1520      1491      1491      1525      1525      1620      1620      1709      1709 
dram[9]:      1727      1727      1683      1683      1600      1600      1519      1519      1491      1491      1525      1525      1620      1620      1681      1681 
dram[10]:      1727      1727      1682      1682      1603      1603      1519      1519      1491      1491      1507      1507      1647      1647      1681      1681 
total reads: 282725
bank skew: 1728/1490 = 1.16
chip skew: 25716/25692 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:        835       753       896       745       903       689       782       708       864       738      1200       885      1079       841       853       777
dram[1]:        831       751       893       740       902       689       778       706       864       736      1188       885      1078       840       852       776
dram[2]:        840       759       890       740       902       690       784       711       863       739      1186       886      1063       839       846       771
dram[3]:        839       759       896       744       901       689       782       711       864       738      1197       896      1066       838       842       771
dram[4]:        839       759       893       742       894       690       783       711       864       737      1195       898      1064       838       844       769
dram[5]:        835       754       896       742       894       691       782       708       865       739      1199       900      1066       838       841       768
dram[6]:        833       755       894       740       892       686       780       707       865       739      1196       899      1058       842       849       773
dram[7]:        832       752       894       739       890       687       787       709       856       728      1190       888      1058       844       850       774
dram[8]:        831       753       911       746       899       687       788       709       853       728      1192       892      1056       839       850       775
dram[9]:        838       761       911       744       897       688       785       710       855       728      1189       887      1054       841       842       766
dram[10]:        839       760       906       747       896       685       785       709       854       728      1224       894      1057       836       843       767
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=709286 n_act=5021 n_pre=5005 n_req=38059 n_rd=102772 n_write=49464 bw_util=0.3493
n_activity=519990 dram_eff=0.5855
bk0: 6804a 801857i bk1: 6800a 802737i bk2: 6748a 801382i bk3: 6748a 803673i bk4: 6444a 808725i bk5: 6444a 808996i bk6: 5968a 811244i bk7: 5968a 812440i bk8: 6036a 810738i bk9: 6036a 810345i bk10: 5992a 808782i bk11: 5992a 811345i bk12: 6588a 803461i bk13: 6588a 804949i bk14: 6808a 799267i bk15: 6808a 801071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=709030 n_act=5133 n_pre=5117 n_req=38067 n_rd=102804 n_write=49464 bw_util=0.3494
n_activity=520802 dram_eff=0.5847
bk0: 6800a 801611i bk1: 6800a 803902i bk2: 6640a 803681i bk3: 6640a 804446i bk4: 6560a 805949i bk5: 6560a 807806i bk6: 5964a 811655i bk7: 5964a 812991i bk8: 6036a 811541i bk9: 6036a 811109i bk10: 6004a 808900i bk11: 6004a 810071i bk12: 6592a 801565i bk13: 6592a 803873i bk14: 6808a 798072i bk15: 6804a 799212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57716
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=708942 n_act=5143 n_pre=5127 n_req=38084 n_rd=102840 n_write=49496 bw_util=0.3496
n_activity=521323 dram_eff=0.5844
bk0: 6912a 799522i bk1: 6912a 801867i bk2: 6636a 802839i bk3: 6636a 806213i bk4: 6560a 805717i bk5: 6560a 806751i bk6: 5964a 812100i bk7: 5964a 812988i bk8: 6040a 810209i bk9: 6040a 810023i bk10: 6004a 811227i bk11: 6004a 811182i bk12: 6592a 803601i bk13: 6592a 804813i bk14: 6712a 800649i bk15: 6712a 801092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=708978 n_act=5165 n_pre=5149 n_req=38064 n_rd=102792 n_write=49464 bw_util=0.3494
n_activity=520731 dram_eff=0.5848
bk0: 6912a 800184i bk1: 6912a 802091i bk2: 6636a 804242i bk3: 6636a 805094i bk4: 6560a 805904i bk5: 6560a 806761i bk6: 5960a 811455i bk7: 5960a 812107i bk8: 6040a 810150i bk9: 6040a 809054i bk10: 5984a 809578i bk11: 5984a 811132i bk12: 6592a 801824i bk13: 6592a 802759i bk14: 6712a 801158i bk15: 6712a 801515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55699
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe67e9e6930 :  mf: uid=5785239, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2468719), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=709184 n_act=5006 n_pre=4990 n_req=38092 n_rd=102864 n_write=49504 bw_util=0.3496
n_activity=519765 dram_eff=0.5863
bk0: 6912a 801241i bk1: 6912a 803503i bk2: 6636a 804316i bk3: 6636a 805784i bk4: 6472a 806253i bk5: 6472a 807698i bk6: 6076a 809754i bk7: 6076a 809747i bk8: 6040a 808723i bk9: 6040a 810235i bk10: 5984a 809905i bk11: 5984a 813527i bk12: 6588a 803885i bk13: 6588a 803802i bk14: 6724a 802040i bk15: 6724a 802043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56624
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=708942 n_act=5177 n_pre=5161 n_req=38067 n_rd=102804 n_write=49464 bw_util=0.3494
n_activity=519644 dram_eff=0.586
bk0: 6800a 802509i bk1: 6800a 803347i bk2: 6728a 802008i bk3: 6728a 803105i bk4: 6464a 807593i bk5: 6468a 807323i bk6: 6072a 810111i bk7: 6072a 810435i bk8: 6036a 809952i bk9: 6036a 808595i bk10: 5988a 810384i bk11: 5988a 809892i bk12: 6588a 801075i bk13: 6588a 803654i bk14: 6724a 802765i bk15: 6724a 802426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54347
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=709284 n_act=5020 n_pre=5004 n_req=38060 n_rd=102776 n_write=49464 bw_util=0.3494
n_activity=519147 dram_eff=0.5865
bk0: 6800a 801922i bk1: 6800a 804723i bk2: 6728a 803884i bk3: 6728a 804280i bk4: 6440a 807930i bk5: 6440a 809468i bk6: 6080a 809805i bk7: 6080a 810786i bk8: 6036a 808203i bk9: 6036a 809715i bk10: 5988a 809498i bk11: 5988a 811022i bk12: 6480a 804034i bk13: 6480a 804454i bk14: 6836a 799673i bk15: 6836a 801440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56304
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=708738 n_act=5221 n_pre=5205 n_req=38096 n_rd=102848 n_write=49536 bw_util=0.3497
n_activity=519298 dram_eff=0.5869
bk0: 6796a 801186i bk1: 6796a 802695i bk2: 6732a 801439i bk3: 6732a 803511i bk4: 6440a 808207i bk5: 6440a 809248i bk6: 6076a 810161i bk7: 6076a 811026i bk8: 5964a 809345i bk9: 5964a 809785i bk10: 6100a 808407i bk11: 6100a 809162i bk12: 6480a 802997i bk13: 6480a 803863i bk14: 6836a 798771i bk15: 6836a 799801i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52692
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=709230 n_act=5047 n_pre=5031 n_req=38060 n_rd=102776 n_write=49464 bw_util=0.3494
n_activity=520795 dram_eff=0.5846
bk0: 6796a 802361i bk1: 6796a 803751i bk2: 6732a 802894i bk3: 6732a 805120i bk4: 6400a 809641i bk5: 6400a 809879i bk6: 6080a 810484i bk7: 6080a 809918i bk8: 5964a 810832i bk9: 5964a 810895i bk10: 6100a 807955i bk11: 6100a 809278i bk12: 6480a 803814i bk13: 6480a 804426i bk14: 6836a 797061i bk15: 6836a 800017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57124
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe671dcd500 :  mf: uid=5785240, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2468723), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=709155 n_act=5089 n_pre=5073 n_req=38058 n_rd=102767 n_write=49464 bw_util=0.3493
n_activity=519268 dram_eff=0.5863
bk0: 6908a 800256i bk1: 6908a 801673i bk2: 6732a 801785i bk3: 6731a 803649i bk4: 6400a 809060i bk5: 6400a 810467i bk6: 6076a 809975i bk7: 6076a 810099i bk8: 5964a 810747i bk9: 5964a 810493i bk10: 6100a 807993i bk11: 6100a 809630i bk12: 6480a 802915i bk13: 6480a 804611i bk14: 6724a 800199i bk15: 6724a 800798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54085
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=871548 n_nop=708906 n_act=5133 n_pre=5117 n_req=38098 n_rd=102856 n_write=49536 bw_util=0.3497
n_activity=521686 dram_eff=0.5842
bk0: 6908a 799951i bk1: 6908a 802492i bk2: 6728a 802719i bk3: 6728a 803566i bk4: 6412a 808518i bk5: 6412a 809128i bk6: 6076a 810241i bk7: 6076a 811175i bk8: 5964a 811742i bk9: 5964a 811524i bk10: 6028a 810178i bk11: 6028a 810884i bk12: 6588a 802205i bk13: 6588a 802932i bk14: 6724a 800313i bk15: 6724a 801814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56136

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12847, Miss_rate = 0.674, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12846, Miss_rate = 0.675, Pending_hits = 1373, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12851, Miss_rate = 0.675, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12850, Miss_rate = 0.675, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12855, Miss_rate = 0.675, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12855, Miss_rate = 0.675, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12849, Miss_rate = 0.676, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12849, Miss_rate = 0.676, Pending_hits = 1369, Reservation_fails = 1
L2_cache_bank[8]: Access = 19058, Miss = 12858, Miss_rate = 0.675, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[9]: Access = 19063, Miss = 12858, Miss_rate = 0.675, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12850, Miss_rate = 0.674, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12851, Miss_rate = 0.675, Pending_hits = 1380, Reservation_fails = 1
L2_cache_bank[12]: Access = 19036, Miss = 12847, Miss_rate = 0.675, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12847, Miss_rate = 0.675, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12856, Miss_rate = 0.674, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12856, Miss_rate = 0.674, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12847, Miss_rate = 0.674, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12847, Miss_rate = 0.675, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12846, Miss_rate = 0.675, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12846, Miss_rate = 0.674, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12857, Miss_rate = 0.674, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12857, Miss_rate = 0.674, Pending_hits = 1348, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 282725
L2_total_cache_miss_rate = 0.6747
L2_total_cache_pending_hits = 17215
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 146627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.110

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5973
	minimum = 6
	maximum = 56
Network latency average = 8.46611
	minimum = 6
	maximum = 46
Slowest packet = 746055
Flit latency average = 6.94313
	minimum = 6
	maximum = 42
Slowest flit = 2056628
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239114
	minimum = 0.0189218 (at node 0)
	maximum = 0.0283827 (at node 11)
Accepted packet rate average = 0.0239114
	minimum = 0.0189218 (at node 0)
	maximum = 0.0283827 (at node 11)
Injected flit rate average = 0.0659033
	minimum = 0.0436023 (at node 0)
	maximum = 0.0873589 (at node 42)
Accepted flit rate average= 0.0659033
	minimum = 0.0606731 (at node 0)
	maximum = 0.0910096 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.98681 (9 samples)
	minimum = 6 (9 samples)
	maximum = 203.778 (9 samples)
Network latency average = 9.41211 (9 samples)
	minimum = 6 (9 samples)
	maximum = 198.778 (9 samples)
Flit latency average = 8.29552 (9 samples)
	minimum = 6 (9 samples)
	maximum = 194.778 (9 samples)
Fragmentation average = 0.103739 (9 samples)
	minimum = 0 (9 samples)
	maximum = 139.222 (9 samples)
Injected packet rate average = 0.0209351 (9 samples)
	minimum = 0.0165674 (9 samples)
	maximum = 0.0248475 (9 samples)
Accepted packet rate average = 0.0209351 (9 samples)
	minimum = 0.0165674 (9 samples)
	maximum = 0.0248475 (9 samples)
Injected flit rate average = 0.0577018 (9 samples)
	minimum = 0.0381678 (9 samples)
	maximum = 0.07654 (9 samples)
Accepted flit rate average = 0.0577018 (9 samples)
	minimum = 0.0531355 (9 samples)
	maximum = 0.079686 (9 samples)
Injected packet size average = 2.75622 (9 samples)
Accepted packet size average = 2.75622 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 4 sec (1564 sec)
gpgpu_simulation_rate = 166010 (inst/sec)
gpgpu_simulation_rate = 1578 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39342
gpu_sim_insn = 28848876
gpu_ipc =     733.2844
gpu_tot_sim_cycle = 2730216
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =     105.6652
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 7349
partiton_reqs_in_parallel = 865524
partiton_reqs_in_parallel_total    = 10242326
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0685
partiton_reqs_in_parallel_util = 865524
partiton_reqs_in_parallel_util_total    = 10242326
gpu_sim_cycle_parition_util = 39342
gpu_tot_sim_cycle_parition_util    = 468404
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8768
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     112.0389 GB/Sec
L2_BW_total  =      16.1621 GB/Sec
gpu_total_sim_rate=168411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5788956
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48271, 46413, 46470, 48156, 48272, 46400, 46473, 48141, 9663, 9266, 9307, 6015, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 172296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 301
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:299185	W0_Idle:1318950	W0_Scoreboard:16779683	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 782 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 2730215 
mrq_lat_table:215214 	31786 	21524 	48206 	57965 	42779 	21822 	12550 	9746 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	268544 	180801 	1033 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	353188 	13039 	184 	27 	84350 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	261625 	51451 	792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	644 	174 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.193878  6.977723  6.962687  6.997500  6.794344  7.241096  7.135693  7.220895  7.604294  7.466867  6.636118  6.565333  7.550279  7.767241  6.972839  7.113350 
dram[1]:  7.341146  7.303109  6.490521  6.680488  6.455847  6.394799  8.033222  7.349544  7.604294  7.377976  6.790634  6.469816  7.595506  7.469613  7.007444  6.721428 
dram[2]:  7.291139  7.128713  6.879397  7.281915  6.334895  6.518072  7.579937  7.486068  7.607362  7.167630  6.790634  6.573333  7.638418  7.770115  6.633971  6.571090 
dram[3]:  7.254408  7.309645  6.879397  7.056701  6.364706  6.218391  7.673016  7.391438  6.927374  6.888889  6.686648  6.723288  7.387978  7.347826  7.038071  6.830049 
dram[4]:  7.680000  7.365729  7.281915  7.480875  6.428571  6.247059  7.489426  7.534955  7.337278  7.209302  7.281899  7.458967  7.635593  7.466851  6.922693  6.625299 
dram[5]:  7.100756  7.047500  6.835784  6.869458  6.518427  6.334129  7.768025  7.768025  6.455729  6.455729  6.876750  6.581769  7.635593  7.592697  6.922693  6.721550 
dram[6]:  7.598383  7.557641  7.497312  7.790503  6.698734  6.664988  7.188406  7.359050  7.123563  7.082857  6.876750  7.284866  7.104839  7.221312  6.819712  6.754762 
dram[7]:  7.134177  7.098237  7.045455  6.771845  6.981530  6.802057  7.722742  7.534955  6.253846  6.128141  6.745308  6.603674  7.819527  7.750733  6.628505  6.597674 
dram[8]:  7.595687  7.514667  7.303665  7.581522  6.578948  6.449631  7.873016  7.537994  7.008621  6.968572  7.008357  7.008357  7.260989  7.221312  6.803357  6.597674 
dram[9]:  7.108642  7.325700  6.940299  7.045455  7.000000  7.152588  7.674922  7.581040  6.777778  6.703297  6.818428  6.745308  7.382681  7.960844  6.689157  6.425926 
dram[10]:  7.556430  7.477922  7.114796  7.188144  6.755784  6.394161  8.074919  7.581040  6.815642  6.630435  6.710027  6.532981  6.966495  7.266129  6.957394  6.737864 
average row locality = 465429/65984 = 7.053665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1890      1889      1879      1879      1798      1798      1649      1649      1679      1679      1672      1672      1823      1823      1889      1889 
dram[1]:      1889      1889      1849      1849      1830      1830      1648      1648      1679      1679      1675      1675      1824      1824      1889      1888 
dram[2]:      1920      1920      1848      1848      1830      1830      1648      1648      1680      1680      1675      1675      1824      1824      1863      1863 
dram[3]:      1920      1920      1848      1848      1830      1830      1647      1647      1680      1680      1669      1669      1824      1824      1863      1863 
dram[4]:      1920      1920      1848      1848      1805      1805      1679      1679      1680      1680      1669      1669      1823      1823      1866      1866 
dram[5]:      1889      1889      1874      1874      1803      1804      1678      1678      1679      1679      1670      1670      1823      1823      1866      1866 
dram[6]:      1889      1889      1874      1874      1796      1796      1680      1680      1679      1679      1670      1670      1793      1793      1897      1897 
dram[7]:      1888      1888      1875      1875      1796      1796      1679      1679      1659      1659      1701      1701      1793      1793      1897      1897 
dram[8]:      1888      1888      1875      1875      1785      1785      1680      1680      1659      1659      1701      1701      1793      1793      1897      1897 
dram[9]:      1919      1919      1875      1875      1785      1785      1679      1679      1660      1660      1701      1701      1793      1793      1866      1866 
dram[10]:      1919      1919      1874      1874      1788      1788      1679      1679      1660      1660      1681      1681      1823      1823      1866      1866 
total reads: 314229
bank skew: 1920/1647 = 1.17
chip skew: 28580/28556 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:        774       700       827       691       831       639       728       660       799       686      1100       817       999       783       791       722
dram[1]:        770       698       824       686       830       639       724       659       800       685      1091       817       998       782       790       721
dram[2]:        779       706       821       686       830       640       730       663       799       686      1088       818       985       781       785       717
dram[3]:        778       706       828       690       829       639       728       663       800       686      1099       827       988       780       781       717
dram[4]:        777       705       824       689       823       640       729       664       800       685      1097       829       985       781       783       715
dram[5]:        774       701       827       688       823       640       727       661       801       687      1101       831       987       780       780       714
dram[6]:        772       702       824       686       821       636       726       660       801       687      1098       829       980       784       788       719
dram[7]:        771       699       825       685       820       637       733       661       792       676      1092       821       980       786       788       719
dram[8]:        770       700       840       692       827       637       733       662       790       677      1095       824       978       782       788       720
dram[9]:        777       707       840       690       825       638       730       663       791       677      1092       820       977       783       781       712
dram[10]:        778       706       836       693       825       635       730       661       790       676      1123       826       979       779       782       713
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763549 n_act=5939 n_pre=5923 n_req=42297 n_rd=114228 n_write=54960 bw_util=0.3582
n_activity=579586 dram_eff=0.5838
bk0: 7560a 867560i bk1: 7556a 868177i bk2: 7516a 866506i bk3: 7516a 869507i bk4: 7192a 874247i bk5: 7192a 875073i bk6: 6596a 878134i bk7: 6596a 879417i bk8: 6716a 877446i bk9: 6716a 876599i bk10: 6688a 875012i bk11: 6688a 878115i bk12: 7292a 869764i bk13: 7292a 871613i bk14: 7556a 864661i bk15: 7556a 866703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe67a2fbf90 :  mf: uid=6427884, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2730215), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763355 n_act=6021 n_pre=6005 n_req=42305 n_rd=114258 n_write=54960 bw_util=0.3583
n_activity=581157 dram_eff=0.5823
bk0: 7556a 867528i bk1: 7556a 869569i bk2: 7396a 869547i bk3: 7396a 870348i bk4: 7320a 871442i bk5: 7318a 873379i bk6: 6592a 878492i bk7: 6592a 879848i bk8: 6716a 878238i bk9: 6716a 877545i bk10: 6700a 875436i bk11: 6700a 876838i bk12: 7296a 867818i bk13: 7296a 870390i bk14: 7556a 863971i bk15: 7552a 865335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53672
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763293 n_act=6009 n_pre=5993 n_req=42326 n_rd=114304 n_write=55000 bw_util=0.3585
n_activity=580974 dram_eff=0.5828
bk0: 7680a 864888i bk1: 7680a 867748i bk2: 7392a 868639i bk3: 7392a 872234i bk4: 7320a 871105i bk5: 7320a 872239i bk6: 6592a 879028i bk7: 6592a 880055i bk8: 6720a 876955i bk9: 6720a 876502i bk10: 6700a 878171i bk11: 6700a 878192i bk12: 7296a 869842i bk13: 7296a 871128i bk14: 7452a 866037i bk15: 7452a 866816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763281 n_act=6063 n_pre=6047 n_req=42302 n_rd=114248 n_write=54960 bw_util=0.3583
n_activity=580710 dram_eff=0.5828
bk0: 7680a 865553i bk1: 7680a 867859i bk2: 7392a 870005i bk3: 7392a 870958i bk4: 7320a 871631i bk5: 7320a 872077i bk6: 6588a 878003i bk7: 6588a 879129i bk8: 6720a 876498i bk9: 6720a 875790i bk10: 6676a 875971i bk11: 6676a 878224i bk12: 7296a 867639i bk13: 7296a 869041i bk14: 7452a 867120i bk15: 7452a 867464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763515 n_act=5890 n_pre=5874 n_req=42330 n_rd=114320 n_write=55000 bw_util=0.3585
n_activity=579617 dram_eff=0.5842
bk0: 7680a 866795i bk1: 7680a 869146i bk2: 7392a 869978i bk3: 7392a 871944i bk4: 7220a 871937i bk5: 7220a 873160i bk6: 6716a 876330i bk7: 6716a 876887i bk8: 6720a 875206i bk9: 6720a 877122i bk10: 6676a 876547i bk11: 6676a 880606i bk12: 7292a 870092i bk13: 7292a 870342i bk14: 7464a 867263i bk15: 7464a 867696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763201 n_act=6097 n_pre=6081 n_req=42305 n_rd=114260 n_write=54960 bw_util=0.3583
n_activity=579925 dram_eff=0.5836
bk0: 7556a 868210i bk1: 7556a 868834i bk2: 7496a 867734i bk3: 7496a 868497i bk4: 7212a 873176i bk5: 7216a 872903i bk6: 6712a 876498i bk7: 6712a 877530i bk8: 6716a 876000i bk9: 6716a 874953i bk10: 6680a 876853i bk11: 6680a 876556i bk12: 7292a 867344i bk13: 7292a 870528i bk14: 7464a 868416i bk15: 7464a 868021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50655
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763603 n_act=5914 n_pre=5898 n_req=42296 n_rd=114224 n_write=54960 bw_util=0.3582
n_activity=579070 dram_eff=0.5843
bk0: 7556a 867812i bk1: 7556a 870263i bk2: 7496a 869653i bk3: 7496a 870450i bk4: 7184a 873238i bk5: 7184a 875225i bk6: 6720a 876512i bk7: 6720a 877880i bk8: 6716a 874765i bk9: 6716a 876259i bk10: 6680a 875479i bk11: 6680a 878317i bk12: 7172a 870421i bk13: 7172a 871160i bk14: 7588a 865405i bk15: 7588a 867075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5181
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763077 n_act=6097 n_pre=6081 n_req=42336 n_rd=114304 n_write=55040 bw_util=0.3586
n_activity=578879 dram_eff=0.5851
bk0: 7552a 867164i bk1: 7552a 868463i bk2: 7500a 866719i bk3: 7500a 868741i bk4: 7184a 874037i bk5: 7184a 875253i bk6: 6716a 876899i bk7: 6716a 877913i bk8: 6636a 875679i bk9: 6636a 876553i bk10: 6804a 874337i bk11: 6804a 875403i bk12: 7172a 869405i bk13: 7172a 870930i bk14: 7588a 864609i bk15: 7588a 865461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49115
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763553 n_act=5939 n_pre=5923 n_req=42296 n_rd=114224 n_write=54960 bw_util=0.3582
n_activity=580515 dram_eff=0.5829
bk0: 7552a 867728i bk1: 7552a 869679i bk2: 7500a 868452i bk3: 7500a 870951i bk4: 7140a 875143i bk5: 7140a 875560i bk6: 6720a 877263i bk7: 6720a 877020i bk8: 6636a 877754i bk9: 6636a 877736i bk10: 6804a 874237i bk11: 6804a 876227i bk12: 7172a 869986i bk13: 7172a 871277i bk14: 7588a 862718i bk15: 7588a 865820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52981
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763449 n_act=5991 n_pre=5975 n_req=42296 n_rd=114224 n_write=54960 bw_util=0.3582
n_activity=579020 dram_eff=0.5844
bk0: 7676a 865810i bk1: 7676a 867114i bk2: 7500a 866849i bk3: 7500a 869035i bk4: 7140a 874917i bk5: 7140a 876566i bk6: 6716a 876760i bk7: 6716a 876555i bk8: 6640a 877366i bk9: 6640a 877220i bk10: 6804a 874202i bk11: 6804a 876190i bk12: 7172a 869300i bk13: 7172a 871791i bk14: 7464a 866245i bk15: 7464a 866635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944599 n_nop=763205 n_act=6025 n_pre=6009 n_req=42340 n_rd=114320 n_write=55040 bw_util=0.3586
n_activity=582303 dram_eff=0.5817
bk0: 7676a 865589i bk1: 7676a 868244i bk2: 7496a 868542i bk3: 7496a 869509i bk4: 7152a 874305i bk5: 7152a 875310i bk6: 6716a 876759i bk7: 6716a 878271i bk8: 6640a 878383i bk9: 6640a 878405i bk10: 6724a 876419i bk11: 6724a 877930i bk12: 7292a 868257i bk13: 7292a 869626i bk14: 7464a 866454i bk15: 7464a 867996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51905

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14279, Miss_rate = 0.674, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 14278, Miss_rate = 0.675, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 14283, Miss_rate = 0.675, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 14282, Miss_rate = 0.676, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 14288, Miss_rate = 0.676, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 14288, Miss_rate = 0.676, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 14281, Miss_rate = 0.676, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 14281, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 1
L2_cache_bank[8]: Access = 21173, Miss = 14290, Miss_rate = 0.675, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[9]: Access = 21178, Miss = 14290, Miss_rate = 0.675, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14282, Miss_rate = 0.675, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 14283, Miss_rate = 0.675, Pending_hits = 1390, Reservation_fails = 1
L2_cache_bank[12]: Access = 21148, Miss = 14278, Miss_rate = 0.675, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 14278, Miss_rate = 0.675, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 14288, Miss_rate = 0.674, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14288, Miss_rate = 0.674, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14278, Miss_rate = 0.675, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 14278, Miss_rate = 0.675, Pending_hits = 1402, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 14278, Miss_rate = 0.675, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14278, Miss_rate = 0.675, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 14290, Miss_rate = 0.674, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 14290, Miss_rate = 0.674, Pending_hits = 1355, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 314229
L2_total_cache_miss_rate = 0.6750
L2_total_cache_pending_hits = 17383
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48094
	minimum = 6
	maximum = 52
Network latency average = 8.36512
	minimum = 6
	maximum = 49
Slowest packet = 889604
Flit latency average = 6.80463
	minimum = 6
	maximum = 45
Slowest flit = 2452131
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236415
	minimum = 0.0187082 (at node 0)
	maximum = 0.0280623 (at node 19)
Accepted packet rate average = 0.0236415
	minimum = 0.0187082 (at node 0)
	maximum = 0.0280623 (at node 19)
Injected flit rate average = 0.0651595
	minimum = 0.0431102 (at node 0)
	maximum = 0.086373 (at node 42)
Accepted flit rate average= 0.0651595
	minimum = 0.0599883 (at node 0)
	maximum = 0.0899825 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83622 (10 samples)
	minimum = 6 (10 samples)
	maximum = 188.6 (10 samples)
Network latency average = 9.30742 (10 samples)
	minimum = 6 (10 samples)
	maximum = 183.8 (10 samples)
Flit latency average = 8.14643 (10 samples)
	minimum = 6 (10 samples)
	maximum = 179.8 (10 samples)
Fragmentation average = 0.093365 (10 samples)
	minimum = 0 (10 samples)
	maximum = 125.3 (10 samples)
Injected packet rate average = 0.0212057 (10 samples)
	minimum = 0.0167815 (10 samples)
	maximum = 0.025169 (10 samples)
Accepted packet rate average = 0.0212057 (10 samples)
	minimum = 0.0167815 (10 samples)
	maximum = 0.025169 (10 samples)
Injected flit rate average = 0.0584475 (10 samples)
	minimum = 0.038662 (10 samples)
	maximum = 0.0775233 (10 samples)
Accepted flit rate average = 0.0584475 (10 samples)
	minimum = 0.0538208 (10 samples)
	maximum = 0.0807157 (10 samples)
Injected packet size average = 2.75621 (10 samples)
Accepted packet size average = 2.75621 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 28 min, 33 sec (1713 sec)
gpgpu_simulation_rate = 168411 (inst/sec)
gpgpu_simulation_rate = 1593 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38938
gpu_sim_insn = 28848876
gpu_ipc =     740.8926
gpu_tot_sim_cycle = 2991304
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =     106.0867
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 7764
partiton_reqs_in_parallel = 856636
partiton_reqs_in_parallel_total    = 11107850
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9998
partiton_reqs_in_parallel_util = 856636
partiton_reqs_in_parallel_util_total    = 11107850
gpu_sim_cycle_parition_util = 38938
gpu_tot_sim_cycle_parition_util    = 507746
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8856
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.2014 GB/Sec
L2_BW_total  =      16.2250 GB/Sec
gpu_total_sim_rate=170428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53099, 51054, 51116, 52973, 53106, 51028, 51124, 52965, 14500, 13902, 13967, 10848, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 172338
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 343
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:329505	W0_Idle:1333862	W0_Scoreboard:17908502	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 731 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 2991303 
mrq_lat_table:236045 	35621 	24078 	52686 	63521 	47505 	24945 	13991 	9824 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	300766 	195057 	1059 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	396927 	15270 	202 	27 	84866 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	287929 	56449 	873 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	719 	176 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.678218  7.454327  7.382212  7.417874  7.232500  7.694149  7.625714  7.713873  8.086054  7.944606  7.060052  6.987080  8.083784  8.262431  7.427207  7.571776 
dram[1]:  7.830808  7.791457  6.892202  7.087264  6.886046  6.822581  8.551282  7.847059  8.038348  7.808023  7.221334  6.890585  8.086487  7.957447  7.427207  7.135321 
dram[2]:  7.783784  7.615385  7.291262  7.702564  6.760274  6.950704  8.084848  7.988024  8.089021  7.635854  7.221334  6.997416  8.174864  8.265193  7.071759  7.006881 
dram[3]:  7.745721  7.802956  7.291262  7.472637  6.791285  6.639013  8.180982  7.890532  7.347709  7.308311  7.116095  7.153846  7.873684  7.832461  7.415049  7.205189 
dram[4]:  8.186047  7.861042  7.702564  7.905263  6.856132  6.667431  7.997076  8.044118  7.766382  7.635854  7.727794  7.909091  8.172132  7.997326  7.368675  7.062356 
dram[5]:  7.581907  7.526699  7.248815  7.283333  6.949761  6.758140  8.284848  8.284848  6.863980  6.863980  7.311653  7.007792  8.127717  8.083784  7.298329  7.095128 
dram[6]:  8.096605  8.054545  7.924870  8.223118  7.137931  7.102941  7.685393  7.862069  7.548476  7.506887  7.311653  7.730659  7.577720  7.697369  7.267442  7.200461 
dram[7]:  7.616708  7.579462  7.463415  7.183099  7.430769  7.245000  8.237952  8.044118  6.652606  6.523114  7.181818  7.035624  8.309659  8.239436  7.038288  6.975446 
dram[8]:  8.093995  8.010336  7.727273  8.010471  7.012195  6.877990  8.392638  8.047059  7.385675  7.345205  7.452830  7.452830  7.738095  7.697369  7.250580  7.038288 
dram[9]:  7.594724  7.819753  7.355769  7.463415  7.448186  7.605820  8.188622  8.091716  7.187667  7.073879  7.257218  7.181818  7.862903  8.453757  7.062356  6.856502 
dram[10]:  8.058524  7.977330  7.534483  7.609453  7.195000  6.819905  8.600629  8.091716  7.187667  7.000000  7.141732  6.959079  7.440299  7.748704  7.368675  7.178404 
average row locality = 512053/68232 = 7.504587
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2079      2078      2063      2063      1971      1971      1822      1822      1845      1845      1834      1834      2015      2015      2081      2081 
dram[1]:      2078      2078      2030      2030      2006      2006      1821      1821      1845      1845      1838      1838      2016      2016      2081      2080 
dram[2]:      2112      2112      2029      2029      2006      2006      1821      1821      1846      1846      1838      1838      2016      2016      2052      2052 
dram[3]:      2112      2112      2029      2029      2006      2006      1820      1820      1846      1846      1832      1832      2016      2016      2052      2052 
dram[4]:      2112      2112      2029      2029      1979      1979      1855      1855      1846      1846      1832      1832      2015      2015      2055      2055 
dram[5]:      2078      2078      2057      2057      1977      1978      1854      1854      1845      1845      1833      1833      2015      2015      2055      2055 
dram[6]:      2078      2078      2057      2057      1970      1970      1856      1856      1845      1845      1833      1833      1982      1982      2089      2089 
dram[7]:      2077      2077      2058      2058      1970      1970      1855      1855      1823      1823      1867      1867      1982      1982      2089      2089 
dram[8]:      2077      2077      2058      2058      1958      1958      1856      1856      1823      1823      1867      1867      1982      1982      2089      2089 
dram[9]:      2111      2111      2058      2058      1958      1958      1855      1855      1823      1823      1867      1867      1982      1982      2055      2055 
dram[10]:      2111      2111      2057      2057      1961      1961      1855      1855      1823      1823      1845      1845      2015      2015      2055      2055 
total reads: 345733
bank skew: 2112/1820 = 1.16
chip skew: 31446/31418 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:        724       657       774       650       779       603       681       619       747       644      1021       763       925       728       739       675
dram[1]:        721       655       771       645       778       603       678       618       748       642      1012       763       924       727       738       675
dram[2]:        728       662       769       645       778       604       683       622       747       644      1010       764       912       727       733       670
dram[3]:        727       661       775       648       777       603       681       622       748       644      1020       772       915       726       730       671
dram[4]:        727       661       772       647       772       604       682       622       748       643      1017       773       912       726       731       669
dram[5]:        724       657       774       647       772       604       681       619       749       644      1021       775       914       726       729       669
dram[6]:        722       658       772       645       770       601       680       618       749       644      1019       774       907       729       735       673
dram[7]:        721       656       772       644       768       602       686       620       741       635      1014       766       907       731       736       673
dram[8]:        720       657       786       650       775       601       686       620       738       635      1016       769       906       727       736       674
dram[9]:        726       663       786       649       773       602       683       621       740       635      1013       765       904       728       729       666
dram[10]:        727       662       782       651       773       599       683       620       739       635      1042       771       907       724       730       667
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818514 n_act=6135 n_pre=6119 n_req=46533 n_rd=125676 n_write=60456 bw_util=0.3661
n_activity=635586 dram_eff=0.5857
bk0: 8316a 933148i bk1: 8312a 934021i bk2: 8252a 932813i bk3: 8252a 935541i bk4: 7884a 940900i bk5: 7884a 941766i bk6: 7288a 944416i bk7: 7288a 946098i bk8: 7380a 944309i bk9: 7380a 943376i bk10: 7336a 941749i bk11: 7336a 945118i bk12: 8060a 935266i bk13: 8060a 937398i bk14: 8324a 929746i bk15: 8324a 932280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818290 n_act=6227 n_pre=6211 n_req=46543 n_rd=125716 n_write=60456 bw_util=0.3662
n_activity=636978 dram_eff=0.5845
bk0: 8312a 932870i bk1: 8312a 935253i bk2: 8120a 935330i bk3: 8120a 936828i bk4: 8024a 937915i bk5: 8024a 939487i bk6: 7284a 945388i bk7: 7284a 946831i bk8: 7380a 944617i bk9: 7380a 944236i bk10: 7352a 942164i bk11: 7352a 943730i bk12: 8064a 933279i bk13: 8064a 935784i bk14: 8324a 928939i bk15: 8320a 930708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51476
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818250 n_act=6205 n_pre=6189 n_req=46564 n_rd=125760 n_write=60496 bw_util=0.3663
n_activity=636447 dram_eff=0.5853
bk0: 8448a 930696i bk1: 8448a 933510i bk2: 8116a 934466i bk3: 8116a 938309i bk4: 8024a 937816i bk5: 8024a 938636i bk6: 7284a 945388i bk7: 7284a 946887i bk8: 7384a 943641i bk9: 7384a 943509i bk10: 7352a 945010i bk11: 7352a 945144i bk12: 8064a 935202i bk13: 8064a 936882i bk14: 8208a 931286i bk15: 8208a 932266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5152
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818210 n_act=6273 n_pre=6257 n_req=46540 n_rd=125704 n_write=60456 bw_util=0.3661
n_activity=635972 dram_eff=0.5854
bk0: 8448a 930981i bk1: 8448a 933902i bk2: 8116a 936044i bk3: 8116a 937211i bk4: 8024a 937959i bk5: 8024a 938654i bk6: 7280a 944406i bk7: 7280a 945567i bk8: 7384a 942767i bk9: 7384a 942331i bk10: 7328a 942246i bk11: 7328a 944696i bk12: 8064a 932924i bk13: 8064a 934259i bk14: 8208a 932505i bk15: 8208a 932716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe672d48580 :  mf: uid=7070528, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2991303), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818454 n_act=6088 n_pre=6072 n_req=46572 n_rd=125782 n_write=60504 bw_util=0.3664
n_activity=635686 dram_eff=0.5861
bk0: 8448a 932344i bk1: 8448a 935179i bk2: 8116a 936171i bk3: 8114a 938429i bk4: 7916a 938451i bk5: 7916a 940139i bk6: 7420a 942580i bk7: 7420a 943406i bk8: 7384a 941609i bk9: 7384a 943691i bk10: 7328a 943440i bk11: 7328a 947550i bk12: 8060a 935306i bk13: 8060a 936484i bk14: 8220a 932590i bk15: 8220a 933549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818130 n_act=6307 n_pre=6291 n_req=46543 n_rd=125716 n_write=60456 bw_util=0.3662
n_activity=635928 dram_eff=0.5855
bk0: 8312a 933706i bk1: 8312a 935008i bk2: 8228a 933956i bk3: 8228a 934609i bk4: 7908a 939935i bk5: 7912a 939777i bk6: 7416a 942895i bk7: 7416a 944125i bk8: 7380a 942497i bk9: 7380a 941467i bk10: 7332a 943552i bk11: 7332a 943637i bk12: 8060a 932786i bk13: 8060a 936169i bk14: 8220a 933705i bk15: 8220a 934201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818548 n_act=6116 n_pre=6100 n_req=46534 n_rd=125680 n_write=60456 bw_util=0.3661
n_activity=634550 dram_eff=0.5867
bk0: 8312a 933254i bk1: 8312a 936229i bk2: 8228a 935308i bk3: 8228a 936340i bk4: 7880a 939428i bk5: 7880a 941765i bk6: 7424a 942569i bk7: 7424a 944766i bk8: 7380a 940970i bk9: 7380a 943117i bk10: 7332a 941925i bk11: 7332a 945068i bk12: 7928a 935842i bk13: 7928a 936849i bk14: 8356a 930617i bk15: 8356a 932329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5027
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=817994 n_act=6305 n_pre=6289 n_req=46578 n_rd=125768 n_write=60544 bw_util=0.3664
n_activity=634521 dram_eff=0.5873
bk0: 8308a 932817i bk1: 8308a 934444i bk2: 8232a 932854i bk3: 8232a 935026i bk4: 7880a 940350i bk5: 7880a 941853i bk6: 7420a 943229i bk7: 7420a 944184i bk8: 7292a 942328i bk9: 7292a 943236i bk10: 7468a 940710i bk11: 7468a 941903i bk12: 7928a 934996i bk13: 7928a 936563i bk14: 8356a 929792i bk15: 8356a 930638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46748
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818490 n_act=6145 n_pre=6129 n_req=46534 n_rd=125680 n_write=60456 bw_util=0.3661
n_activity=636254 dram_eff=0.5851
bk0: 8308a 933321i bk1: 8308a 935585i bk2: 8232a 934478i bk3: 8232a 936983i bk4: 7832a 941709i bk5: 7832a 942146i bk6: 7424a 943647i bk7: 7424a 943761i bk8: 7292a 944083i bk9: 7292a 944412i bk10: 7468a 940489i bk11: 7468a 942470i bk12: 7928a 935322i bk13: 7928a 937380i bk14: 8356a 927864i bk15: 8356a 931587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50997
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe679ac0510 :  mf: uid=7070527, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2991298), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818390 n_act=6199 n_pre=6183 n_req=46532 n_rd=125672 n_write=60456 bw_util=0.3661
n_activity=634905 dram_eff=0.5863
bk0: 8444a 931269i bk1: 8444a 932620i bk2: 8232a 932652i bk3: 8232a 935184i bk4: 7832a 941862i bk5: 7832a 943078i bk6: 7420a 943149i bk7: 7420a 942838i bk8: 7292a 944056i bk9: 7292a 944152i bk10: 7468a 940681i bk11: 7468a 942615i bk12: 7928a 934732i bk13: 7928a 937383i bk14: 8220a 931223i bk15: 8220a 932446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48048
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1016900 n_nop=818130 n_act=6233 n_pre=6217 n_req=46580 n_rd=125776 n_write=60544 bw_util=0.3664
n_activity=638416 dram_eff=0.5837
bk0: 8444a 931168i bk1: 8444a 933938i bk2: 8228a 934484i bk3: 8228a 935792i bk4: 7844a 941282i bk5: 7844a 942174i bk6: 7420a 943403i bk7: 7420a 944811i bk8: 7292a 944546i bk9: 7292a 945101i bk10: 7380a 943145i bk11: 7380a 944752i bk12: 8060a 933682i bk13: 8060a 935338i bk14: 8220a 931929i bk15: 8220a 933694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15710, Miss_rate = 0.674, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15709, Miss_rate = 0.675, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15715, Miss_rate = 0.675, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15714, Miss_rate = 0.676, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15720, Miss_rate = 0.676, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15720, Miss_rate = 0.676, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15713, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15713, Miss_rate = 0.676, Pending_hits = 1385, Reservation_fails = 1
L2_cache_bank[8]: Access = 23287, Miss = 15723, Miss_rate = 0.675, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[9]: Access = 23293, Miss = 15723, Miss_rate = 0.675, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15714, Miss_rate = 0.675, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15715, Miss_rate = 0.675, Pending_hits = 1393, Reservation_fails = 1
L2_cache_bank[12]: Access = 23260, Miss = 15710, Miss_rate = 0.675, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15710, Miss_rate = 0.675, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15721, Miss_rate = 0.675, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15721, Miss_rate = 0.675, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15710, Miss_rate = 0.675, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15710, Miss_rate = 0.675, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15709, Miss_rate = 0.675, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15709, Miss_rate = 0.675, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15722, Miss_rate = 0.675, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15722, Miss_rate = 0.675, Pending_hits = 1359, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 345733
L2_total_cache_miss_rate = 0.6752
L2_total_cache_pending_hits = 17457
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 148681
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.115

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59251
	minimum = 6
	maximum = 61
Network latency average = 8.46157
	minimum = 6
	maximum = 52
Slowest packet = 932118
Flit latency average = 6.93192
	minimum = 6
	maximum = 48
Slowest flit = 2569234
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238868
	minimum = 0.0189023 (at node 5)
	maximum = 0.0283535 (at node 0)
Accepted packet rate average = 0.0238868
	minimum = 0.0189023 (at node 5)
	maximum = 0.0283535 (at node 0)
Injected flit rate average = 0.0658356
	minimum = 0.0435575 (at node 5)
	maximum = 0.0872692 (at node 42)
Accepted flit rate average= 0.0658356
	minimum = 0.0606107 (at node 5)
	maximum = 0.0909161 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.72316 (11 samples)
	minimum = 6 (11 samples)
	maximum = 177 (11 samples)
Network latency average = 9.23052 (11 samples)
	minimum = 6 (11 samples)
	maximum = 171.818 (11 samples)
Flit latency average = 8.03602 (11 samples)
	minimum = 6 (11 samples)
	maximum = 167.818 (11 samples)
Fragmentation average = 0.0848772 (11 samples)
	minimum = 0 (11 samples)
	maximum = 113.909 (11 samples)
Injected packet rate average = 0.0214495 (11 samples)
	minimum = 0.0169743 (11 samples)
	maximum = 0.0254585 (11 samples)
Accepted packet rate average = 0.0214495 (11 samples)
	minimum = 0.0169743 (11 samples)
	maximum = 0.0254585 (11 samples)
Injected flit rate average = 0.0591192 (11 samples)
	minimum = 0.0391071 (11 samples)
	maximum = 0.0784093 (11 samples)
Accepted flit rate average = 0.0591192 (11 samples)
	minimum = 0.0544381 (11 samples)
	maximum = 0.081643 (11 samples)
Injected packet size average = 2.75621 (11 samples)
Accepted packet size average = 2.75621 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 2 sec (1862 sec)
gpgpu_simulation_rate = 170428 (inst/sec)
gpgpu_simulation_rate = 1606 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39410
gpu_sim_insn = 28848876
gpu_ipc =     732.0192
gpu_tot_sim_cycle = 3252864
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =     106.4251
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 8189
partiton_reqs_in_parallel = 867020
partiton_reqs_in_parallel_total    = 11964486
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9447
partiton_reqs_in_parallel_util = 867020
partiton_reqs_in_parallel_util_total    = 11964486
gpu_sim_cycle_parition_util = 39410
gpu_tot_sim_cycle_parition_util    = 546684
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8933
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.8456 GB/Sec
L2_BW_total  =      16.2754 GB/Sec
gpu_total_sim_rate=171890

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6947412
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57925, 55697, 55762, 57791, 57932, 55665, 55771, 57775, 14500, 13902, 13967, 10848, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 172368
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 373
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:359165	W0_Idle:1349566	W0_Scoreboard:19054746	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 689 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 3252863 
mrq_lat_table:255118 	38038 	26048 	58310 	70772 	53251 	28158 	15303 	9842 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329006 	213301 	1079 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	440718 	17446 	221 	27 	85382 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	314546 	61134 	955 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	796 	177 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.453744  7.228632  7.270563  7.270563  6.986784  7.376744  7.330808  7.405612  7.849604  7.608696  7.004739  6.874419  7.977887  8.017284  7.167019  7.290323 
dram[1]:  7.551339  7.551339  6.708163  6.819502  6.518072  6.389764  8.339081  7.518135  7.933333  7.687338  6.981132  6.757991  7.714964  7.642353  7.259100  6.916327 
dram[2]:  7.629139  7.480519  7.269911  7.536697  6.624490  6.848101  7.759358  7.636842  7.893899  7.384615  7.047619  6.788991  7.980344  8.059553  6.711694  6.711694 
dram[3]:  7.562363  7.612335  7.051502  7.174673  6.440476  6.290698  8.058333  7.554688  7.205811  7.102625  6.983412  7.050239  7.678487  7.501155  7.205628  6.964435 
dram[4]:  7.981524  7.731544  7.571429  7.713615  6.528688  6.423387  7.747396  7.667526  7.611253  7.458647  7.479695  7.556410  7.938875  7.712589  7.014737  6.677355 
dram[5]:  7.370370  7.386463  7.061182  7.091102  6.633333  6.473577  8.037838  8.037838  6.655481  6.655481  7.225490  6.887850  7.900243  7.824096  7.014737  6.870103 
dram[6]:  7.885781  7.777011  7.711982  7.969048  6.844828  6.815451  7.477387  7.591837  7.382134  7.309582  7.052631  7.407035  7.232346  7.332563  6.864919  6.729249 
dram[7]:  7.432967  7.336226  7.278261  6.946058  7.121076  6.934498  8.084239  7.912234  6.432967  6.214437  7.091549  6.928899  8.037974  8.017676  6.837349  6.755952 
dram[8]:  7.846868  7.703872  7.473214  7.750000  6.790948  6.537344  8.000000  7.750000  7.263027  7.156479  7.158768  7.262019  7.366590  7.366590  6.963190  6.702756 
dram[9]:  7.366738  7.660754  7.184549  7.215517  7.128959  7.227064  7.828948  7.870370  6.954869  6.793503  7.125000  6.993055  7.725061  8.161954  6.758621  6.611111 
dram[10]:  7.729307  7.694878  7.307860  7.307860  6.856522  6.489712  8.310056  7.787958  6.954869  6.825175  6.850230  6.726244  7.136264  7.430206  7.074310  6.912863 
average row locality = 558677/76962 = 7.259128
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2268      2267      2255      2255      2158      2158      1979      1979      2015      2015      2008      2008      2191      2191      2268      2268 
dram[1]:      2267      2267      2219      2219      2196      2196      1978      1978      2015      2015      2012      2012      2192      2192      2268      2267 
dram[2]:      2304      2304      2218      2218      2196      2196      1978      1978      2016      2016      2012      2012      2192      2192      2237      2237 
dram[3]:      2304      2304      2218      2218      2196      2196      1977      1977      2016      2016      2005      2005      2192      2192      2237      2237 
dram[4]:      2304      2304      2218      2218      2166      2166      2015      2015      2016      2016      2005      2005      2191      2191      2240      2240 
dram[5]:      2267      2267      2249      2249      2164      2165      2014      2014      2015      2015      2006      2006      2191      2191      2240      2240 
dram[6]:      2267      2267      2249      2249      2156      2156      2016      2016      2015      2015      2006      2006      2155      2155      2277      2277 
dram[7]:      2266      2266      2250      2250      2156      2156      2015      2015      1991      1991      2043      2043      2155      2155      2277      2277 
dram[8]:      2266      2266      2250      2250      2143      2143      2016      2016      1991      1991      2043      2043      2155      2155      2277      2277 
dram[9]:      2303      2303      2250      2250      2143      2143      2015      2015      1992      1992      2043      2043      2155      2155      2240      2240 
dram[10]:      2303      2303      2249      2249      2146      2146      2015      2015      1992      1992      2019      2019      2191      2191      2240      2240 
total reads: 377237
bank skew: 2304/1977 = 1.17
chip skew: 34310/34282 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:        682       620       727       613       730       569       644       587       704       609       954       717       870       689       697       638
dram[1]:        680       619       724       608       729       569       641       586       704       607       946       717       870       688       696       638
dram[2]:        686       625       722       609       729       570       646       589       703       608       944       718       858       688       691       634
dram[3]:        686       625       727       612       729       569       644       590       705       608       953       725       861       687       688       634
dram[4]:        685       625       725       611       724       569       645       589       704       608       951       726       859       688       689       632
dram[5]:        682       620       727       610       724       570       644       587       705       609       954       728       860       686       688       632
dram[6]:        681       622       725       608       722       566       643       586       705       609       952       727       855       690       694       636
dram[7]:        680       620       725       608       720       568       648       588       698       600       948       720       855       692       694       636
dram[8]:        679       621       738       613       726       567       649       588       696       600       950       723       853       688       694       637
dram[9]:        684       626       738       612       725       568       646       589       697       600       947       719       852       689       688       630
dram[10]:        685       625       734       614       725       566       646       587       697       600       973       724       854       685       689       631
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=873227 n_act=6891 n_pre=6875 n_req=50771 n_rd=137132 n_write=65952 bw_util=0.3726
n_activity=694142 dram_eff=0.5851
bk0: 9072a 998824i bk1: 9068a 1000608i bk2: 9020a 998167i bk3: 9020a 1001675i bk4: 8632a 1006389i bk5: 8632a 1008138i bk6: 7916a 1011327i bk7: 7916a 1013167i bk8: 8060a 1010844i bk9: 8060a 1010140i bk10: 8032a 1008213i bk11: 8032a 1012575i bk12: 8764a 1001609i bk13: 8764a 1003999i bk14: 9072a 995223i bk15: 9072a 998318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=872899 n_act=7035 n_pre=7019 n_req=50781 n_rd=137172 n_write=65952 bw_util=0.3727
n_activity=696085 dram_eff=0.5836
bk0: 9068a 998408i bk1: 9068a 1001691i bk2: 8876a 1001088i bk3: 8876a 1002631i bk4: 8784a 1003187i bk5: 8784a 1005416i bk6: 7912a 1012450i bk7: 7912a 1014094i bk8: 8060a 1011491i bk9: 8060a 1011207i bk10: 8048a 1008852i bk11: 8048a 1010547i bk12: 8768a 999316i bk13: 8768a 1002178i bk14: 9072a 994555i bk15: 9068a 996470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=872951 n_act=6959 n_pre=6943 n_req=50806 n_rd=137224 n_write=66000 bw_util=0.3729
n_activity=695305 dram_eff=0.5846
bk0: 9216a 996461i bk1: 9216a 999595i bk2: 8872a 1000106i bk3: 8872a 1004559i bk4: 8784a 1003839i bk5: 8784a 1004880i bk6: 7912a 1012321i bk7: 7912a 1014370i bk8: 8064a 1010686i bk9: 8064a 1010510i bk10: 8048a 1011574i bk11: 8048a 1012148i bk12: 8768a 1001924i bk13: 8768a 1003884i bk14: 8948a 997100i bk15: 8948a 997836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=872847 n_act=7067 n_pre=7051 n_req=50778 n_rd=137160 n_write=65952 bw_util=0.3727
n_activity=695168 dram_eff=0.5844
bk0: 9216a 996864i bk1: 9216a 1000264i bk2: 8872a 1001873i bk3: 8872a 1002945i bk4: 8784a 1003472i bk5: 8784a 1004478i bk6: 7908a 1011208i bk7: 7908a 1012841i bk8: 8064a 1009548i bk9: 8064a 1009001i bk10: 8020a 1009114i bk11: 8020a 1011794i bk12: 8768a 998813i bk13: 8768a 1000790i bk14: 8948a 998157i bk15: 8948a 998588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe67322db10 :  mf: uid=7713171, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3252858), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=873105 n_act=6874 n_pre=6858 n_req=50810 n_rd=137240 n_write=66000 bw_util=0.3729
n_activity=694240 dram_eff=0.5855
bk0: 9216a 997630i bk1: 9216a 1001008i bk2: 8872a 1001505i bk3: 8872a 1004463i bk4: 8664a 1004343i bk5: 8664a 1006288i bk6: 8060a 1009393i bk7: 8060a 1010278i bk8: 8064a 1008378i bk9: 8064a 1010510i bk10: 8020a 1010130i bk11: 8020a 1014556i bk12: 8764a 1001392i bk13: 8764a 1002533i bk14: 8960a 998403i bk15: 8960a 998983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=872787 n_act=7091 n_pre=7075 n_req=50781 n_rd=137172 n_write=65952 bw_util=0.3727
n_activity=695225 dram_eff=0.5843
bk0: 9068a 999974i bk1: 9068a 1001342i bk2: 8996a 999705i bk3: 8996a 1000588i bk4: 8656a 1005403i bk5: 8660a 1006063i bk6: 8056a 1009727i bk7: 8056a 1011462i bk8: 8060a 1009181i bk9: 8060a 1008292i bk10: 8024a 1010513i bk11: 8024a 1011028i bk12: 8764a 999014i bk13: 8764a 1003012i bk14: 8960a 999601i bk15: 8960a 1000263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47326
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=873137 n_act=6938 n_pre=6922 n_req=50770 n_rd=137128 n_write=65952 bw_util=0.3726
n_activity=693462 dram_eff=0.5857
bk0: 9068a 998621i bk1: 9068a 1002393i bk2: 8996a 1000467i bk3: 8996a 1002174i bk4: 8624a 1005572i bk5: 8624a 1008115i bk6: 8064a 1009685i bk7: 8064a 1011915i bk8: 8060a 1007484i bk9: 8060a 1009995i bk10: 8024a 1008791i bk11: 8024a 1012105i bk12: 8620a 1001877i bk13: 8620a 1003313i bk14: 9108a 995672i bk15: 9108a 997628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=872647 n_act=7087 n_pre=7071 n_req=50818 n_rd=137224 n_write=66048 bw_util=0.3729
n_activity=692627 dram_eff=0.587
bk0: 9064a 998816i bk1: 9064a 1000533i bk2: 9000a 998485i bk3: 9000a 1000790i bk4: 8624a 1005790i bk5: 8624a 1007617i bk6: 8060a 1010192i bk7: 8060a 1011253i bk8: 7964a 1009057i bk9: 7964a 1009390i bk10: 8172a 1007068i bk11: 8172a 1009056i bk12: 8620a 1001119i bk13: 8620a 1003684i bk14: 9108a 995763i bk15: 9108a 996268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46229
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=873091 n_act=6961 n_pre=6945 n_req=50770 n_rd=137128 n_write=65952 bw_util=0.3726
n_activity=694880 dram_eff=0.5845
bk0: 9064a 998783i bk1: 9064a 1001745i bk2: 9000a 999959i bk3: 9000a 1002961i bk4: 8572a 1007764i bk5: 8572a 1008085i bk6: 8064a 1010146i bk7: 8064a 1010944i bk8: 7964a 1010738i bk9: 7964a 1011244i bk10: 8172a 1006744i bk11: 8172a 1009278i bk12: 8620a 1001321i bk13: 8620a 1004057i bk14: 9108a 993387i bk15: 9108a 997430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49781
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=873031 n_act=6991 n_pre=6975 n_req=50770 n_rd=137128 n_write=65952 bw_util=0.3726
n_activity=694038 dram_eff=0.5852
bk0: 9212a 997222i bk1: 9212a 998603i bk2: 9000a 997841i bk3: 9000a 1001010i bk4: 8572a 1007402i bk5: 8572a 1009421i bk6: 8060a 1009938i bk7: 8060a 1009889i bk8: 7968a 1010888i bk9: 7968a 1011030i bk10: 8172a 1007182i bk11: 8172a 1009767i bk12: 8620a 1001213i bk13: 8620a 1004298i bk14: 8960a 997515i bk15: 8960a 998082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46577
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe67355dca0 :  mf: uid=7713172, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3252863), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090077 n_nop=872669 n_act=7069 n_pre=7053 n_req=50822 n_rd=137238 n_write=66048 bw_util=0.373
n_activity=697232 dram_eff=0.5831
bk0: 9212a 996952i bk1: 9212a 999951i bk2: 8996a 1000396i bk3: 8996a 1001574i bk4: 8584a 1007271i bk5: 8582a 1008116i bk6: 8060a 1010132i bk7: 8060a 1011655i bk8: 7968a 1011064i bk9: 7968a 1011816i bk10: 8076a 1009719i bk11: 8076a 1011554i bk12: 8764a 999123i bk13: 8764a 1002032i bk14: 8960a 997617i bk15: 8960a 999322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 17142, Miss_rate = 0.675, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 17141, Miss_rate = 0.676, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 17147, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 17146, Miss_rate = 0.676, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 17153, Miss_rate = 0.676, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 17153, Miss_rate = 0.676, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 17145, Miss_rate = 0.676, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 17145, Miss_rate = 0.676, Pending_hits = 1394, Reservation_fails = 1
L2_cache_bank[8]: Access = 25402, Miss = 17155, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[9]: Access = 25408, Miss = 17155, Miss_rate = 0.675, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 17146, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 17147, Miss_rate = 0.676, Pending_hits = 1400, Reservation_fails = 1
L2_cache_bank[12]: Access = 25372, Miss = 17141, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 17141, Miss_rate = 0.675, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 17153, Miss_rate = 0.675, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 17153, Miss_rate = 0.675, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 17141, Miss_rate = 0.675, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 17141, Miss_rate = 0.675, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 17141, Miss_rate = 0.675, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 17141, Miss_rate = 0.675, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 17155, Miss_rate = 0.675, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 17155, Miss_rate = 0.675, Pending_hits = 1370, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 377237
L2_total_cache_miss_rate = 0.6754
L2_total_cache_pending_hits = 17634
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17325
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 195779
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.117

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53508
	minimum = 6
	maximum = 42
Network latency average = 8.41159
	minimum = 6
	maximum = 42
Slowest packet = 1024836
Flit latency average = 6.86976
	minimum = 6
	maximum = 38
Slowest flit = 2982683
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236007
	minimum = 0.0186759 (at node 0)
	maximum = 0.0280139 (at node 7)
Accepted packet rate average = 0.0236007
	minimum = 0.0186759 (at node 0)
	maximum = 0.0280139 (at node 7)
Injected flit rate average = 0.0650471
	minimum = 0.0430359 (at node 0)
	maximum = 0.086224 (at node 42)
Accepted flit rate average= 0.0650471
	minimum = 0.0598848 (at node 0)
	maximum = 0.0898272 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.62415 (12 samples)
	minimum = 6 (12 samples)
	maximum = 165.75 (12 samples)
Network latency average = 9.16228 (12 samples)
	minimum = 6 (12 samples)
	maximum = 161 (12 samples)
Flit latency average = 7.93883 (12 samples)
	minimum = 6 (12 samples)
	maximum = 157 (12 samples)
Fragmentation average = 0.0778041 (12 samples)
	minimum = 0 (12 samples)
	maximum = 104.417 (12 samples)
Injected packet rate average = 0.0216287 (12 samples)
	minimum = 0.0171161 (12 samples)
	maximum = 0.0256715 (12 samples)
Accepted packet rate average = 0.0216287 (12 samples)
	minimum = 0.0171161 (12 samples)
	maximum = 0.0256715 (12 samples)
Injected flit rate average = 0.0596132 (12 samples)
	minimum = 0.0394345 (12 samples)
	maximum = 0.0790605 (12 samples)
Accepted flit rate average = 0.0596132 (12 samples)
	minimum = 0.054892 (12 samples)
	maximum = 0.082325 (12 samples)
Injected packet size average = 2.7562 (12 samples)
Accepted packet size average = 2.7562 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 34 sec (2014 sec)
gpgpu_simulation_rate = 171890 (inst/sec)
gpgpu_simulation_rate = 1615 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 39035
gpu_sim_insn = 28848876
gpu_ipc =     739.0515
gpu_tot_sim_cycle = 3514049
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =     106.7246
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 8775
partiton_reqs_in_parallel = 858770
partiton_reqs_in_parallel_total    = 12831506
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8959
partiton_reqs_in_parallel_util = 858770
partiton_reqs_in_parallel_util_total    = 12831506
gpu_sim_cycle_parition_util = 39035
gpu_tot_sim_cycle_parition_util    = 586094
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8999
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     112.9201 GB/Sec
L2_BW_total  =      16.3201 GB/Sec
gpu_total_sim_rate=173306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7526640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62751, 60334, 60408, 62612, 62758, 60306, 60417, 62591, 14500, 13902, 13967, 10848, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 172415
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 420
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:389584	W0_Idle:1364610	W0_Scoreboard:20183065	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 653 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 3514048 
mrq_lat_table:275748 	41930 	28501 	62847 	76390 	58133 	31395 	16548 	9972 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	361097 	227668 	1125 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	484501 	19635 	237 	27 	85898 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	340640 	66346 	1032 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	872 	179 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.866953  7.635417  7.628151  7.628151  7.359140  7.759637  7.746929  7.823822  8.258974  8.012438  7.368664  7.235294  8.436754  8.436754  7.521472  7.646570 
dram[1]:  7.967391  7.967391  7.049603  7.134538  6.880157  6.747591  8.779944  7.939547  8.301546  8.052500  7.346330  7.117778  8.128736  8.054669  7.614907  7.266798 
dram[2]:  8.051613  7.898734  7.622318  7.893333  6.990020  7.220619  8.187013  8.061381  8.304124  7.782609  7.414352  7.149554  8.439141  8.479616  7.052734  7.052734 
dram[3]:  7.982943  8.034335  7.400000  7.525424  6.800000  6.645161  8.493261  7.977215  7.528038  7.423963  7.350230  7.418605  8.091533  7.910514  7.522917  7.280242 
dram[4]:  8.413484  8.156863  7.928571  8.072727  6.889780  6.781065  8.179747  8.097744  7.975247  7.820388  7.857143  7.935323  8.396674  8.163972  7.390593  7.044834 
dram[5]:  7.781316  7.797873  7.411885  7.442387  6.997963  6.833002  8.477691  8.477691  6.971861  6.971861  7.597619  7.252273  8.317647  8.240093  7.330629  7.184891 
dram[6]:  8.310658  8.199105  8.073661  8.334102  7.216842  7.186583  7.902201  8.019851  7.742788  7.669048  7.420930  7.782927  7.631347  7.733781  7.241177  7.101923 
dram[7]:  7.845824  7.746300  7.632911  7.294355  7.501094  7.309168  8.525066  8.348837  6.742553  6.520576  7.465754  7.299107  8.452323  8.431707  7.184825  7.101923 
dram[8]:  8.270881  8.124168  7.831169  8.112107  7.160000  6.898580  8.438643  8.182279  7.581340  7.474057  7.534562  7.640187  7.768539  7.768539  7.341949  7.074713 
dram[9]:  7.781705  8.084233  7.537500  7.569037  7.507726  7.608501  8.263427  8.305913  7.268349  7.105381  7.500000  7.364865  8.134118  8.578164  7.072407  6.950000 
dram[10]:  8.154684  8.119306  7.695745  7.695745  7.227176  6.849094  8.756098  8.221375  7.268349  7.137387  7.215247  7.088106  7.537313  7.838138  7.451546  7.286290 
average row locality = 605301/79228 = 7.639988
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2457      2456      2439      2439      2331      2331      2152      2152      2181      2181      2170      2170      2383      2383      2460      2460 
dram[1]:      2456      2456      2400      2400      2372      2372      2151      2151      2181      2181      2175      2175      2384      2384      2460      2459 
dram[2]:      2496      2496      2399      2399      2372      2372      2151      2151      2182      2182      2175      2175      2384      2384      2426      2426 
dram[3]:      2496      2496      2399      2399      2372      2372      2150      2150      2182      2182      2168      2168      2384      2384      2426      2426 
dram[4]:      2496      2496      2399      2399      2340      2340      2191      2191      2182      2182      2168      2168      2383      2383      2429      2429 
dram[5]:      2456      2456      2432      2432      2338      2339      2190      2190      2181      2181      2169      2169      2383      2383      2429      2429 
dram[6]:      2456      2456      2432      2432      2330      2330      2192      2192      2181      2181      2169      2169      2344      2344      2469      2469 
dram[7]:      2455      2455      2433      2433      2330      2330      2191      2191      2155      2155      2209      2209      2344      2344      2469      2469 
dram[8]:      2455      2455      2433      2433      2316      2316      2192      2192      2155      2155      2209      2209      2344      2344      2469      2469 
dram[9]:      2495      2495      2433      2433      2316      2316      2191      2191      2155      2155      2209      2209      2344      2344      2429      2429 
dram[10]:      2495      2495      2432      2432      2319      2319      2191      2191      2155      2155      2183      2183      2383      2383      2429      2429 
total reads: 408741
bank skew: 2496/2150 = 1.16
chip skew: 37176/37144 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:        647       589       690       583       693       544       611       557       667       579       899       679       818       651       659       605
dram[1]:        644       588       687       579       692       544       608       557       667       577       891       679       817       650       659       605
dram[2]:        650       594       685       580       692       544       613       559       667       578       889       679       807       649       654       601
dram[3]:        650       594       690       582       692       543       611       560       668       578       897       686       809       649       652       602
dram[4]:        650       594       688       582       687       544       612       560       668       578       895       687       807       649       653       600
dram[5]:        647       590       690       581       687       545       611       558       669       579       898       689       809       648       651       600
dram[6]:        646       591       688       580       685       541       610       557       669       579       896       688       803       651       657       603
dram[7]:        645       589       688       579       684       543       615       558       662       571       892       682       803       653       657       603
dram[8]:        644       590       700       584       690       542       615       558       660       571       894       684       802       650       657       604
dram[9]:        649       595       700       583       688       543       613       560       661       571       892       680       801       651       651       597
dram[10]:        650       594       696       585       689       540       613       558       661       571       916       685       803       647       653       599
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=928364 n_act=7091 n_pre=7075 n_req=55007 n_rd=148580 n_write=71448 bw_util=0.3785
n_activity=749926 dram_eff=0.5868
bk0: 9828a 1064622i bk1: 9824a 1067363i bk2: 9756a 1064153i bk3: 9756a 1068112i bk4: 9324a 1073076i bk5: 9324a 1074836i bk6: 8608a 1077836i bk7: 8608a 1079909i bk8: 8724a 1077537i bk9: 8724a 1076894i bk10: 8680a 1074948i bk11: 8680a 1079862i bk12: 9532a 1067011i bk13: 9532a 1069936i bk14: 9840a 1060856i bk15: 9840a 1064183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe678efbde0 :  mf: uid=8355815, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3514047), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=928012 n_act=7243 n_pre=7227 n_req=55019 n_rd=148628 n_write=71448 bw_util=0.3786
n_activity=752021 dram_eff=0.5853
bk0: 9824a 1064268i bk1: 9824a 1067728i bk2: 9600a 1067235i bk3: 9600a 1069222i bk4: 9488a 1070067i bk5: 9488a 1072394i bk6: 8604a 1079232i bk7: 8604a 1081062i bk8: 8724a 1078291i bk9: 8724a 1077940i bk10: 8700a 1075913i bk11: 8700a 1077725i bk12: 9536a 1064852i bk13: 9536a 1068428i bk14: 9840a 1059787i bk15: 9836a 1061794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=928080 n_act=7159 n_pre=7143 n_req=55044 n_rd=148680 n_write=71496 bw_util=0.3788
n_activity=750986 dram_eff=0.5864
bk0: 9984a 1062011i bk1: 9984a 1065604i bk2: 9596a 1066140i bk3: 9596a 1071131i bk4: 9488a 1070557i bk5: 9488a 1071334i bk6: 8604a 1079403i bk7: 8604a 1081073i bk8: 8728a 1077407i bk9: 8728a 1077529i bk10: 8700a 1078068i bk11: 8700a 1079357i bk12: 9536a 1067386i bk13: 9536a 1069480i bk14: 9704a 1062455i bk15: 9704a 1063662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7fe672dd66d0 :  mf: uid=8355813, sid15:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3514048), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=927948 n_act=7281 n_pre=7265 n_req=55016 n_rd=148616 n_write=71448 bw_util=0.3786
n_activity=750764 dram_eff=0.5862
bk0: 9984a 1062673i bk1: 9984a 1066145i bk2: 9596a 1067695i bk3: 9596a 1069218i bk4: 9488a 1070380i bk5: 9488a 1071122i bk6: 8600a 1077896i bk7: 8600a 1079578i bk8: 8728a 1076400i bk9: 8728a 1075481i bk10: 8672a 1075788i bk11: 8672a 1078640i bk12: 9536a 1064459i bk13: 9536a 1066280i bk14: 9704a 1063147i bk15: 9704a 1064165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=928222 n_act=7072 n_pre=7056 n_req=55052 n_rd=148704 n_write=71504 bw_util=0.3788
n_activity=749970 dram_eff=0.5872
bk0: 9984a 1062975i bk1: 9984a 1067010i bk2: 9596a 1067794i bk3: 9596a 1070845i bk4: 9360a 1071245i bk5: 9360a 1073214i bk6: 8764a 1075879i bk7: 8764a 1076879i bk8: 8728a 1074861i bk9: 8728a 1077197i bk10: 8672a 1077014i bk11: 8672a 1081569i bk12: 9532a 1066758i bk13: 9532a 1068412i bk14: 9716a 1064120i bk15: 9716a 1065059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fe6825f3e90 :  mf: uid=8355816, sid15:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3514048), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=927890 n_act=7305 n_pre=7289 n_req=55019 n_rd=148626 n_write=71448 bw_util=0.3786
n_activity=751167 dram_eff=0.586
bk0: 9824a 1065805i bk1: 9824a 1067422i bk2: 9728a 1066033i bk3: 9726a 1066579i bk4: 9352a 1072220i bk5: 9356a 1073174i bk6: 8760a 1076059i bk7: 8760a 1078426i bk8: 8724a 1075807i bk9: 8724a 1074966i bk10: 8676a 1077284i bk11: 8676a 1078363i bk12: 9532a 1064284i bk13: 9532a 1068867i bk14: 9716a 1064815i bk15: 9716a 1066231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=928262 n_act=7140 n_pre=7124 n_req=55008 n_rd=148584 n_write=71448 bw_util=0.3785
n_activity=748966 dram_eff=0.5876
bk0: 9824a 1064397i bk1: 9824a 1068495i bk2: 9728a 1066600i bk3: 9728a 1068586i bk4: 9320a 1072102i bk5: 9320a 1074879i bk6: 8768a 1076124i bk7: 8768a 1079312i bk8: 8724a 1074096i bk9: 8724a 1076657i bk10: 8676a 1075207i bk11: 8676a 1079285i bk12: 9376a 1067363i bk13: 9376a 1069425i bk14: 9876a 1060848i bk15: 9876a 1063166i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47358
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe673c477b0 :  mf: uid=8355814, sid15:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3514043), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=927740 n_act=7297 n_pre=7281 n_req=55060 n_rd=148688 n_write=71552 bw_util=0.3789
n_activity=748431 dram_eff=0.5885
bk0: 9820a 1064480i bk1: 9820a 1066885i bk2: 9732a 1064781i bk3: 9732a 1067303i bk4: 9320a 1072497i bk5: 9320a 1074672i bk6: 8764a 1076692i bk7: 8764a 1078114i bk8: 8620a 1075618i bk9: 8620a 1076387i bk10: 8836a 1073638i bk11: 8836a 1076022i bk12: 9376a 1066803i bk13: 9376a 1069522i bk14: 9876a 1061132i bk15: 9876a 1062122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44523
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=928208 n_act=7167 n_pre=7151 n_req=55008 n_rd=148584 n_write=71448 bw_util=0.3785
n_activity=750783 dram_eff=0.5861
bk0: 9820a 1064758i bk1: 9820a 1067798i bk2: 9732a 1066081i bk3: 9732a 1069558i bk4: 9264a 1074475i bk5: 9264a 1074931i bk6: 8768a 1076590i bk7: 8768a 1077886i bk8: 8620a 1077478i bk9: 8620a 1078275i bk10: 8836a 1073517i bk11: 8836a 1076320i bk12: 9376a 1066624i bk13: 9376a 1070088i bk14: 9876a 1058855i bk15: 9876a 1063175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48286
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=928144 n_act=7203 n_pre=7187 n_req=55006 n_rd=148576 n_write=71448 bw_util=0.3785
n_activity=749892 dram_eff=0.5868
bk0: 9980a 1063008i bk1: 9980a 1064915i bk2: 9732a 1063991i bk3: 9732a 1067246i bk4: 9264a 1074589i bk5: 9264a 1076299i bk6: 8764a 1076268i bk7: 8764a 1076781i bk8: 8620a 1077679i bk9: 8620a 1078325i bk10: 8836a 1073582i bk11: 8836a 1076643i bk12: 9376a 1066791i bk13: 9376a 1070136i bk14: 9716a 1062673i bk15: 9716a 1064155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44693
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1162558 n_nop=927784 n_act=7271 n_pre=7255 n_req=55062 n_rd=148696 n_write=71552 bw_util=0.3789
n_activity=753082 dram_eff=0.5849
bk0: 9980a 1062853i bk1: 9980a 1066136i bk2: 9728a 1066618i bk3: 9728a 1067863i bk4: 9276a 1074052i bk5: 9276a 1075002i bk6: 8764a 1077063i bk7: 8764a 1078530i bk8: 8620a 1077516i bk9: 8620a 1078708i bk10: 8732a 1076201i bk11: 8732a 1078416i bk12: 9532a 1064652i bk13: 9532a 1067959i bk14: 9716a 1063701i bk15: 9716a 1065275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18573, Miss_rate = 0.675, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18572, Miss_rate = 0.676, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18579, Miss_rate = 0.676, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18578, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18585, Miss_rate = 0.676, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18585, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18577, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18577, Miss_rate = 0.676, Pending_hits = 1397, Reservation_fails = 1
L2_cache_bank[8]: Access = 27516, Miss = 18588, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[9]: Access = 27523, Miss = 18588, Miss_rate = 0.675, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18578, Miss_rate = 0.675, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18579, Miss_rate = 0.676, Pending_hits = 1404, Reservation_fails = 1
L2_cache_bank[12]: Access = 27484, Miss = 18573, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18573, Miss_rate = 0.675, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18586, Miss_rate = 0.675, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18586, Miss_rate = 0.675, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18573, Miss_rate = 0.675, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[17]: Access = 27491, Miss = 18573, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18572, Miss_rate = 0.676, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18572, Miss_rate = 0.675, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18587, Miss_rate = 0.675, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18587, Miss_rate = 0.675, Pending_hits = 1373, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 408741
L2_total_cache_miss_rate = 0.6755
L2_total_cache_pending_hits = 17709
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 178429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59954
	minimum = 6
	maximum = 67
Network latency average = 8.47036
	minimum = 6
	maximum = 66
Slowest packet = 1185058
Flit latency average = 6.95851
	minimum = 6
	maximum = 62
Slowest flit = 3266431
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238274
	minimum = 0.0188554 (at node 0)
	maximum = 0.028283 (at node 15)
Accepted packet rate average = 0.0238274
	minimum = 0.0188554 (at node 0)
	maximum = 0.028283 (at node 15)
Injected flit rate average = 0.065672
	minimum = 0.0434493 (at node 0)
	maximum = 0.0870523 (at node 42)
Accepted flit rate average= 0.065672
	minimum = 0.0604601 (at node 0)
	maximum = 0.0906902 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.54534 (13 samples)
	minimum = 6 (13 samples)
	maximum = 158.154 (13 samples)
Network latency average = 9.10905 (13 samples)
	minimum = 6 (13 samples)
	maximum = 153.692 (13 samples)
Flit latency average = 7.86342 (13 samples)
	minimum = 6 (13 samples)
	maximum = 149.692 (13 samples)
Fragmentation average = 0.0718192 (13 samples)
	minimum = 0 (13 samples)
	maximum = 96.3846 (13 samples)
Injected packet rate average = 0.0217979 (13 samples)
	minimum = 0.0172499 (13 samples)
	maximum = 0.0258723 (13 samples)
Accepted packet rate average = 0.0217979 (13 samples)
	minimum = 0.0172499 (13 samples)
	maximum = 0.0258723 (13 samples)
Injected flit rate average = 0.0600792 (13 samples)
	minimum = 0.0397433 (13 samples)
	maximum = 0.0796752 (13 samples)
Accepted flit rate average = 0.0600792 (13 samples)
	minimum = 0.0553203 (13 samples)
	maximum = 0.0829685 (13 samples)
Injected packet size average = 2.7562 (13 samples)
Accepted packet size average = 2.7562 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 4 sec (2164 sec)
gpgpu_simulation_rate = 173306 (inst/sec)
gpgpu_simulation_rate = 1623 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39531
gpu_sim_insn = 28848876
gpu_ipc =     729.7786
gpu_tot_sim_cycle = 3775730
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =     106.9685
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 9022
partiton_reqs_in_parallel = 869682
partiton_reqs_in_parallel_total    = 13690276
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8562
partiton_reqs_in_parallel_util = 869682
partiton_reqs_in_parallel_util_total    = 13690276
gpu_sim_cycle_parition_util = 39531
gpu_tot_sim_cycle_parition_util    = 625129
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9059
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.5033 GB/Sec
L2_BW_total  =      16.3564 GB/Sec
gpu_total_sim_rate=174766

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8105868
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67578, 64967, 65054, 67425, 67588, 64942, 65064, 67407, 19332, 18542, 18622, 12046, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 172453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 458
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:419543	W0_Idle:1379957	W0_Scoreboard:21325931	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 623 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 3775729 
mrq_lat_table:295393 	44433 	30586 	68438 	83600 	63513 	34332 	17811 	9982 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	389678 	245581 	1135 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	528400 	21712 	247 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	367381 	70937 	1084 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	950 	180 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.651163  7.475379  7.536539  7.507663  7.049524  7.299803  7.509978  7.509978  7.888637  7.645374  7.142857  6.941650  8.277292  8.170259  7.205829  7.339518 
dram[1]:  7.590384  7.678988  6.848214  6.998175  6.609075  6.473504  8.528967  7.712984  7.888637  7.747768  7.008113  6.841584  7.933054  7.900000  7.394392  7.037366 
dram[2]:  7.829126  7.694656  7.488281  7.668000  6.609075  6.848101  7.929742  7.748284  8.227489  7.647577  7.212944  6.923848  8.279476  8.207792  6.744792  6.698276 
dram[3]:  7.650854  7.665399  7.152985  7.233962  6.563258  6.407784  8.196126  7.641084  7.324894  7.173554  7.122153  7.122153  7.802469  7.584000  7.385931  7.089416 
dram[4]:  8.178499  7.859649  7.792683  7.856557  6.509632  6.486911  7.835215  7.835215  7.890909  7.580786  7.661470  7.593819  8.100428  7.897917  7.133945  6.809107 
dram[5]:  7.461247  7.363806  7.178309  7.231482  6.645796  6.440208  8.242280  8.281623  6.859684  6.726744  7.305732  6.951515  8.100428  7.897917  7.107861  6.930481 
dram[6]:  8.038696  7.846919  7.778884  7.872984  6.775137  6.825046  7.732739  7.767338  7.679204  7.512987  7.305732  7.529541  7.414000  7.443775  7.044326  6.850000 
dram[7]:  7.603083  7.459357  7.454198  7.127737  7.168279  6.953096  8.244656  8.205674  6.618217  6.371269  7.300207  7.037924  8.201327  8.183223  6.897570  6.688552 
dram[8]:  7.939638  7.783038  7.569767  7.719368  6.847300  6.746789  8.169412  7.837472  7.522027  7.328326  7.300207  7.330561  7.534553  7.443775  7.184448  6.921603 
dram[9]:  7.534579  7.796905  7.314607  7.287313  7.252465  7.339321  7.870749  7.942792  7.000000  6.804781  7.330561  7.210634  7.853814  8.274553  6.809107  6.634812 
dram[10]:  7.796905  7.678095  7.395833  7.480843  6.982922  6.654611  8.486552  7.979311  7.146443  6.971428  7.010101  6.871287  7.262452  7.492095  7.186691  6.992806 
average row locality = 651925/88346 = 7.379225
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2646      2645      2631      2631      2518      2518      2309      2309      2351      2351      2344      2344      2559      2559      2647      2647 
dram[1]:      2645      2645      2589      2589      2562      2562      2308      2308      2351      2351      2349      2349      2560      2560      2647      2646 
dram[2]:      2688      2688      2588      2588      2562      2562      2308      2308      2352      2352      2349      2349      2560      2560      2611      2611 
dram[3]:      2688      2688      2588      2588      2562      2562      2307      2307      2352      2352      2341      2341      2560      2560      2611      2611 
dram[4]:      2688      2688      2588      2588      2527      2527      2351      2351      2352      2352      2341      2341      2559      2559      2614      2614 
dram[5]:      2645      2645      2624      2624      2525      2526      2350      2350      2351      2351      2342      2342      2559      2559      2614      2614 
dram[6]:      2645      2645      2624      2624      2516      2516      2352      2352      2351      2351      2342      2342      2517      2517      2657      2657 
dram[7]:      2644      2644      2625      2625      2516      2516      2351      2351      2323      2323      2385      2385      2517      2517      2657      2657 
dram[8]:      2644      2644      2625      2625      2501      2501      2352      2352      2323      2323      2385      2385      2517      2517      2657      2657 
dram[9]:      2687      2687      2625      2625      2501      2501      2351      2351      2324      2324      2385      2385      2517      2517      2614      2614 
dram[10]:      2687      2687      2624      2624      2504      2504      2351      2351      2324      2324      2357      2357      2559      2559      2614      2614 
total reads: 440245
bank skew: 2688/2307 = 1.17
chip skew: 40040/40008 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:        617       563       656       557       658       519       585       534       635       553       850       645       778       622       629       578
dram[1]:        615       562       653       553       657       519       581       534       636       552       843       646       778       622       629       578
dram[2]:        620       567       651       553       657       519       586       536       635       553       841       646       768       621       624       574
dram[3]:        620       567       656       556       656       518       584       537       637       553       849       653       771       621       622       575
dram[4]:        619       567       654       555       653       519       585       536       637       552       847       654       769       621       623       574
dram[5]:        617       563       655       554       652       520       584       534       637       553       850       655       770       620       621       573
dram[6]:        616       565       654       553       651       516       583       533       637       553       848       654       765       623       626       576
dram[7]:        615       563       654       552       650       518       588       535       631       546       845       648       765       624       627       576
dram[8]:        614       564       666       557       655       517       588       535       629       546       846       650       764       622       627       577
dram[9]:        618       568       665       556       653       518       586       536       630       546       844       647       763       623       621       571
dram[10]:        620       568       661       558       653       516       586       535       629       546       867       652       764       619       623       573
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=983186 n_act=7905 n_pre=7889 n_req=59245 n_rd=160036 n_write=76944 bw_util=0.3835
n_activity=809062 dram_eff=0.5858
bk0: 10584a 1130783i bk1: 10580a 1133918i bk2: 10524a 1129844i bk3: 10524a 1134308i bk4: 10072a 1139381i bk5: 10072a 1140807i bk6: 9236a 1145199i bk7: 9236a 1147506i bk8: 9404a 1144537i bk9: 9404a 1144189i bk10: 9376a 1141709i bk11: 9376a 1147153i bk12: 10236a 1133980i bk13: 10236a 1136983i bk14: 10588a 1126532i bk15: 10588a 1130122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe673c9cec0 :  mf: uid=8998459, sid25:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3775728), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=982794 n_act=8077 n_pre=8061 n_req=59257 n_rd=160084 n_write=76944 bw_util=0.3836
n_activity=811784 dram_eff=0.584
bk0: 10580a 1129956i bk1: 10580a 1133983i bk2: 10356a 1133083i bk3: 10356a 1135351i bk4: 10248a 1136175i bk5: 10248a 1138436i bk6: 9232a 1146640i bk7: 9232a 1148705i bk8: 9404a 1145239i bk9: 9404a 1144914i bk10: 9396a 1142773i bk11: 9396a 1144979i bk12: 10240a 1131364i bk13: 10240a 1135383i bk14: 10588a 1125965i bk15: 10584a 1127737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47325
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=982890 n_act=7971 n_pre=7955 n_req=59286 n_rd=160144 n_write=77000 bw_util=0.3837
n_activity=810761 dram_eff=0.585
bk0: 10752a 1127795i bk1: 10752a 1131635i bk2: 10352a 1132303i bk3: 10352a 1137671i bk4: 10248a 1136476i bk5: 10248a 1137418i bk6: 9232a 1146328i bk7: 9232a 1148406i bk8: 9408a 1144669i bk9: 9408a 1145028i bk10: 9396a 1145245i bk11: 9396a 1146851i bk12: 10240a 1134536i bk13: 10240a 1136431i bk14: 10444a 1128124i bk15: 10444a 1129519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45543
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fe672dd66d0 :  mf: uid=8998457, sid25:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3775729), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=982706 n_act=8127 n_pre=8111 n_req=59254 n_rd=160072 n_write=76944 bw_util=0.3835
n_activity=810129 dram_eff=0.5851
bk0: 10752a 1128639i bk1: 10752a 1132093i bk2: 10352a 1133357i bk3: 10352a 1135157i bk4: 10248a 1136535i bk5: 10248a 1137221i bk6: 9228a 1144936i bk7: 9228a 1146781i bk8: 9408a 1143430i bk9: 9408a 1142515i bk10: 9364a 1142643i bk11: 9364a 1146114i bk12: 10240a 1131092i bk13: 10240a 1133125i bk14: 10444a 1129580i bk15: 10444a 1130427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=983056 n_act=7880 n_pre=7864 n_req=59290 n_rd=160160 n_write=77000 bw_util=0.3838
n_activity=809693 dram_eff=0.5858
bk0: 10752a 1129147i bk1: 10752a 1133105i bk2: 10352a 1133958i bk3: 10352a 1137311i bk4: 10108a 1137361i bk5: 10108a 1139615i bk6: 9404a 1142945i bk7: 9404a 1144438i bk8: 9408a 1141633i bk9: 9408a 1144153i bk10: 9364a 1144116i bk11: 9364a 1148977i bk12: 10236a 1133386i bk13: 10236a 1135438i bk14: 10456a 1130236i bk15: 10456a 1131227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7fe668295570 :  mf: uid=8998460, sid25:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3775729), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=982612 n_act=8169 n_pre=8153 n_req=59257 n_rd=160082 n_write=76944 bw_util=0.3835
n_activity=810840 dram_eff=0.5846
bk0: 10580a 1131645i bk1: 10580a 1133528i bk2: 10496a 1131801i bk3: 10496a 1132354i bk4: 10100a 1138134i bk5: 10102a 1139281i bk6: 9400a 1143229i bk7: 9400a 1145692i bk8: 9404a 1142996i bk9: 9404a 1141913i bk10: 9368a 1144465i bk11: 9368a 1145480i bk12: 10236a 1130913i bk13: 10236a 1135809i bk14: 10456a 1131129i bk15: 10456a 1132555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44604
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=983076 n_act=7962 n_pre=7946 n_req=59244 n_rd=160032 n_write=76944 bw_util=0.3835
n_activity=807892 dram_eff=0.5867
bk0: 10580a 1130445i bk1: 10580a 1134330i bk2: 10496a 1132488i bk3: 10496a 1134422i bk4: 10064a 1137942i bk5: 10064a 1141313i bk6: 9408a 1143303i bk7: 9408a 1146759i bk8: 9404a 1141421i bk9: 9404a 1143676i bk10: 9368a 1142313i bk11: 9368a 1146440i bk12: 10068a 1134032i bk13: 10068a 1136441i bk14: 10628a 1126751i bk15: 10628a 1129070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45762
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fe67903bd70 :  mf: uid=8998458, sid25:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3775725), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=982526 n_act=8125 n_pre=8109 n_req=59300 n_rd=160144 n_write=77056 bw_util=0.3838
n_activity=807452 dram_eff=0.5875
bk0: 10576a 1130360i bk1: 10576a 1132952i bk2: 10500a 1130497i bk3: 10500a 1133555i bk4: 10064a 1138576i bk5: 10064a 1140946i bk6: 9404a 1143882i bk7: 9404a 1145642i bk8: 9292a 1142678i bk9: 9292a 1143776i bk10: 9540a 1140649i bk11: 9540a 1143093i bk12: 10068a 1133550i bk13: 10068a 1137013i bk14: 10628a 1126926i bk15: 10628a 1127870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42839
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=983046 n_act=7977 n_pre=7961 n_req=59244 n_rd=160032 n_write=76944 bw_util=0.3835
n_activity=810071 dram_eff=0.5851
bk0: 10576a 1130669i bk1: 10576a 1134375i bk2: 10500a 1131838i bk3: 10500a 1135784i bk4: 10004a 1140870i bk5: 10004a 1141391i bk6: 9408a 1143802i bk7: 9408a 1145027i bk8: 9292a 1144560i bk9: 9292a 1145724i bk10: 9540a 1140829i bk11: 9540a 1143389i bk12: 10068a 1133432i bk13: 10068a 1136955i bk14: 10628a 1124949i bk15: 10628a 1129502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46795
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=982910 n_act=8045 n_pre=8029 n_req=59244 n_rd=160032 n_write=76944 bw_util=0.3835
n_activity=809034 dram_eff=0.5858
bk0: 10748a 1128720i bk1: 10748a 1130994i bk2: 10500a 1129551i bk3: 10500a 1133204i bk4: 10004a 1140618i bk5: 10004a 1142783i bk6: 9404a 1143236i bk7: 9404a 1144004i bk8: 9296a 1144782i bk9: 9296a 1145397i bk10: 9540a 1140568i bk11: 9540a 1143999i bk12: 10068a 1133342i bk13: 10068a 1137127i bk14: 10456a 1128813i bk15: 10456a 1130325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1235960 n_nop=982542 n_act=8109 n_pre=8093 n_req=59304 n_rd=160160 n_write=77056 bw_util=0.3839
n_activity=812337 dram_eff=0.584
bk0: 10748a 1128758i bk1: 10748a 1132175i bk2: 10496a 1132317i bk3: 10496a 1133951i bk4: 10016a 1140164i bk5: 10016a 1141428i bk6: 9404a 1143909i bk7: 9404a 1146223i bk8: 9296a 1144840i bk9: 9296a 1145789i bk10: 9428a 1143350i bk11: 9428a 1145764i bk12: 10236a 1131225i bk13: 10236a 1134785i bk14: 10456a 1129876i bk15: 10456a 1131137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 20005, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 20004, Miss_rate = 0.676, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 20011, Miss_rate = 0.676, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 20010, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 20018, Miss_rate = 0.676, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 20018, Miss_rate = 0.676, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 20009, Miss_rate = 0.677, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 20009, Miss_rate = 0.677, Pending_hits = 1402, Reservation_fails = 1
L2_cache_bank[8]: Access = 29631, Miss = 20020, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[9]: Access = 29638, Miss = 20020, Miss_rate = 0.675, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 20010, Miss_rate = 0.675, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 20011, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 1
L2_cache_bank[12]: Access = 29596, Miss = 20004, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 20004, Miss_rate = 0.676, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 20018, Miss_rate = 0.675, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 20018, Miss_rate = 0.675, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 20004, Miss_rate = 0.675, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[17]: Access = 29603, Miss = 20004, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 20004, Miss_rate = 0.676, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 20004, Miss_rate = 0.675, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 20020, Miss_rate = 0.675, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 20020, Miss_rate = 0.675, Pending_hits = 1380, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 440245
L2_total_cache_miss_rate = 0.6757
L2_total_cache_pending_hits = 17827
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17518
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 228547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50957
	minimum = 6
	maximum = 50
Network latency average = 8.39048
	minimum = 6
	maximum = 43
Slowest packet = 1210835
Flit latency average = 6.83629
	minimum = 6
	maximum = 39
Slowest flit = 3343801
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235285
	minimum = 0.0186188 (at node 1)
	maximum = 0.0279282 (at node 23)
Accepted packet rate average = 0.0235285
	minimum = 0.0186188 (at node 1)
	maximum = 0.0279282 (at node 23)
Injected flit rate average = 0.064848
	minimum = 0.0429041 (at node 1)
	maximum = 0.08596 (at node 42)
Accepted flit rate average= 0.064848
	minimum = 0.0597015 (at node 1)
	maximum = 0.0895522 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.47135 (14 samples)
	minimum = 6 (14 samples)
	maximum = 150.429 (14 samples)
Network latency average = 9.05773 (14 samples)
	minimum = 6 (14 samples)
	maximum = 145.786 (14 samples)
Flit latency average = 7.79005 (14 samples)
	minimum = 6 (14 samples)
	maximum = 141.786 (14 samples)
Fragmentation average = 0.0666893 (14 samples)
	minimum = 0 (14 samples)
	maximum = 89.5 (14 samples)
Injected packet rate average = 0.0219215 (14 samples)
	minimum = 0.0173476 (14 samples)
	maximum = 0.0260192 (14 samples)
Accepted packet rate average = 0.0219215 (14 samples)
	minimum = 0.0173476 (14 samples)
	maximum = 0.0260192 (14 samples)
Injected flit rate average = 0.0604199 (14 samples)
	minimum = 0.0399691 (14 samples)
	maximum = 0.0801242 (14 samples)
Accepted flit rate average = 0.0604199 (14 samples)
	minimum = 0.0556332 (14 samples)
	maximum = 0.0834387 (14 samples)
Injected packet size average = 2.75619 (14 samples)
Accepted packet size average = 2.75619 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 31 sec (2311 sec)
gpgpu_simulation_rate = 174766 (inst/sec)
gpgpu_simulation_rate = 1633 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 39127
gpu_sim_insn = 28848876
gpu_ipc =     737.3138
gpu_tot_sim_cycle = 4037007
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =     107.1916
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 9443
partiton_reqs_in_parallel = 860794
partiton_reqs_in_parallel_total    = 14559958
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8198
partiton_reqs_in_parallel_util = 860794
partiton_reqs_in_parallel_util_total    = 14559958
gpu_sim_cycle_parition_util = 39127
gpu_tot_sim_cycle_parition_util    = 664660
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9111
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     112.6546 GB/Sec
L2_BW_total  =      16.3897 GB/Sec
gpu_total_sim_rate=176050

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72405, 69611, 69701, 72239, 72415, 69586, 69711, 72215, 19332, 18542, 18622, 12046, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 172479
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 484
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:449858	W0_Idle:1395373	W0_Scoreboard:22449924	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 596 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 4037006 
mrq_lat_table:316988 	48528 	33078 	72931 	88969 	68103 	37234 	18832 	10049 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	422682 	259057 	1159 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	572901 	23705 	255 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	393701 	75911 	1174 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1026 	182 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.011364  7.831481  7.848315  7.819030  7.371269  7.627413  7.872294  7.872294  8.241685  7.993548  7.458586  7.253438  8.678723  8.569327  7.511505  7.646847 
dram[1]:  7.949248  8.039924  7.144599  7.297153  6.922945  6.783557  8.868293  8.044248  8.241685  8.062906  7.322773  7.152805  8.292683  8.259109  7.674503  7.315517 
dram[2]:  8.197344  8.059702  7.794677  7.945736  6.922945  7.168440  8.301370  8.116072  8.586605  7.995699  7.531568  7.236791  8.680851  8.607594  7.038851  7.015152 
dram[3]:  8.014842  8.029739  7.454545  7.536765  6.875850  6.715947  8.532864  7.971491  7.603272  7.450902  7.440404  7.440404  8.160000  7.937743  7.688192  7.388298 
dram[4]:  8.554456  8.228572  8.102767  8.134921  6.819588  6.796233  8.209251  8.209251  8.207505  7.893843  7.989154  7.920430  8.497916  8.290650  7.459750  7.103918 
dram[5]:  7.817006  7.717153  7.482079  7.536101  6.959649  6.748299  8.625000  8.665116  7.134357  7.000000  7.627329  7.266272  8.462656  8.257085  7.406750  7.227036 
dram[6]:  8.407555  8.211651  8.122568  8.186275  7.093190  7.144404  8.104348  8.139738  7.993548  7.825263  7.627329  7.855011  7.760700  7.791016  7.371972  7.149329 
dram[7]:  7.962335  7.815157  7.762082  7.430605  7.496212  7.275735  8.627315  8.587558  6.887006  6.637023  7.626263  7.358675  8.560086  8.541756  7.197635  6.985246 
dram[8]:  8.306483  8.146436  7.909091  8.030769  7.166059  7.062950  8.511415  8.175439  7.830835  7.634655  7.626263  7.657201  7.883399  7.791016  7.514991  7.222034 
dram[9]:  7.895795  8.164461  7.620438  7.592727  7.581081  7.669922  8.245575  8.319197  7.270378  7.073501  7.657201  7.534930  8.207819  8.634199  7.079796  6.926910 
dram[10]:  8.164461  8.042830  7.702952  7.789179  7.304833  6.968085  8.831754  8.319197  7.448065  7.270378  7.327416  7.185687  7.610075  7.844231  7.486535  7.290210 
average row locality = 698549/90620 = 7.708552
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2835      2834      2815      2815      2691      2691      2482      2482      2517      2517      2506      2506      2751      2751      2839      2839 
dram[1]:      2834      2834      2770      2770      2738      2738      2481      2481      2517      2517      2512      2512      2752      2752      2839      2838 
dram[2]:      2880      2880      2769      2769      2738      2738      2481      2481      2518      2518      2512      2512      2752      2752      2800      2800 
dram[3]:      2880      2880      2769      2769      2738      2738      2480      2480      2518      2518      2504      2504      2752      2752      2800      2800 
dram[4]:      2880      2880      2769      2769      2701      2701      2527      2527      2518      2518      2504      2504      2751      2751      2803      2803 
dram[5]:      2834      2834      2807      2807      2699      2700      2526      2526      2517      2517      2505      2505      2751      2751      2803      2803 
dram[6]:      2834      2834      2807      2807      2690      2690      2528      2528      2517      2517      2505      2505      2706      2706      2849      2849 
dram[7]:      2833      2833      2808      2808      2690      2690      2527      2527      2487      2487      2551      2551      2706      2706      2849      2849 
dram[8]:      2833      2833      2808      2808      2674      2674      2528      2528      2487      2487      2551      2551      2706      2706      2849      2849 
dram[9]:      2879      2879      2808      2808      2674      2674      2527      2527      2487      2487      2551      2551      2706      2706      2803      2803 
dram[10]:      2879      2879      2807      2807      2677      2677      2527      2527      2487      2487      2521      2521      2751      2751      2803      2803 
total reads: 471749
bank skew: 2880/2480 = 1.16
chip skew: 42906/42870 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:        591       540       628       535       630       500       560       512       608       531       809       617       739       594       601       554
dram[1]:        588       539       626       531       630       500       556       512       608       529       802       617       738       593       601       554
dram[2]:        594       544       624       532       630       501       561       514       608       530       800       617       729       592       597       550
dram[3]:        593       544       628       534       629       500       559       515       609       531       807       623       732       592       594       551
dram[4]:        593       544       626       534       625       500       560       514       609       530       805       624       730       592       595       549
dram[5]:        590       540       627       533       626       501       559       513       609       531       808       626       731       591       594       549
dram[6]:        589       542       626       532       624       498       558       512       609       531       807       625       727       594       599       552
dram[7]:        589       539       627       531       623       499       563       513       603       524       803       620       726       595       599       552
dram[8]:        588       541       637       536       627       498       563       513       602       524       804       622       726       593       599       553
dram[9]:        592       545       637       534       626       499       561       514       603       524       803       619       724       594       594       547
dram[10]:        593       544       633       536       626       497       561       513       602       524       824       623       726       591       595       549
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1038498 n_act=8103 n_pre=8087 n_req=63481 n_rd=171484 n_write=82440 bw_util=0.3881
n_activity=864653 dram_eff=0.5873
bk0: 11340a 1196677i bk1: 11336a 1200396i bk2: 11260a 1196497i bk3: 11260a 1200771i bk4: 10764a 1206352i bk5: 10764a 1207609i bk6: 9928a 1211729i bk7: 9928a 1214948i bk8: 10068a 1211322i bk9: 10068a 1211334i bk10: 10024a 1208694i bk11: 10024a 1214190i bk12: 11004a 1199904i bk13: 11004a 1203073i bk14: 11356a 1192311i bk15: 11356a 1196091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43099
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1038070 n_act=8289 n_pre=8273 n_req=63495 n_rd=171540 n_write=82440 bw_util=0.3882
n_activity=867816 dram_eff=0.5853
bk0: 11336a 1196031i bk1: 11336a 1200259i bk2: 11080a 1199340i bk3: 11080a 1202122i bk4: 10952a 1202840i bk5: 10952a 1205336i bk6: 9924a 1213676i bk7: 9924a 1215778i bk8: 10068a 1212358i bk9: 10068a 1212117i bk10: 10048a 1210062i bk11: 10048a 1212474i bk12: 11008a 1197225i bk13: 11008a 1201591i bk14: 11356a 1191624i bk15: 11352a 1193668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fe668a7a9e0 :  mf: uid=9641102, sid05:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (4037006), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1038194 n_act=8169 n_pre=8153 n_req=63524 n_rd=171600 n_write=82496 bw_util=0.3883
n_activity=866556 dram_eff=0.5865
bk0: 11520a 1193576i bk1: 11520a 1197719i bk2: 11076a 1198482i bk3: 11076a 1204186i bk4: 10952a 1203220i bk5: 10952a 1204134i bk6: 9924a 1213184i bk7: 9924a 1215749i bk8: 10072a 1211511i bk9: 10072a 1211972i bk10: 10048a 1212189i bk11: 10048a 1214519i bk12: 11008a 1200137i bk13: 11008a 1202718i bk14: 11200a 1194029i bk15: 11200a 1194986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1037978 n_act=8341 n_pre=8325 n_req=63492 n_rd=171528 n_write=82440 bw_util=0.3881
n_activity=866409 dram_eff=0.5863
bk0: 11520a 1194565i bk1: 11520a 1198471i bk2: 11076a 1199764i bk3: 11076a 1201855i bk4: 10952a 1203379i bk5: 10952a 1204213i bk6: 9920a 1212105i bk7: 9920a 1214111i bk8: 10072a 1209974i bk9: 10072a 1209485i bk10: 10016a 1209940i bk11: 10016a 1213462i bk12: 11008a 1196950i bk13: 11008a 1199008i bk14: 11200a 1195506i bk15: 11200a 1196254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe668ba2500 :  mf: uid=9641103, sid05:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (4037002), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1038336 n_act=8082 n_pre=8066 n_req=63532 n_rd=171624 n_write=82504 bw_util=0.3884
n_activity=865855 dram_eff=0.587
bk0: 11520a 1195094i bk1: 11520a 1199496i bk2: 11076a 1200014i bk3: 11076a 1203997i bk4: 10804a 1204308i bk5: 10804a 1206826i bk6: 10108a 1209507i bk7: 10108a 1211745i bk8: 10072a 1208558i bk9: 10072a 1211318i bk10: 10016a 1211283i bk11: 10016a 1216511i bk12: 11004a 1199193i bk13: 11004a 1201531i bk14: 11212a 1195905i bk15: 11212a 1197323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42908
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1037890 n_act=8379 n_pre=8363 n_req=63495 n_rd=171540 n_write=82440 bw_util=0.3882
n_activity=866472 dram_eff=0.5862
bk0: 11336a 1197402i bk1: 11336a 1200134i bk2: 11228a 1198337i bk3: 11228a 1198829i bk4: 10796a 1205194i bk5: 10800a 1206667i bk6: 10104a 1210347i bk7: 10104a 1212899i bk8: 10068a 1209880i bk9: 10068a 1208565i bk10: 10020a 1211453i bk11: 10020a 1212825i bk12: 11004a 1196785i bk13: 11004a 1201787i bk14: 11212a 1196803i bk15: 11212a 1198809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1038372 n_act=8164 n_pre=8148 n_req=63482 n_rd=171488 n_write=82440 bw_util=0.3881
n_activity=864044 dram_eff=0.5878
bk0: 11336a 1196270i bk1: 11336a 1200650i bk2: 11228a 1198724i bk3: 11228a 1200728i bk4: 10760a 1205000i bk5: 10760a 1208523i bk6: 10112a 1210277i bk7: 10112a 1213777i bk8: 10068a 1208472i bk9: 10068a 1210742i bk10: 10020a 1209269i bk11: 10020a 1214147i bk12: 10824a 1199705i bk13: 10824a 1203124i bk14: 11396a 1192325i bk15: 11396a 1194783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42792
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1037790 n_act=8335 n_pre=8319 n_req=63542 n_rd=171608 n_write=82560 bw_util=0.3885
n_activity=863445 dram_eff=0.5887
bk0: 11332a 1196173i bk1: 11332a 1199461i bk2: 11232a 1197035i bk3: 11232a 1200209i bk4: 10760a 1205636i bk5: 10760a 1208345i bk6: 10108a 1210429i bk7: 10108a 1212547i bk8: 9948a 1209432i bk9: 9948a 1210906i bk10: 10204a 1207420i bk11: 10204a 1209660i bk12: 10824a 1199623i bk13: 10824a 1203157i bk14: 11396a 1192991i bk15: 11396a 1194078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40057
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1038334 n_act=8183 n_pre=8167 n_req=63482 n_rd=171488 n_write=82440 bw_util=0.3881
n_activity=865965 dram_eff=0.5865
bk0: 11332a 1197028i bk1: 11332a 1200879i bk2: 11232a 1198292i bk3: 11232a 1202629i bk4: 10696a 1208076i bk5: 10696a 1208501i bk6: 10112a 1210340i bk7: 10112a 1211894i bk8: 9948a 1211253i bk9: 9948a 1212663i bk10: 10204a 1207363i bk11: 10204a 1210464i bk12: 10824a 1199019i bk13: 10824a 1203437i bk14: 11396a 1190553i bk15: 11396a 1195147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43942
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe668bca590 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4037006), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1038195 n_act=8257 n_pre=8241 n_req=63480 n_rd=171479 n_write=82440 bw_util=0.3881
n_activity=864667 dram_eff=0.5873
bk0: 11516a 1194491i bk1: 11516a 1197217i bk2: 11232a 1195920i bk3: 11231a 1199805i bk4: 10696a 1207562i bk5: 10696a 1209881i bk6: 10108a 1209616i bk7: 10108a 1211075i bk8: 9948a 1211561i bk9: 9948a 1212184i bk10: 10204a 1207439i bk11: 10204a 1210751i bk12: 10824a 1199698i bk13: 10824a 1203240i bk14: 11212a 1194699i bk15: 11212a 1196563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40638
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1308612 n_nop=1037814 n_act=8319 n_pre=8303 n_req=63544 n_rd=171616 n_write=82560 bw_util=0.3885
n_activity=868410 dram_eff=0.5854
bk0: 11516a 1194890i bk1: 11516a 1198348i bk2: 11228a 1198756i bk3: 11228a 1200652i bk4: 10708a 1207180i bk5: 10708a 1208422i bk6: 10108a 1210545i bk7: 10108a 1213150i bk8: 9948a 1211936i bk9: 9948a 1212713i bk10: 10084a 1210517i bk11: 10084a 1213047i bk12: 11004a 1197151i bk13: 11004a 1200859i bk14: 11212a 1195542i bk15: 11212a 1197133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21436, Miss_rate = 0.675, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21435, Miss_rate = 0.676, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21443, Miss_rate = 0.676, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21442, Miss_rate = 0.676, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21450, Miss_rate = 0.676, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21450, Miss_rate = 0.676, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21441, Miss_rate = 0.677, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21441, Miss_rate = 0.677, Pending_hits = 1404, Reservation_fails = 1
L2_cache_bank[8]: Access = 31745, Miss = 21453, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[9]: Access = 31753, Miss = 21453, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21442, Miss_rate = 0.676, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21443, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 1
L2_cache_bank[12]: Access = 31708, Miss = 21436, Miss_rate = 0.676, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21436, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21451, Miss_rate = 0.675, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21451, Miss_rate = 0.675, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21436, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[17]: Access = 31716, Miss = 21436, Miss_rate = 0.676, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21435, Miss_rate = 0.676, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21435, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21452, Miss_rate = 0.675, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21452, Miss_rate = 0.675, Pending_hits = 1383, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 471749
L2_total_cache_miss_rate = 0.6758
L2_total_cache_pending_hits = 17893
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 208245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 244931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55813
	minimum = 6
	maximum = 44
Network latency average = 8.43235
	minimum = 6
	maximum = 44
Slowest packet = 1305006
Flit latency average = 6.89771
	minimum = 6
	maximum = 40
Slowest flit = 3597118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237714
	minimum = 0.018811 (at node 0)
	maximum = 0.0282165 (at node 3)
Accepted packet rate average = 0.0237714
	minimum = 0.018811 (at node 0)
	maximum = 0.0282165 (at node 3)
Injected flit rate average = 0.0655176
	minimum = 0.0433471 (at node 0)
	maximum = 0.0868476 (at node 42)
Accepted flit rate average= 0.0655176
	minimum = 0.0603179 (at node 0)
	maximum = 0.0904769 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.41047 (15 samples)
	minimum = 6 (15 samples)
	maximum = 143.333 (15 samples)
Network latency average = 9.01603 (15 samples)
	minimum = 6 (15 samples)
	maximum = 139 (15 samples)
Flit latency average = 7.73056 (15 samples)
	minimum = 6 (15 samples)
	maximum = 135 (15 samples)
Fragmentation average = 0.0622433 (15 samples)
	minimum = 0 (15 samples)
	maximum = 83.5333 (15 samples)
Injected packet rate average = 0.0220448 (15 samples)
	minimum = 0.0174452 (15 samples)
	maximum = 0.0261657 (15 samples)
Accepted packet rate average = 0.0220448 (15 samples)
	minimum = 0.0174452 (15 samples)
	maximum = 0.0261657 (15 samples)
Injected flit rate average = 0.0607597 (15 samples)
	minimum = 0.0401943 (15 samples)
	maximum = 0.0805724 (15 samples)
Accepted flit rate average = 0.0607597 (15 samples)
	minimum = 0.0559455 (15 samples)
	maximum = 0.0839079 (15 samples)
Injected packet size average = 2.75619 (15 samples)
Accepted packet size average = 2.75619 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 58 sec (2458 sec)
gpgpu_simulation_rate = 176050 (inst/sec)
gpgpu_simulation_rate = 1642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39398
gpu_sim_insn = 28848876
gpu_ipc =     732.2421
gpu_tot_sim_cycle = 4298555
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =     107.3807
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 10046
partiton_reqs_in_parallel = 866756
partiton_reqs_in_parallel_total    = 15420752
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7891
partiton_reqs_in_parallel_util = 866756
partiton_reqs_in_parallel_util_total    = 15420752
gpu_sim_cycle_parition_util = 39398
gpu_tot_sim_cycle_parition_util    = 703787
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9158
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     111.8797 GB/Sec
L2_BW_total  =      16.4179 GB/Sec
gpu_total_sim_rate=177122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9264324
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77232, 74252, 74348, 77054, 77243, 74226, 74358, 77026, 19332, 18542, 18622, 12046, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 172506
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 511
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:479720	W0_Idle:1411420	W0_Scoreboard:23590502	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 573 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 4298554 
mrq_lat_table:335884 	50943 	35090 	78368 	96199 	73822 	40568 	20384 	10078 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	451094 	277126 	1182 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	617162 	25943 	260 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420099 	80831 	1240 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1102 	184 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  7.833333  7.645763  7.695876  7.643345  7.097315  7.293103  7.680555  7.620079  8.046653  7.763209  7.250000  7.144928  8.550296  8.384912  7.305331  7.376835 
dram[1]:  7.750859  7.831597  6.979300  7.046624  6.762500  6.638037  8.677130  7.802419  8.079430  7.918164  7.129964  7.003546  8.014788  7.955963  7.524127  7.153481 
dram[2]:  8.155752  7.944828  7.769504  7.853046  6.679012  6.891720  8.096234  7.865854  8.460554  7.795678  7.342008  7.129964  8.552268  8.386847  6.811350  6.749240 
dram[3]:  7.823430  7.810170  7.254967  7.303333  6.699690  6.518072  8.410870  7.738000  7.389199  7.254113  7.256457  7.310409  7.897996  7.620387  7.501689  7.116987 
dram[4]:  8.424131  8.070052  8.025641  7.996350  6.637500  6.637500  8.030364  7.965863  8.016162  7.734893  7.834661  7.742126  8.320538  8.042671  7.156199  6.847457 
dram[5]:  7.581512  7.518333  7.340460  7.364686  6.782748  6.574304  8.438298  8.474359  6.947461  6.827883  7.536398  7.152727  8.257143  8.042671  7.179321  6.998425 
dram[6]:  8.157324  7.955908  8.026978  8.085145  6.921568  6.921568  7.967872  7.904383  7.886680  7.763209  7.422641  7.653697  7.529307  7.556150  7.139937  6.838855 
dram[7]:  7.789292  7.709402  7.643836  7.246753  7.253425  7.060000  8.440426  8.404661  6.694683  6.387889  7.634470  7.355839  8.394059  8.377470  7.029412  6.697640 
dram[8]:  8.039216  7.816291  7.696552  7.831579  6.935644  6.867647  8.442554  8.032389  7.728713  7.491363  7.464815  7.492565  7.693285  7.665461  7.242424  6.943425 
dram[9]:  7.742857  8.012174  7.440000  7.390728  7.347902  7.347902  8.030364  8.030364  7.008976  6.789565  7.577068  7.464815  8.074286  8.394059  6.847457  6.672673 
dram[10]:  7.956822  7.821732  7.513468  7.616041  7.153061  6.783871  8.586580  8.129098  7.379962  7.137112  7.186594  7.058719  7.512998  7.727273  7.297208  7.053968 
average row locality = 745173/99126 = 7.517432
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3024      3023      3007      3007      2878      2878      2639      2639      2687      2687      2680      2680      2927      2927      3026      3026 
dram[1]:      3023      3023      2959      2959      2928      2928      2638      2638      2687      2687      2686      2686      2928      2928      3026      3025 
dram[2]:      3072      3072      2958      2958      2928      2928      2638      2638      2688      2688      2686      2686      2928      2928      2985      2985 
dram[3]:      3072      3072      2958      2958      2928      2928      2637      2637      2688      2688      2677      2677      2928      2928      2985      2985 
dram[4]:      3072      3072      2958      2958      2888      2888      2687      2687      2688      2688      2677      2677      2927      2927      2988      2988 
dram[5]:      3023      3023      2999      2999      2886      2887      2686      2686      2687      2687      2678      2678      2927      2927      2988      2988 
dram[6]:      3023      3023      2999      2999      2876      2876      2688      2688      2687      2687      2678      2678      2879      2879      3037      3037 
dram[7]:      3022      3022      3000      3000      2876      2876      2687      2687      2655      2655      2727      2727      2879      2879      3037      3037 
dram[8]:      3022      3022      3000      3000      2859      2859      2688      2688      2655      2655      2727      2727      2879      2879      3037      3037 
dram[9]:      3071      3071      3000      3000      2859      2859      2687      2687      2656      2656      2727      2727      2879      2879      2988      2988 
dram[10]:      3071      3071      2999      2999      2862      2862      2687      2687      2656      2656      2695      2695      2927      2927      2988      2988 
total reads: 503253
bank skew: 3072/2637 = 1.16
chip skew: 45770/45734 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:        568       520       602       515       603       481       539       494       584       511       771       592       709       572       578       534
dram[1]:        566       520       600       511       603       481       537       494       584       510       766       592       709       571       578       534
dram[2]:        571       524       598       512       602       482       540       496       583       511       763       592       700       571       574       530
dram[3]:        570       524       602       514       602       481       539       497       585       511       770       598       703       571       572       531
dram[4]:        570       524       600       513       599       482       540       496       585       511       769       599       701       571       573       529
dram[5]:        568       520       602       513       599       482       539       495       585       512       772       600       702       570       571       529
dram[6]:        567       522       600       512       597       479       538       494       585       511       770       599       698       572       576       532
dram[7]:        566       520       601       511       596       480       543       495       580       505       767       594       698       574       576       532
dram[8]:        565       521       611       515       601       479       542       495       578       505       768       596       697       571       576       533
dram[9]:        569       525       610       514       599       480       541       496       579       505       766       593       695       573       572       527
dram[10]:        570       524       607       516       599       478       541       495       579       505       786       597       697       569       573       529
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1093149 n_act=8879 n_pre=8863 n_req=67719 n_rd=182940 n_write=87936 bw_util=0.3921
n_activity=923621 dram_eff=0.5866
bk0: 12096a 1262715i bk1: 12092a 1266633i bk2: 12028a 1262072i bk3: 12028a 1266632i bk4: 11512a 1271714i bk5: 11512a 1273601i bk6: 10556a 1278746i bk7: 10556a 1282267i bk8: 10748a 1278246i bk9: 10748a 1278415i bk10: 10720a 1275546i bk11: 10720a 1281151i bk12: 11708a 1266314i bk13: 11708a 1270270i bk14: 12104a 1257976i bk15: 12104a 1261604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092709 n_act=9071 n_pre=9055 n_req=67733 n_rd=182996 n_write=87936 bw_util=0.3922
n_activity=926725 dram_eff=0.5847
bk0: 12092a 1262091i bk1: 12092a 1266131i bk2: 11836a 1265123i bk3: 11836a 1267840i bk4: 11712a 1268684i bk5: 11712a 1271359i bk6: 10552a 1280500i bk7: 10552a 1282837i bk8: 10748a 1279033i bk9: 10748a 1278900i bk10: 10744a 1276855i bk11: 10744a 1279381i bk12: 11712a 1263639i bk13: 11712a 1268724i bk14: 12104a 1257260i bk15: 12100a 1259889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092885 n_act=8917 n_pre=8901 n_req=67766 n_rd=183064 n_write=88000 bw_util=0.3923
n_activity=925587 dram_eff=0.5857
bk0: 12288a 1259537i bk1: 12288a 1264108i bk2: 11832a 1264517i bk3: 11832a 1270202i bk4: 11712a 1268919i bk5: 11712a 1269696i bk6: 10552a 1280326i bk7: 10552a 1283141i bk8: 10752a 1278717i bk9: 10752a 1278822i bk10: 10744a 1279039i bk11: 10744a 1281692i bk12: 11712a 1267019i bk13: 11712a 1269321i bk14: 11940a 1259720i bk15: 11940a 1260400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42448
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092561 n_act=9151 n_pre=9135 n_req=67730 n_rd=182984 n_write=87936 bw_util=0.3921
n_activity=925821 dram_eff=0.5853
bk0: 12288a 1260277i bk1: 12288a 1264405i bk2: 11832a 1265336i bk3: 11832a 1267541i bk4: 11712a 1269322i bk5: 11712a 1270129i bk6: 10548a 1279151i bk7: 10548a 1281258i bk8: 10752a 1276558i bk9: 10752a 1276295i bk10: 10708a 1277124i bk11: 10708a 1280352i bk12: 11712a 1263295i bk13: 11712a 1265586i bk14: 11940a 1261070i bk15: 11940a 1262119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44287
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe6736c3bd0 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4298554), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1093041 n_act=8832 n_pre=8816 n_req=67770 n_rd=183078 n_write=88000 bw_util=0.3924
n_activity=924918 dram_eff=0.5862
bk0: 12288a 1260817i bk1: 12288a 1265849i bk2: 11832a 1265994i bk3: 11832a 1270470i bk4: 11552a 1270181i bk5: 11550a 1272616i bk6: 10748a 1276575i bk7: 10748a 1278950i bk8: 10752a 1275628i bk9: 10752a 1278389i bk10: 10708a 1278656i bk11: 10708a 1283780i bk12: 11708a 1265676i bk13: 11708a 1268002i bk14: 11952a 1261780i bk15: 11952a 1262863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43808
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092529 n_act=9161 n_pre=9145 n_req=67733 n_rd=182996 n_write=87936 bw_util=0.3922
n_activity=925929 dram_eff=0.5852
bk0: 12092a 1263248i bk1: 12092a 1265678i bk2: 11996a 1263760i bk3: 11996a 1264412i bk4: 11544a 1271252i bk5: 11548a 1272879i bk6: 10744a 1276981i bk7: 10744a 1280127i bk8: 10748a 1276506i bk9: 10748a 1275448i bk10: 10712a 1278667i bk11: 10712a 1280322i bk12: 11708a 1263479i bk13: 11708a 1268841i bk14: 11952a 1262770i bk15: 11952a 1264938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42398
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1093043 n_act=8934 n_pre=8918 n_req=67718 n_rd=182936 n_write=87936 bw_util=0.3921
n_activity=923065 dram_eff=0.5869
bk0: 12092a 1262254i bk1: 12092a 1266644i bk2: 11996a 1264626i bk3: 11996a 1266975i bk4: 11504a 1270960i bk5: 11504a 1274683i bk6: 10752a 1277336i bk7: 10752a 1281192i bk8: 10748a 1275466i bk9: 10748a 1278074i bk10: 10712a 1276291i bk11: 10712a 1281259i bk12: 11516a 1266254i bk13: 11516a 1269737i bk14: 12148a 1257933i bk15: 12148a 1259919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42638
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092465 n_act=9095 n_pre=9079 n_req=67782 n_rd=183064 n_write=88064 bw_util=0.3924
n_activity=922350 dram_eff=0.5879
bk0: 12088a 1262351i bk1: 12088a 1265528i bk2: 12000a 1262449i bk3: 12000a 1265917i bk4: 11504a 1271577i bk5: 11504a 1274350i bk6: 10748a 1276839i bk7: 10748a 1279563i bk8: 10620a 1275996i bk9: 10620a 1277589i bk10: 10908a 1274500i bk11: 10908a 1277123i bk12: 11516a 1266441i bk13: 11516a 1270211i bk14: 12148a 1259022i bk15: 12148a 1259802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40495
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe6788cbc80 :  mf: uid=10283747, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4298553), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092993 n_act=8959 n_pre=8943 n_req=67718 n_rd=182936 n_write=87936 bw_util=0.3921
n_activity=925283 dram_eff=0.5855
bk0: 12088a 1263116i bk1: 12088a 1266758i bk2: 12000a 1264039i bk3: 12000a 1268355i bk4: 11436a 1273975i bk5: 11436a 1274567i bk6: 10752a 1276780i bk7: 10752a 1279169i bk8: 10620a 1278053i bk9: 10620a 1279610i bk10: 10908a 1274241i bk11: 10908a 1277189i bk12: 11516a 1265552i bk13: 11516a 1270629i bk14: 12148a 1256082i bk15: 12148a 1260620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44298
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092801 n_act=9055 n_pre=9039 n_req=67718 n_rd=182936 n_write=87936 bw_util=0.3921
n_activity=923530 dram_eff=0.5866
bk0: 12284a 1260125i bk1: 12284a 1263072i bk2: 12000a 1261497i bk3: 12000a 1265178i bk4: 11436a 1273289i bk5: 11436a 1275969i bk6: 10748a 1276566i bk7: 10748a 1278100i bk8: 10624a 1278281i bk9: 10624a 1278978i bk10: 10908a 1274453i bk11: 10908a 1277797i bk12: 11516a 1266480i bk13: 11516a 1270396i bk14: 11952a 1260753i bk15: 11952a 1262174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40945
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe67f2ca6c0 :  mf: uid=10283746, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4298550), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1381767 n_nop=1092493 n_act=9073 n_pre=9057 n_req=67786 n_rd=183080 n_write=88064 bw_util=0.3925
n_activity=927677 dram_eff=0.5846
bk0: 12284a 1261003i bk1: 12284a 1264189i bk2: 11996a 1264596i bk3: 11996a 1266568i bk4: 11448a 1272893i bk5: 11448a 1274695i bk6: 10748a 1277459i bk7: 10748a 1280210i bk8: 10624a 1278617i bk9: 10624a 1280018i bk10: 10780a 1277660i bk11: 10780a 1280046i bk12: 11708a 1263586i bk13: 11708a 1268034i bk14: 11952a 1261706i bk15: 11952a 1262931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22868, Miss_rate = 0.675, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22867, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22875, Miss_rate = 0.676, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22874, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22883, Miss_rate = 0.676, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22883, Miss_rate = 0.676, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22873, Miss_rate = 0.677, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22873, Miss_rate = 0.677, Pending_hits = 1412, Reservation_fails = 1
L2_cache_bank[8]: Access = 33860, Miss = 22885, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[9]: Access = 33868, Miss = 22885, Miss_rate = 0.676, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22874, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22875, Miss_rate = 0.676, Pending_hits = 1424, Reservation_fails = 1
L2_cache_bank[12]: Access = 33820, Miss = 22867, Miss_rate = 0.676, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22867, Miss_rate = 0.676, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22883, Miss_rate = 0.675, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22883, Miss_rate = 0.675, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22867, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[17]: Access = 33828, Miss = 22867, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22867, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22867, Miss_rate = 0.676, Pending_hits = 1408, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22885, Miss_rate = 0.675, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22885, Miss_rate = 0.675, Pending_hits = 1391, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 503253
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 18022
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 261315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55582
	minimum = 6
	maximum = 42
Network latency average = 8.42462
	minimum = 6
	maximum = 42
Slowest packet = 1396874
Flit latency average = 6.89517
	minimum = 6
	maximum = 38
Slowest flit = 3849810
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236079
	minimum = 0.0186816 (at node 0)
	maximum = 0.0280224 (at node 11)
Accepted packet rate average = 0.0236079
	minimum = 0.0186816 (at node 0)
	maximum = 0.0280224 (at node 11)
Injected flit rate average = 0.0650669
	minimum = 0.043049 (at node 0)
	maximum = 0.0862502 (at node 42)
Accepted flit rate average= 0.0650669
	minimum = 0.059903 (at node 0)
	maximum = 0.0898546 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.35706 (16 samples)
	minimum = 6 (16 samples)
	maximum = 137 (16 samples)
Network latency average = 8.97907 (16 samples)
	minimum = 6 (16 samples)
	maximum = 132.938 (16 samples)
Flit latency average = 7.67835 (16 samples)
	minimum = 6 (16 samples)
	maximum = 128.938 (16 samples)
Fragmentation average = 0.0583531 (16 samples)
	minimum = 0 (16 samples)
	maximum = 78.3125 (16 samples)
Injected packet rate average = 0.0221425 (16 samples)
	minimum = 0.0175225 (16 samples)
	maximum = 0.0262817 (16 samples)
Accepted packet rate average = 0.0221425 (16 samples)
	minimum = 0.0175225 (16 samples)
	maximum = 0.0262817 (16 samples)
Injected flit rate average = 0.0610289 (16 samples)
	minimum = 0.0403727 (16 samples)
	maximum = 0.0809272 (16 samples)
Accepted flit rate average = 0.0610289 (16 samples)
	minimum = 0.0561929 (16 samples)
	maximum = 0.0842796 (16 samples)
Injected packet size average = 2.75619 (16 samples)
Accepted packet size average = 2.75619 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 26 sec (2606 sec)
gpgpu_simulation_rate = 177122 (inst/sec)
gpgpu_simulation_rate = 1649 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38852
gpu_sim_insn = 28848876
gpu_ipc =     742.5326
gpu_tot_sim_cycle = 4559557
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =     107.5611
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 10627
partiton_reqs_in_parallel = 854744
partiton_reqs_in_parallel_total    = 16287508
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7596
partiton_reqs_in_parallel_util = 854744
partiton_reqs_in_parallel_util_total    = 16287508
gpu_sim_cycle_parition_util = 38852
gpu_tot_sim_cycle_parition_util    = 743185
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9200
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.4519 GB/Sec
L2_BW_total  =      16.4448 GB/Sec
gpu_total_sim_rate=178014

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9843552
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82059, 78894, 78995, 81867, 82070, 78872, 79005, 81837, 19332, 18542, 18622, 12046, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 172545
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 550
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:510092	W0_Idle:1426431	W0_Scoreboard:24715068	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 552 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 4559556 
mrq_lat_table:357496 	55037 	37625 	82900 	101569 	78278 	43428 	21468 	10159 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	484242 	290455 	1209 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	661539 	28053 	277 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	446473 	85760 	1321 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1177 	186 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.153061  7.961794  7.971477  7.918334  7.380560  7.580372  8.001942  7.940270  8.359127  8.070881  7.528777  7.421986  8.907515  8.739130  7.574803  7.647059 
dram[1]:  8.069023  8.151361  7.241433  7.286834  7.041475  6.914027  9.015317  8.126233  8.392430  8.196498  7.408127  7.279514  8.361664  8.301616  7.770598  7.398461 
dram[2]:  8.485269  8.270270  8.041522  8.125875  6.955994  7.173709  8.425358  8.190855  8.779166  8.103847  7.623636  7.408127  8.909441  8.741021  7.070359  7.007419 
dram[3]:  8.146422  8.132891  7.521036  7.570033  6.977169  6.791111  8.745223  8.060665  7.634058  7.498220  7.537906  7.592727  8.213144  7.931389  7.768092  7.379687 
dram[4]:  8.758497  8.397942  8.300000  8.270463  6.912442  6.912442  8.362376  8.296660  8.295276  8.011407  8.124514  8.030769  8.673546  8.390200  7.442520  7.106767 
dram[5]:  7.896211  7.831699  7.609325  7.633871  7.061224  6.847793  8.777547  8.814197  7.189420  7.068792  7.822097  7.432384  8.576995  8.359856  7.442520  7.259601 
dram[6]:  8.483186  8.278066  8.332747  8.362191  7.203852  7.203852  8.298625  8.233918  8.164729  8.040076  7.706642  7.941065  7.835355  7.862609  7.429231  7.101470 
dram[7]:  8.108291  8.026801  7.916388  7.514286  7.542857  7.345335  8.779626  8.743271  6.931438  6.621406  7.925926  7.642857  8.710982  8.694231  7.294562  6.958213 
dram[8]:  8.363002  8.135823  7.996622  8.106164  7.217180  7.147673  8.781705  8.364356  8.001930  7.762172  7.753623  7.781818  8.030195  8.001770  7.533541  7.207463 
dram[9]:  8.064250  8.339012  7.710098  7.660194  7.638079  7.638079  8.362376  8.362376  7.271930  7.025424  7.867647  7.753623  8.387755  8.710982  7.085457  6.929619 
dram[10]:  8.282572  8.144759  7.810231  7.914716  7.439065  7.061807  8.928119  8.462926  7.647602  7.375445  7.468085  7.337979  7.848897  8.068063  7.561600  7.315790 
average row locality = 791797/101368 = 7.811114
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3213      3212      3191      3191      3051      3051      2812      2812      2853      2853      2842      2842      3119      3119      3218      3218 
dram[1]:      3212      3212      3140      3140      3104      3104      2811      2811      2853      2853      2849      2849      3120      3120      3218      3217 
dram[2]:      3264      3264      3139      3139      3104      3104      2811      2811      2854      2854      2849      2849      3120      3120      3174      3174 
dram[3]:      3264      3264      3139      3139      3104      3104      2810      2810      2854      2854      2840      2840      3120      3120      3174      3174 
dram[4]:      3264      3264      3139      3139      3062      3062      2863      2863      2854      2854      2840      2840      3119      3119      3177      3177 
dram[5]:      3212      3212      3182      3182      3060      3061      2862      2862      2853      2853      2841      2841      3119      3119      3177      3177 
dram[6]:      3212      3212      3182      3182      3050      3050      2864      2864      2853      2853      2841      2841      3068      3068      3229      3229 
dram[7]:      3211      3211      3183      3183      3050      3050      2863      2863      2819      2819      2893      2893      3068      3068      3229      3229 
dram[8]:      3211      3211      3183      3183      3032      3032      2864      2864      2819      2819      2893      2893      3068      3068      3229      3229 
dram[9]:      3263      3263      3183      3183      3032      3032      2863      2863      2819      2819      2893      2893      3068      3068      3177      3177 
dram[10]:      3263      3263      3182      3182      3035      3035      2863      2863      2819      2819      2859      2859      3119      3119      3177      3177 
total reads: 534757
bank skew: 3264/2810 = 1.16
chip skew: 48636/48596 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:        548       503       580       498       582       467       520       477       563       494       739       570       679       550       557       515
dram[1]:        546       502       579       495       582       467       517       478       563       493       734       570       678       549       556       515
dram[2]:        550       506       577       495       581       467       521       479       562       494       731       570       670       549       553       511
dram[3]:        550       506       581       497       581       466       520       480       564       494       738       575       672       548       551       512
dram[4]:        550       506       579       497       578       467       520       479       564       494       736       576       671       549       551       510
dram[5]:        547       503       580       496       578       468       520       478       564       494       739       577       672       548       550       510
dram[6]:        547       504       579       495       576       465       519       477       564       494       738       577       668       550       554       513
dram[7]:        546       502       579       495       575       466       523       479       559       488       734       572       668       552       555       513
dram[8]:        545       503       589       499       580       465       523       479       557       489       735       574       667       549       555       514
dram[9]:        549       507       588       498       578       466       521       480       558       488       734       571       665       550       551       508
dram[10]:        550       506       585       499       579       464       521       478       558       488       752       575       667       547       552       510
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147950 n_act=9077 n_pre=9061 n_req=71955 n_rd=194388 n_write=93432 bw_util=0.3959
n_activity=979209 dram_eff=0.5879
bk0: 12852a 1328437i bk1: 12848a 1332461i bk2: 12764a 1327744i bk3: 12764a 1332599i bk4: 12204a 1337940i bk5: 12204a 1340122i bk6: 11248a 1344932i bk7: 11248a 1348439i bk8: 11412a 1344445i bk9: 11412a 1344961i bk10: 11368a 1342175i bk11: 11368a 1347953i bk12: 12476a 1331819i bk13: 12476a 1336005i bk14: 12872a 1323174i bk15: 12872a 1326806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41637
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147486 n_act=9277 n_pre=9261 n_req=71971 n_rd=194452 n_write=93432 bw_util=0.396
n_activity=982508 dram_eff=0.586
bk0: 12848a 1327207i bk1: 12848a 1332185i bk2: 12560a 1330877i bk3: 12560a 1334075i bk4: 12416a 1334743i bk5: 12416a 1338272i bk6: 11244a 1346649i bk7: 11244a 1349110i bk8: 11412a 1345133i bk9: 11412a 1345132i bk10: 11396a 1343516i bk11: 11396a 1345807i bk12: 12480a 1329045i bk13: 12480a 1334560i bk14: 12872a 1322879i bk15: 12868a 1324965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147678 n_act=9115 n_pre=9099 n_req=72004 n_rd=194520 n_write=93496 bw_util=0.3962
n_activity=981044 dram_eff=0.5872
bk0: 13056a 1324797i bk1: 13056a 1329962i bk2: 12556a 1330383i bk3: 12556a 1336493i bk4: 12416a 1335544i bk5: 12416a 1335972i bk6: 11244a 1346404i bk7: 11244a 1349785i bk8: 11416a 1345071i bk9: 11416a 1345436i bk10: 11396a 1345373i bk11: 11396a 1348612i bk12: 12480a 1332665i bk13: 12480a 1335021i bk14: 12696a 1324927i bk15: 12696a 1325700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39923
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147330 n_act=9361 n_pre=9345 n_req=71968 n_rd=194440 n_write=93432 bw_util=0.396
n_activity=981832 dram_eff=0.5864
bk0: 13056a 1325690i bk1: 13056a 1330646i bk2: 12556a 1331244i bk3: 12556a 1333838i bk4: 12416a 1335641i bk5: 12416a 1337337i bk6: 11240a 1345287i bk7: 11240a 1347290i bk8: 11416a 1342648i bk9: 11416a 1342804i bk10: 11360a 1343535i bk11: 11360a 1347023i bk12: 12480a 1328445i bk13: 12480a 1331101i bk14: 12696a 1326473i bk15: 12696a 1327568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42055
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147812 n_act=9032 n_pre=9016 n_req=72012 n_rd=194544 n_write=93504 bw_util=0.3962
n_activity=980836 dram_eff=0.5874
bk0: 13056a 1326357i bk1: 13056a 1331531i bk2: 12556a 1331664i bk3: 12556a 1336503i bk4: 12248a 1336363i bk5: 12248a 1338840i bk6: 11452a 1342704i bk7: 11452a 1345530i bk8: 11416a 1342166i bk9: 11416a 1344635i bk10: 11360a 1345186i bk11: 11360a 1350764i bk12: 12476a 1331103i bk13: 12476a 1333696i bk14: 12708a 1327467i bk15: 12708a 1328341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41289
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147298 n_act=9371 n_pre=9355 n_req=71971 n_rd=194452 n_write=93432 bw_util=0.396
n_activity=982224 dram_eff=0.5862
bk0: 12848a 1328744i bk1: 12848a 1331736i bk2: 12728a 1329667i bk3: 12728a 1330483i bk4: 12240a 1337616i bk5: 12244a 1339633i bk6: 11448a 1343022i bk7: 11448a 1346426i bk8: 11412a 1342756i bk9: 11412a 1341988i bk10: 11364a 1345320i bk11: 11364a 1347037i bk12: 12476a 1328963i bk13: 12476a 1334198i bk14: 12708a 1328579i bk15: 12708a 1330599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40261
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147828 n_act=9136 n_pre=9120 n_req=71956 n_rd=194392 n_write=93432 bw_util=0.3959
n_activity=978681 dram_eff=0.5882
bk0: 12848a 1327914i bk1: 12848a 1332807i bk2: 12728a 1330413i bk3: 12728a 1332875i bk4: 12200a 1337431i bk5: 12200a 1341456i bk6: 11456a 1343384i bk7: 11456a 1347867i bk8: 11412a 1341907i bk9: 11412a 1344232i bk10: 11364a 1342408i bk11: 11364a 1348516i bk12: 12272a 1331696i bk13: 12272a 1335295i bk14: 12916a 1322826i bk15: 12916a 1325320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40872
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147218 n_act=9305 n_pre=9289 n_req=72024 n_rd=194528 n_write=93568 bw_util=0.3963
n_activity=978502 dram_eff=0.5889
bk0: 12844a 1327877i bk1: 12844a 1331591i bk2: 12732a 1328485i bk3: 12732a 1331923i bk4: 12200a 1337649i bk5: 12200a 1340872i bk6: 11452a 1343175i bk7: 11452a 1345666i bk8: 11276a 1342623i bk9: 11276a 1344497i bk10: 11572a 1341039i bk11: 11572a 1343620i bk12: 12272a 1332418i bk13: 12272a 1335673i bk14: 12916a 1324484i bk15: 12916a 1325408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38314
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147786 n_act=9157 n_pre=9141 n_req=71956 n_rd=194392 n_write=93432 bw_util=0.3959
n_activity=980751 dram_eff=0.5869
bk0: 12844a 1328718i bk1: 12844a 1332599i bk2: 12732a 1329936i bk3: 12732a 1334080i bk4: 12128a 1340563i bk5: 12128a 1340819i bk6: 11456a 1343081i bk7: 11456a 1345467i bk8: 11276a 1344411i bk9: 11276a 1346104i bk10: 11572a 1340628i bk11: 11572a 1343967i bk12: 12272a 1330675i bk13: 12272a 1336310i bk14: 12916a 1321104i bk15: 12916a 1325789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42309
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe67bb8ca00 :  mf: uid=10926392, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4559556), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147580 n_act=9265 n_pre=9249 n_req=71954 n_rd=194382 n_write=93432 bw_util=0.3959
n_activity=979405 dram_eff=0.5877
bk0: 13052a 1325666i bk1: 13052a 1328845i bk2: 12732a 1327365i bk3: 12730a 1331254i bk4: 12128a 1339780i bk5: 12128a 1342651i bk6: 11452a 1343028i bk7: 11452a 1344307i bk8: 11276a 1344595i bk9: 11276a 1345646i bk10: 11572a 1340818i bk11: 11572a 1344433i bk12: 12272a 1331925i bk13: 12272a 1335810i bk14: 12708a 1326222i bk15: 12708a 1327799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38573
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1453908 n_nop=1147274 n_act=9273 n_pre=9257 n_req=72026 n_rd=194536 n_write=93568 bw_util=0.3963
n_activity=983376 dram_eff=0.5859
bk0: 13052a 1326282i bk1: 13052a 1329909i bk2: 12728a 1330576i bk3: 12728a 1332848i bk4: 12140a 1339561i bk5: 12140a 1341259i bk6: 11452a 1343470i bk7: 11452a 1346823i bk8: 11276a 1345190i bk9: 11276a 1346783i bk10: 11436a 1344311i bk11: 11436a 1346612i bk12: 12476a 1329115i bk13: 12476a 1333751i bk14: 12708a 1327193i bk15: 12708a 1328398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40351

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24299, Miss_rate = 0.675, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 24298, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 24307, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 24306, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 24315, Miss_rate = 0.676, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 24315, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 24305, Miss_rate = 0.677, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 24305, Miss_rate = 0.677, Pending_hits = 1416, Reservation_fails = 1
L2_cache_bank[8]: Access = 35974, Miss = 24318, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[9]: Access = 35983, Miss = 24318, Miss_rate = 0.676, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24306, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 24307, Miss_rate = 0.676, Pending_hits = 1428, Reservation_fails = 1
L2_cache_bank[12]: Access = 35932, Miss = 24299, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 24299, Miss_rate = 0.676, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 24316, Miss_rate = 0.675, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24316, Miss_rate = 0.675, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 24299, Miss_rate = 0.676, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[17]: Access = 35941, Miss = 24299, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 24298, Miss_rate = 0.676, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24298, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 24317, Miss_rate = 0.675, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 24317, Miss_rate = 0.675, Pending_hits = 1394, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 534757
L2_total_cache_miss_rate = 0.6760
L2_total_cache_pending_hits = 18096
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 238042
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17787
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56902
	minimum = 6
	maximum = 44
Network latency average = 8.44111
	minimum = 6
	maximum = 40
Slowest packet = 1490023
Flit latency average = 6.90426
	minimum = 6
	maximum = 38
Slowest flit = 4163707
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239397
	minimum = 0.0189442 (at node 0)
	maximum = 0.0284163 (at node 19)
Accepted packet rate average = 0.0239397
	minimum = 0.0189442 (at node 0)
	maximum = 0.0284163 (at node 19)
Injected flit rate average = 0.0659813
	minimum = 0.043654 (at node 0)
	maximum = 0.0874624 (at node 42)
Accepted flit rate average= 0.0659813
	minimum = 0.0607449 (at node 0)
	maximum = 0.0911173 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.3107 (17 samples)
	minimum = 6 (17 samples)
	maximum = 131.529 (17 samples)
Network latency average = 8.94743 (17 samples)
	minimum = 6 (17 samples)
	maximum = 127.471 (17 samples)
Flit latency average = 7.63282 (17 samples)
	minimum = 6 (17 samples)
	maximum = 123.588 (17 samples)
Fragmentation average = 0.0549206 (17 samples)
	minimum = 0 (17 samples)
	maximum = 73.7059 (17 samples)
Injected packet rate average = 0.0222482 (17 samples)
	minimum = 0.0176061 (17 samples)
	maximum = 0.0264073 (17 samples)
Accepted packet rate average = 0.0222482 (17 samples)
	minimum = 0.0176061 (17 samples)
	maximum = 0.0264073 (17 samples)
Injected flit rate average = 0.0613202 (17 samples)
	minimum = 0.0405657 (17 samples)
	maximum = 0.0813117 (17 samples)
Accepted flit rate average = 0.0613202 (17 samples)
	minimum = 0.0564606 (17 samples)
	maximum = 0.0846818 (17 samples)
Injected packet size average = 2.75619 (17 samples)
Accepted packet size average = 2.75619 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 56 sec (2756 sec)
gpgpu_simulation_rate = 177950 (inst/sec)
gpgpu_simulation_rate = 1654 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39070
gpu_sim_insn = 28848876
gpu_ipc =     738.3895
gpu_tot_sim_cycle = 4820777
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =     107.7170
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 11025
partiton_reqs_in_parallel = 859540
partiton_reqs_in_parallel_total    = 17142252
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7342
partiton_reqs_in_parallel_util = 859540
partiton_reqs_in_parallel_util_total    = 17142252
gpu_sim_cycle_parition_util = 39070
gpu_tot_sim_cycle_parition_util    = 782037
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9238
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.8189 GB/Sec
L2_BW_total  =      16.4681 GB/Sec
gpu_total_sim_rate=178692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10422780
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86888, 83531, 83642, 86681, 86897, 83504, 83653, 86649, 24172, 23188, 23273, 16866, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 172571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 576
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:540220	W0_Idle:1442213	W0_Scoreboard:25861158	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 534 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 4820776 
mrq_lat_table:376219 	57422 	39690 	88436 	108623 	83981 	46948 	23083 	10182 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	512590 	308596 	1224 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	20 	705708 	30372 	293 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	472864 	90687 	1387 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1253 	188 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.006310  7.783742  7.824534  7.728528  7.113602  7.265649  7.846847  7.790698  8.144160  7.857394  7.359867  7.216260  8.650709  8.529720  7.493372  7.471365 
dram[1]:  7.954545  7.954545  7.125722  7.188046  6.848101  6.734440  8.831643  7.930783  8.326492  8.114546  7.274959  7.134831  8.160535  8.106313  7.628186  7.246439 
dram[2]:  8.267942  8.049689  7.825397  7.875400  6.734440  6.906383  8.261860  7.873418  8.486692  7.859155  7.420701  7.204214  8.683274  8.501742  6.959610  6.807902 
dram[3]:  7.963134  8.024768  7.402402  7.447130  6.828892  6.606513  8.654076  7.871609  7.617747  7.415282  7.413735  7.463744  8.052805  7.770700  7.617378  7.221098 
dram[4]:  8.540362  8.215531  8.108553  8.108553  6.683916  6.721519  8.129326  8.099818  8.057762  7.750000  7.974775  7.833628  8.412069  8.104651  7.256894  6.954103 
dram[5]:  7.701062  7.643072  7.449555  7.471726  6.834049  6.645341  8.564300  8.531549  7.129393  7.061709  7.619621  7.245499  8.383162  8.186241  7.299270  7.092198 
dram[6]:  8.333333  8.017378  8.072348  8.150974  6.937409  6.957664  8.131147  8.072332  7.998208  7.829824  7.567522  7.753065  7.720065  7.670418  7.236544  6.941576 
dram[7]:  7.915757  7.818182  7.678899  7.342105  7.321044  7.124066  8.500953  8.500953  6.860938  6.553731  7.701189  7.472817  8.550179  8.444248  7.195775  6.866935 
dram[8]:  8.250406  7.940532  7.773994  7.871473  7.047690  6.985229  8.568138  8.131147  7.813167  7.623264  7.547421  7.623529  7.925249  7.770358  7.351079  7.037190 
dram[9]:  7.888889  8.085803  7.495522  7.451038  7.377535  7.354588  8.188991  8.188991  7.106796  6.862500  7.675127  7.572621  8.197595  8.459220  7.012623  6.793478 
dram[10]:  8.085803  7.912977  7.630699  7.724616  7.291217  6.867925  8.733855  8.310987  7.520548  7.271523  7.306056  7.211632  7.695584  7.818910  7.429420  7.102273 
average row locality = 838421/109892 = 7.629500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3402      3401      3383      3383      3238      3238      2969      2969      3023      3023      3016      3016      3295      3295      3405      3405 
dram[1]:      3401      3401      3329      3329      3294      3294      2968      2968      3023      3023      3023      3023      3296      3296      3405      3404 
dram[2]:      3456      3456      3328      3328      3294      3294      2968      2968      3024      3024      3023      3023      3296      3296      3359      3359 
dram[3]:      3456      3456      3328      3328      3294      3294      2967      2967      3024      3024      3013      3013      3296      3296      3359      3359 
dram[4]:      3456      3456      3328      3328      3249      3249      3023      3023      3024      3024      3013      3013      3295      3295      3362      3362 
dram[5]:      3401      3401      3374      3374      3247      3248      3022      3022      3023      3023      3014      3014      3295      3295      3362      3362 
dram[6]:      3401      3401      3374      3374      3236      3236      3024      3024      3023      3023      3014      3014      3241      3241      3417      3417 
dram[7]:      3400      3400      3375      3375      3236      3236      3023      3023      2987      2987      3069      3069      3241      3241      3417      3417 
dram[8]:      3400      3400      3375      3375      3217      3217      3024      3024      2987      2987      3069      3069      3241      3241      3417      3417 
dram[9]:      3455      3455      3375      3375      3217      3217      3023      3023      2988      2988      3069      3069      3241      3241      3362      3362 
dram[10]:      3455      3455      3374      3374      3220      3220      3023      3023      2988      2988      3033      3033      3295      3295      3362      3362 
total reads: 566261
bank skew: 3456/2967 = 1.16
chip skew: 51500/51460 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:        530       487       560       482       561       452       505       464       544       479       710       550       655       533       539       499
dram[1]:        528       487       559       479       560       452       502       464       544       478       705       550       655       532       538       499
dram[2]:        533       491       557       479       560       452       505       465       543       479       703       551       647       532       535       495
dram[3]:        532       490       561       481       560       451       504       467       545       479       709       556       650       532       533       496
dram[4]:        532       490       558       481       557       452       504       466       545       479       708       556       648       532       534       495
dram[5]:        530       487       560       481       557       453       504       464       545       479       710       557       649       531       532       495
dram[6]:        529       488       558       480       555       450       503       463       545       479       709       557       645       534       537       497
dram[7]:        528       487       559       479       555       451       507       465       540       473       706       552       645       535       537       497
dram[8]:        527       488       568       483       559       450       507       465       538       474       707       554       645       533       537       498
dram[9]:        531       491       568       482       557       451       505       465       539       473       706       552       643       534       533       493
dram[10]:        532       491       564       483       557       449       505       464       539       474       723       555       645       531       534       495
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201996 n_act=9851 n_pre=9835 n_req=76193 n_rd=205844 n_write=98928 bw_util=0.3993
n_activity=1038303 dram_eff=0.5871
bk0: 13608a 1393824i bk1: 13604a 1398349i bk2: 13532a 1393007i bk3: 13532a 1397761i bk4: 12952a 1403249i bk5: 12952a 1405521i bk6: 11876a 1411069i bk7: 11876a 1415108i bk8: 12092a 1410612i bk9: 12092a 1411193i bk10: 12064a 1408291i bk11: 12064a 1414035i bk12: 13180a 1397749i bk13: 13180a 1402380i bk14: 13620a 1388024i bk15: 13620a 1392356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201596 n_act=10019 n_pre=10003 n_req=76209 n_rd=205908 n_write=98928 bw_util=0.3994
n_activity=1041795 dram_eff=0.5852
bk0: 13604a 1392194i bk1: 13604a 1397615i bk2: 13316a 1395855i bk3: 13316a 1399400i bk4: 13176a 1400097i bk5: 13176a 1403990i bk6: 11872a 1413013i bk7: 11872a 1415889i bk8: 12092a 1411487i bk9: 12092a 1411392i bk10: 12092a 1409507i bk11: 12092a 1412261i bk12: 13184a 1394822i bk13: 13184a 1400546i bk14: 13620a 1388065i bk15: 13616a 1389876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201620 n_act=9933 n_pre=9917 n_req=76246 n_rd=205984 n_write=99000 bw_util=0.3996
n_activity=1039538 dram_eff=0.5868
bk0: 13824a 1389799i bk1: 13824a 1395026i bk2: 13312a 1395169i bk3: 13312a 1401890i bk4: 13176a 1400647i bk5: 13176a 1401144i bk6: 11872a 1412812i bk7: 11872a 1416308i bk8: 12096a 1411440i bk9: 12096a 1411595i bk10: 12092a 1411193i bk11: 12092a 1414733i bk12: 13184a 1398598i bk13: 13184a 1400750i bk14: 13436a 1389896i bk15: 13436a 1390909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201464 n_act=10091 n_pre=10075 n_req=76206 n_rd=205896 n_write=98928 bw_util=0.3994
n_activity=1040125 dram_eff=0.5861
bk0: 13824a 1390620i bk1: 13824a 1396426i bk2: 13312a 1396592i bk3: 13312a 1399063i bk4: 13176a 1400627i bk5: 13176a 1402373i bk6: 11868a 1411743i bk7: 11868a 1413878i bk8: 12096a 1409089i bk9: 12096a 1409006i bk10: 12052a 1409571i bk11: 12052a 1413496i bk12: 13184a 1394223i bk13: 13184a 1397271i bk14: 13436a 1391878i bk15: 13436a 1392777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe66a0b2d00 :  mf: uid=11569036, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4820776), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201832 n_act=9820 n_pre=9804 n_req=76250 n_rd=205998 n_write=99000 bw_util=0.3996
n_activity=1039463 dram_eff=0.5868
bk0: 13824a 1391366i bk1: 13824a 1397064i bk2: 13312a 1396620i bk3: 13312a 1402003i bk4: 12996a 1401503i bk5: 12994a 1404313i bk6: 12092a 1408921i bk7: 12092a 1411935i bk8: 12096a 1407948i bk9: 12096a 1410563i bk10: 12052a 1411206i bk11: 12052a 1417270i bk12: 13180a 1397043i bk13: 13180a 1399454i bk14: 13448a 1392549i bk15: 13448a 1393384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201336 n_act=10149 n_pre=10133 n_req=76209 n_rd=205908 n_write=98928 bw_util=0.3994
n_activity=1040910 dram_eff=0.5857
bk0: 13604a 1393532i bk1: 13604a 1397048i bk2: 13496a 1394286i bk3: 13496a 1395611i bk4: 12988a 1402627i bk5: 12992a 1404796i bk6: 12088a 1408876i bk7: 12088a 1412698i bk8: 12092a 1408864i bk9: 12092a 1408261i bk10: 12056a 1411602i bk11: 12056a 1413485i bk12: 13180a 1394963i bk13: 13180a 1399825i bk14: 13448a 1393689i bk15: 13448a 1395600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40574
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7fe66a080870 :  mf: uid=11569035, sid27:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (4820775), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201862 n_act=9920 n_pre=9904 n_req=76192 n_rd=205840 n_write=98928 bw_util=0.3993
n_activity=1037339 dram_eff=0.5876
bk0: 13604a 1393506i bk1: 13604a 1398058i bk2: 13496a 1395369i bk3: 13496a 1398250i bk4: 12944a 1402736i bk5: 12944a 1406577i bk6: 12096a 1409518i bk7: 12096a 1414217i bk8: 12092a 1408085i bk9: 12092a 1410181i bk10: 12056a 1408091i bk11: 12056a 1414844i bk12: 12964a 1397617i bk13: 12964a 1401209i bk14: 13668a 1387766i bk15: 13668a 1390440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42065
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201252 n_act=10081 n_pre=10065 n_req=76264 n_rd=205984 n_write=99072 bw_util=0.3997
n_activity=1036596 dram_eff=0.5886
bk0: 13600a 1392637i bk1: 13600a 1396977i bk2: 13500a 1393048i bk3: 13500a 1396768i bk4: 12944a 1402757i bk5: 12944a 1406231i bk6: 12092a 1409322i bk7: 12092a 1412150i bk8: 11948a 1408632i bk9: 11948a 1410808i bk10: 12276a 1407290i bk11: 12276a 1409547i bk12: 12964a 1398169i bk13: 12964a 1401449i bk14: 13668a 1389572i bk15: 13668a 1390235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39097
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201848 n_act=9927 n_pre=9911 n_req=76192 n_rd=205840 n_write=98928 bw_util=0.3993
n_activity=1038946 dram_eff=0.5867
bk0: 13600a 1394104i bk1: 13600a 1398123i bk2: 13500a 1395143i bk3: 13500a 1399327i bk4: 12868a 1405838i bk5: 12868a 1406161i bk6: 12096a 1408900i bk7: 12096a 1411638i bk8: 11948a 1410155i bk9: 11948a 1412190i bk10: 12276a 1406383i bk11: 12276a 1410129i bk12: 12964a 1396753i bk13: 12964a 1402267i bk14: 13668a 1386048i bk15: 13668a 1391326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42719
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201584 n_act=10059 n_pre=10043 n_req=76192 n_rd=205840 n_write=98928 bw_util=0.3993
n_activity=1037787 dram_eff=0.5873
bk0: 13820a 1390389i bk1: 13820a 1394347i bk2: 13500a 1392304i bk3: 13500a 1396494i bk4: 12868a 1405054i bk5: 12868a 1408067i bk6: 12092a 1409322i bk7: 12092a 1411266i bk8: 11952a 1410422i bk9: 11952a 1411965i bk10: 12276a 1406691i bk11: 12276a 1410517i bk12: 12964a 1397765i bk13: 12964a 1401812i bk14: 13448a 1391337i bk15: 13448a 1393239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1526454 n_nop=1201312 n_act=10043 n_pre=10027 n_req=76268 n_rd=206000 n_write=99072 bw_util=0.3997
n_activity=1041638 dram_eff=0.5858
bk0: 13820a 1391527i bk1: 13820a 1394942i bk2: 13496a 1395554i bk3: 13496a 1397652i bk4: 12880a 1405084i bk5: 12880a 1406552i bk6: 12092a 1409376i bk7: 12092a 1413270i bk8: 11952a 1411379i bk9: 11952a 1412987i bk10: 12132a 1410147i bk11: 12132a 1412820i bk12: 13180a 1394622i bk13: 13180a 1399725i bk14: 13448a 1392327i bk15: 13448a 1393218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25731, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25730, Miss_rate = 0.676, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25739, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25738, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25748, Miss_rate = 0.676, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25748, Miss_rate = 0.676, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25737, Miss_rate = 0.677, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25737, Miss_rate = 0.677, Pending_hits = 1422, Reservation_fails = 1
L2_cache_bank[8]: Access = 38089, Miss = 25750, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[9]: Access = 38098, Miss = 25750, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25738, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25739, Miss_rate = 0.676, Pending_hits = 1436, Reservation_fails = 1
L2_cache_bank[12]: Access = 38044, Miss = 25730, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25730, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25748, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25748, Miss_rate = 0.676, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25730, Miss_rate = 0.676, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[17]: Access = 38053, Miss = 25730, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25730, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25730, Miss_rate = 0.676, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25750, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25750, Miss_rate = 0.676, Pending_hits = 1404, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 566261
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18237
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5594
	minimum = 6
	maximum = 42
Network latency average = 8.42651
	minimum = 6
	maximum = 40
Slowest packet = 1646113
Flit latency average = 6.89464
	minimum = 6
	maximum = 36
Slowest flit = 4537180
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238061
	minimum = 0.0188385 (at node 5)
	maximum = 0.0282577 (at node 0)
Accepted packet rate average = 0.0238061
	minimum = 0.0188385 (at node 5)
	maximum = 0.0282577 (at node 0)
Injected flit rate average = 0.0656131
	minimum = 0.0434104 (at node 5)
	maximum = 0.0869743 (at node 42)
Accepted flit rate average= 0.0656131
	minimum = 0.0604059 (at node 5)
	maximum = 0.0906089 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.26896 (18 samples)
	minimum = 6 (18 samples)
	maximum = 126.556 (18 samples)
Network latency average = 8.91849 (18 samples)
	minimum = 6 (18 samples)
	maximum = 122.611 (18 samples)
Flit latency average = 7.59181 (18 samples)
	minimum = 6 (18 samples)
	maximum = 118.722 (18 samples)
Fragmentation average = 0.0518694 (18 samples)
	minimum = 0 (18 samples)
	maximum = 69.6111 (18 samples)
Injected packet rate average = 0.0223348 (18 samples)
	minimum = 0.0176746 (18 samples)
	maximum = 0.0265101 (18 samples)
Accepted packet rate average = 0.0223348 (18 samples)
	minimum = 0.0176746 (18 samples)
	maximum = 0.0265101 (18 samples)
Injected flit rate average = 0.0615587 (18 samples)
	minimum = 0.0407238 (18 samples)
	maximum = 0.0816263 (18 samples)
Accepted flit rate average = 0.0615587 (18 samples)
	minimum = 0.0566798 (18 samples)
	maximum = 0.0850111 (18 samples)
Injected packet size average = 2.75618 (18 samples)
Accepted packet size average = 2.75618 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 26 sec (2906 sec)
gpgpu_simulation_rate = 178692 (inst/sec)
gpgpu_simulation_rate = 1658 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38748
gpu_sim_insn = 28848876
gpu_ipc =     744.5256
gpu_tot_sim_cycle = 5081675
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     107.8638
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 11468
partiton_reqs_in_parallel = 852456
partiton_reqs_in_parallel_total    = 18001792
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7102
partiton_reqs_in_parallel_util = 852456
partiton_reqs_in_parallel_util_total    = 18001792
gpu_sim_cycle_parition_util = 38748
gpu_tot_sim_cycle_parition_util    = 821107
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9272
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.7565 GB/Sec
L2_BW_total  =      16.4900 GB/Sec
gpu_total_sim_rate=179420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91715, 88170, 88289, 91504, 91724, 88147, 88300, 91458, 24172, 23188, 23273, 16866, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 172598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 603
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:570624	W0_Idle:1457299	W0_Scoreboard:26984587	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 517 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 5081674 
mrq_lat_table:397270 	61397 	42229 	92867 	114241 	88630 	49967 	24338 	10269 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	545118 	322542 	1254 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	749875 	32696 	303 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499060 	95788 	1474 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1328 	190 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.294118  8.067771  8.071428  7.974474  7.366177  7.521021  8.136043  8.078947  8.423971  8.132988  7.609756  7.464115  8.970486  8.847603  7.735252  7.713056 
dram[1]:  8.241538  8.241538  7.361190  7.424286  7.098338  6.982289  9.134921  8.221429  8.577414  8.364120  7.524879  7.382677  8.472131  8.389610  7.894273  7.506983 
dram[2]:  8.563380  8.341463  8.068323  8.118750  6.982289  7.157821  8.557621  8.163120  8.770949  8.134715  7.672668  7.453100  9.003485  8.819113  7.192098  7.038667 
dram[3]:  8.253394  8.316110  7.641177  7.686390  7.078729  6.851604  8.955253  8.161347  7.863105  7.658536  7.666667  7.717355  8.362459  8.075000  7.855655  7.456215 
dram[4]:  8.840065  8.510109  8.380645  8.353698  6.929752  6.968144  8.426785  8.396797  8.306878  7.996604  8.234568  8.091854  8.728041  8.415310  7.513514  7.206003 
dram[5]:  7.983606  7.924556  7.690407  7.712828  7.083098  6.890411  8.868421  8.835206  7.369327  7.278207  7.875211  7.495987  8.698653  8.498355  7.534950  7.325936 
dram[6]:  8.626409  8.305427  8.345426  8.425159  7.189112  7.209770  8.428572  8.368794  8.218150  8.077187  7.822445  8.010292  8.020635  7.970032  7.495833  7.196000 
dram[7]:  8.202144  8.102875  7.922156  7.581662  7.580060  7.379412  8.804105  8.804105  7.094946  6.763504  7.961730  7.730210  8.864912  8.757365  7.433884  7.101316 
dram[8]:  8.542265  8.227343  8.042553  8.141539  7.300587  7.236918  8.872180  8.428572  8.057391  7.839255  7.805873  7.883031  8.229642  8.071885  7.612130  7.293243 
dram[9]:  8.177877  8.378254  7.736842  7.691861  7.636503  7.613150  8.487411  8.487411  7.342314  7.094946  7.935323  7.831424  8.506734  8.772570  7.225718  7.023936 
dram[10]:  8.378254  8.202399  7.897015  7.992447  7.548485  7.117143  9.040230  8.611314  7.760469  7.484653  7.558588  7.462758  7.998452  8.098746  7.688501  7.356546 
average row locality = 885045/112088 = 7.895984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3591      3590      3567      3567      3411      3411      3142      3142      3189      3189      3178      3178      3487      3487      3597      3597 
dram[1]:      3590      3590      3510      3510      3470      3470      3141      3141      3189      3189      3186      3186      3488      3488      3597      3596 
dram[2]:      3648      3648      3509      3509      3470      3470      3141      3141      3190      3190      3186      3186      3488      3488      3548      3548 
dram[3]:      3648      3648      3509      3509      3470      3470      3140      3140      3190      3190      3176      3176      3488      3488      3548      3548 
dram[4]:      3648      3648      3509      3509      3423      3423      3199      3199      3190      3190      3176      3176      3487      3487      3551      3551 
dram[5]:      3590      3590      3557      3557      3421      3422      3198      3198      3189      3189      3177      3177      3487      3487      3551      3551 
dram[6]:      3590      3590      3557      3557      3410      3410      3200      3200      3189      3189      3177      3177      3430      3430      3609      3609 
dram[7]:      3589      3589      3558      3558      3410      3410      3199      3199      3151      3151      3235      3235      3430      3430      3609      3609 
dram[8]:      3589      3589      3558      3558      3390      3390      3200      3200      3151      3151      3235      3235      3430      3430      3609      3609 
dram[9]:      3647      3647      3558      3558      3390      3390      3199      3199      3151      3151      3235      3235      3430      3430      3551      3551 
dram[10]:      3647      3647      3557      3557      3393      3393      3199      3199      3151      3151      3197      3197      3487      3487      3551      3551 
total reads: 597765
bank skew: 3648/3140 = 1.16
chip skew: 54366/54322 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:        514       473       543       469       544       441       489       450       527       465       685       533       631       516       522       484
dram[1]:        512       473       542       466       544       440       487       451       527       464       680       533       631       515       521       484
dram[2]:        516       476       540       466       543       441       490       452       526       465       677       533       623       514       518       480
dram[3]:        516       476       544       468       543       440       488       453       528       465       684       538       626       514       516       481
dram[4]:        515       476       541       468       541       441       489       452       528       465       682       539       624       514       517       480
dram[5]:        514       473       543       467       540       442       489       451       528       466       685       539       625       514       516       480
dram[6]:        513       474       542       467       539       439       488       450       528       465       683       539       622       516       520       482
dram[7]:        512       472       542       466       538       440       491       451       523       460       680       535       621       517       520       482
dram[8]:        511       474       551       469       542       439       491       451       522       460       681       537       621       515       520       483
dram[9]:        515       476       550       469       541       440       490       452       523       460       680       534       619       516       517       478
dram[10]:        516       476       547       470       541       438       490       451       523       460       697       537       621       513       517       480
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256604 n_act=10049 n_pre=10033 n_req=80429 n_rd=217292 n_write=104424 bw_util=0.4025
n_activity=1093788 dram_eff=0.5883
bk0: 14364a 1459014i bk1: 14360a 1464361i bk2: 14268a 1458483i bk3: 14268a 1463688i bk4: 13644a 1469663i bk5: 13644a 1471471i bk6: 12568a 1477315i bk7: 12568a 1481756i bk8: 12756a 1476875i bk9: 12756a 1477598i bk10: 12712a 1474429i bk11: 12712a 1480499i bk12: 13948a 1462812i bk13: 13948a 1467735i bk14: 14388a 1453155i bk15: 14388a 1457692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41106
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe66a7b3d30 :  mf: uid=12211680, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5081674), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256194 n_act=10219 n_pre=10203 n_req=80447 n_rd=217362 n_write=104424 bw_util=0.4026
n_activity=1097373 dram_eff=0.5865
bk0: 14360a 1457677i bk1: 14360a 1463166i bk2: 14040a 1461629i bk3: 14038a 1465416i bk4: 13880a 1466181i bk5: 13880a 1470011i bk6: 12564a 1478885i bk7: 12564a 1482255i bk8: 12756a 1477864i bk9: 12756a 1477990i bk10: 12744a 1475841i bk11: 12744a 1478892i bk12: 13952a 1460269i bk13: 13952a 1465729i bk14: 14388a 1453286i bk15: 14384a 1455089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256220 n_act=10131 n_pre=10115 n_req=80484 n_rd=217440 n_write=104496 bw_util=0.4028
n_activity=1094728 dram_eff=0.5882
bk0: 14592a 1455135i bk1: 14592a 1460546i bk2: 14036a 1460553i bk3: 14036a 1467920i bk4: 13880a 1467023i bk5: 13880a 1467419i bk6: 12564a 1478790i bk7: 12564a 1482575i bk8: 12760a 1477705i bk9: 12760a 1478199i bk10: 12744a 1477325i bk11: 12744a 1481233i bk12: 13952a 1463157i bk13: 13952a 1466101i bk14: 14192a 1454785i bk15: 14192a 1456252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256056 n_act=10293 n_pre=10277 n_req=80444 n_rd=217352 n_write=104424 bw_util=0.4026
n_activity=1095359 dram_eff=0.5875
bk0: 14592a 1455647i bk1: 14592a 1462120i bk2: 14036a 1462246i bk3: 14036a 1465212i bk4: 13880a 1466632i bk5: 13880a 1468617i bk6: 12560a 1478061i bk7: 12560a 1480304i bk8: 12760a 1474757i bk9: 12760a 1475236i bk10: 12704a 1475906i bk11: 12704a 1480188i bk12: 13952a 1459612i bk13: 13952a 1462261i bk14: 14192a 1457189i bk15: 14192a 1458316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40922
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256418 n_act=10016 n_pre=10000 n_req=80492 n_rd=217464 n_write=104504 bw_util=0.4029
n_activity=1094850 dram_eff=0.5881
bk0: 14592a 1456532i bk1: 14592a 1462791i bk2: 14036a 1462000i bk3: 14036a 1467962i bk4: 13692a 1467716i bk5: 13692a 1470103i bk6: 12796a 1474770i bk7: 12796a 1478502i bk8: 12760a 1474180i bk9: 12760a 1476726i bk10: 12704a 1477555i bk11: 12704a 1483741i bk12: 13948a 1462205i bk13: 13948a 1465035i bk14: 14204a 1457581i bk15: 14204a 1458986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fe680d18690 :  mf: uid=12211678, sid07:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5081674), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1255924 n_act=10353 n_pre=10337 n_req=80447 n_rd=217364 n_write=104424 bw_util=0.4026
n_activity=1096530 dram_eff=0.5869
bk0: 14360a 1458401i bk1: 14360a 1462908i bk2: 14228a 1459927i bk3: 14228a 1461504i bk4: 13684a 1468953i bk5: 13688a 1470750i bk6: 12792a 1474673i bk7: 12792a 1478786i bk8: 12756a 1474468i bk9: 12756a 1474185i bk10: 12708a 1477999i bk11: 12708a 1480174i bk12: 13948a 1460159i bk13: 13948a 1465099i bk14: 14204a 1458769i bk15: 14204a 1461037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3981
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256466 n_act=10116 n_pre=10100 n_req=80430 n_rd=217296 n_write=104424 bw_util=0.4026
n_activity=1092530 dram_eff=0.5889
bk0: 14360a 1458706i bk1: 14360a 1463740i bk2: 14228a 1460853i bk3: 14228a 1464238i bk4: 13640a 1468730i bk5: 13640a 1472801i bk6: 12800a 1475575i bk7: 12800a 1480661i bk8: 12756a 1474325i bk9: 12756a 1476585i bk10: 12708a 1474415i bk11: 12708a 1481154i bk12: 13720a 1462821i bk13: 13720a 1467018i bk14: 14436a 1452948i bk15: 14436a 1455701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40739
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe66a531650 :  mf: uid=12211679, sid07:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5081670), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1255824 n_act=10285 n_pre=10269 n_req=80506 n_rd=217448 n_write=104576 bw_util=0.4029
n_activity=1091988 dram_eff=0.5898
bk0: 14356a 1457666i bk1: 14356a 1462887i bk2: 14232a 1458944i bk3: 14232a 1462229i bk4: 13640a 1469025i bk5: 13640a 1472164i bk6: 12796a 1475514i bk7: 12796a 1478539i bk8: 12604a 1474848i bk9: 12604a 1477493i bk10: 12940a 1473389i bk11: 12940a 1475833i bk12: 13720a 1463666i bk13: 13720a 1466993i bk14: 14436a 1454632i bk15: 14436a 1455128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37892
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256452 n_act=10123 n_pre=10107 n_req=80430 n_rd=217296 n_write=104424 bw_util=0.4026
n_activity=1094274 dram_eff=0.588
bk0: 14356a 1459021i bk1: 14356a 1463971i bk2: 14232a 1460866i bk3: 14232a 1465303i bk4: 13560a 1472391i bk5: 13560a 1472306i bk6: 12800a 1475104i bk7: 12800a 1478035i bk8: 12604a 1476320i bk9: 12604a 1478500i bk10: 12940a 1472535i bk11: 12940a 1476376i bk12: 13720a 1461458i bk13: 13720a 1467902i bk14: 14436a 1450856i bk15: 14436a 1456214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41053
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1256180 n_act=10263 n_pre=10247 n_req=80428 n_rd=217288 n_write=104424 bw_util=0.4025
n_activity=1093413 dram_eff=0.5885
bk0: 14588a 1455368i bk1: 14588a 1460129i bk2: 14232a 1457791i bk3: 14232a 1462259i bk4: 13560a 1471436i bk5: 13560a 1474110i bk6: 12796a 1475145i bk7: 12796a 1477791i bk8: 12604a 1476638i bk9: 12604a 1478664i bk10: 12940a 1472667i bk11: 12940a 1476742i bk12: 13720a 1463088i bk13: 13720a 1467312i bk14: 14204a 1456293i bk15: 14204a 1458477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38515
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1598402 n_nop=1255904 n_act=10241 n_pre=10225 n_req=80508 n_rd=217456 n_write=104576 bw_util=0.4029
n_activity=1097124 dram_eff=0.587
bk0: 14588a 1456617i bk1: 14588a 1460513i bk2: 14228a 1461286i bk3: 14228a 1463832i bk4: 13572a 1471376i bk5: 13572a 1472914i bk6: 12796a 1475283i bk7: 12796a 1479542i bk8: 12604a 1477895i bk9: 12604a 1479356i bk10: 12788a 1475958i bk11: 12788a 1478909i bk12: 13948a 1459809i bk13: 13948a 1465171i bk14: 14204a 1457455i bk15: 14204a 1458446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39882

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 27162, Miss_rate = 0.676, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 27161, Miss_rate = 0.676, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 27171, Miss_rate = 0.676, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 27170, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 27180, Miss_rate = 0.676, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 27180, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 27169, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 27169, Miss_rate = 0.677, Pending_hits = 1426, Reservation_fails = 1
L2_cache_bank[8]: Access = 40203, Miss = 27183, Miss_rate = 0.676, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[9]: Access = 40213, Miss = 27183, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 27170, Miss_rate = 0.676, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 27171, Miss_rate = 0.676, Pending_hits = 1440, Reservation_fails = 1
L2_cache_bank[12]: Access = 40156, Miss = 27162, Miss_rate = 0.676, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 27162, Miss_rate = 0.676, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 27181, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 27181, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 27162, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[17]: Access = 40166, Miss = 27162, Miss_rate = 0.676, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 27161, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 27161, Miss_rate = 0.676, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 27182, Miss_rate = 0.676, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 27182, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 597765
L2_total_cache_miss_rate = 0.6761
L2_total_cache_pending_hits = 18316
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 267822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 310467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.594
	minimum = 6
	maximum = 46
Network latency average = 8.46744
	minimum = 6
	maximum = 44
Slowest packet = 1677175
Flit latency average = 6.95014
	minimum = 6
	maximum = 43
Slowest flit = 4818373
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240039
	minimum = 0.018995 (at node 0)
	maximum = 0.0284925 (at node 7)
Accepted packet rate average = 0.0240039
	minimum = 0.018995 (at node 0)
	maximum = 0.0284925 (at node 7)
Injected flit rate average = 0.0661584
	minimum = 0.0437711 (at node 0)
	maximum = 0.0876971 (at node 42)
Accepted flit rate average= 0.0661584
	minimum = 0.0609079 (at node 0)
	maximum = 0.0913619 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.23344 (19 samples)
	minimum = 6 (19 samples)
	maximum = 122.316 (19 samples)
Network latency average = 8.89475 (19 samples)
	minimum = 6 (19 samples)
	maximum = 118.474 (19 samples)
Flit latency average = 7.55804 (19 samples)
	minimum = 6 (19 samples)
	maximum = 114.737 (19 samples)
Fragmentation average = 0.0491395 (19 samples)
	minimum = 0 (19 samples)
	maximum = 65.9474 (19 samples)
Injected packet rate average = 0.0224226 (19 samples)
	minimum = 0.0177441 (19 samples)
	maximum = 0.0266144 (19 samples)
Accepted packet rate average = 0.0224226 (19 samples)
	minimum = 0.0177441 (19 samples)
	maximum = 0.0266144 (19 samples)
Injected flit rate average = 0.0618008 (19 samples)
	minimum = 0.0408841 (19 samples)
	maximum = 0.0819458 (19 samples)
Accepted flit rate average = 0.0618008 (19 samples)
	minimum = 0.0569024 (19 samples)
	maximum = 0.0853454 (19 samples)
Injected packet size average = 2.75618 (19 samples)
Accepted packet size average = 2.75618 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 55 sec (3055 sec)
gpgpu_simulation_rate = 179420 (inst/sec)
gpgpu_simulation_rate = 1663 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39415
gpu_sim_insn = 28848876
gpu_ipc =     731.9263
gpu_tot_sim_cycle = 5343240
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     107.9827
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 11923
partiton_reqs_in_parallel = 867130
partiton_reqs_in_parallel_total    = 18854248
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6909
partiton_reqs_in_parallel_util = 867130
partiton_reqs_in_parallel_util_total    = 18854248
gpu_sim_cycle_parition_util = 39415
gpu_tot_sim_cycle_parition_util    = 859855
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9304
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     111.8314 GB/Sec
L2_BW_total  =      16.5077 GB/Sec
gpu_total_sim_rate=180024

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11581236
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96542, 92815, 92936, 96318, 96551, 92787, 92947, 96271, 24172, 23188, 23273, 16866, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 172635
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:601034	W0_Idle:1473459	W0_Scoreboard:28126096	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 503 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 5343239 
mrq_lat_table:416483 	63824 	44320 	98463 	121294 	94227 	53163 	25766 	10292 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	573601 	340543 	1274 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	794313 	34759 	305 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	525612 	100567 	1527 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1404 	192 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.011364  7.767218  7.863764  7.798050  7.165312  7.303867  7.855519  7.779743  8.169687  7.985507  7.405406  7.295858  8.732689  8.567141  7.568943  7.548732 
dram[1]:  7.987252  8.032763  7.171466  7.209210  6.918159  6.745636  8.926199  8.063334  8.390863  8.196694  7.373134  7.159420  8.205749  8.156391  7.777166  7.379896 
dram[2]:  8.335745  8.135593  7.985423  7.985423  6.796483  6.918159  8.255973  7.879479  8.478633  7.936000  7.530488  7.264706  8.762520  8.541732  7.011364  6.838670 
dram[3]:  8.033473  8.089888  7.463215  7.483606  6.865482  6.679012  8.794545  7.981848  7.642527  7.481146  7.430513  7.498476  8.131934  7.895196  7.691136  7.268324 
dram[4]:  8.609865  8.263988  8.274924  8.176120  6.738579  6.755725  8.129508  8.102942  8.117840  7.786499  8.063934  7.832803  8.460218  8.179487  7.300920  6.971142 
dram[5]:  7.714090  7.620270  7.580163  7.580163  6.929504  6.720253  8.637630  8.577855  7.197388  7.155844  7.616099  7.235294  8.513344  8.304748  7.378486  7.206226 
dram[6]:  8.428999  8.113669  8.132653  8.132653  6.986807  6.950131  8.184818  8.157895  8.063415  7.909091  7.711599  7.809524  7.719069  7.674385  7.259591  6.957108 
dram[7]:  7.952045  7.776552  7.771588  7.400530  7.417367  7.176152  8.639373  8.550000  6.900990  6.620081  7.755384  7.546407  8.622765  8.553226  7.186076  6.957108 
dram[8]:  8.254759  7.952045  7.903683  7.926136  7.006667  6.951058  8.671329  8.211921  7.959217  7.683465  7.637879  7.661094  7.998492  7.879643  7.459921  7.096250 
dram[9]:  7.878249  8.054545  7.581522  7.560976  7.401409  7.339386  8.292643  8.265000  7.124088  6.941679  7.731595  7.614804  8.404120  8.539453  7.006305  6.842364 
dram[10]:  8.168795  8.009736  7.684573  7.791899  7.242424  6.864230  8.792553  8.320470  7.709321  7.316342  7.360534  7.252924  7.780488  7.825397  7.559184  7.215584 
average row locality = 931669/121192 = 7.687545
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3780      3779      3759      3759      3598      3598      3299      3299      3359      3359      3352      3352      3663      3663      3784      3784 
dram[1]:      3779      3779      3699      3699      3660      3660      3298      3298      3359      3359      3360      3360      3664      3664      3784      3783 
dram[2]:      3840      3840      3698      3698      3660      3660      3298      3298      3360      3360      3360      3360      3664      3664      3733      3733 
dram[3]:      3840      3840      3698      3698      3660      3660      3297      3297      3360      3360      3349      3349      3664      3664      3733      3733 
dram[4]:      3840      3840      3698      3698      3610      3610      3359      3359      3360      3360      3349      3349      3663      3663      3736      3736 
dram[5]:      3779      3779      3749      3749      3608      3609      3358      3358      3359      3359      3350      3350      3663      3663      3736      3736 
dram[6]:      3779      3779      3749      3749      3596      3596      3360      3360      3359      3359      3350      3350      3603      3603      3797      3797 
dram[7]:      3778      3778      3750      3750      3596      3596      3359      3359      3319      3319      3411      3411      3603      3603      3797      3797 
dram[8]:      3778      3778      3750      3750      3575      3575      3360      3360      3319      3319      3411      3411      3603      3603      3797      3797 
dram[9]:      3839      3839      3750      3750      3575      3575      3359      3359      3320      3320      3411      3411      3603      3603      3736      3736 
dram[10]:      3839      3839      3749      3749      3578      3578      3359      3359      3320      3320      3371      3371      3663      3663      3736      3736 
total reads: 629269
bank skew: 3840/3297 = 1.16
chip skew: 57230/57186 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:        500       460       526       456       527       429       476       439       512       453       661       517       612       502       507       471
dram[1]:        498       460       525       453       526       428       474       440       512       452       657       517       612       501       507       471
dram[2]:        502       464       524       454       526       429       477       440       511       453       655       517       605       501       504       468
dram[3]:        501       464       527       455       526       428       475       442       513       453       661       522       607       501       502       469
dram[4]:        501       463       525       455       524       429       476       441       513       453       659       523       605       501       503       467
dram[5]:        499       460       526       455       524       430       476       440       513       453       661       523       607       500       501       467
dram[6]:        498       462       525       454       522       427       475       439       513       453       660       523       603       503       505       469
dram[7]:        498       460       526       453       521       428       478       440       508       447       657       519       603       504       505       469
dram[8]:        496       461       533       456       525       427       479       440       507       448       658       521       603       502       505       470
dram[9]:        500       464       533       456       524       428       477       441       508       448       657       518       601       503       502       465
dram[10]:        501       464       530       457       524       426       477       440       507       448       673       521       603       500       503       467
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1311175 n_act=10881 n_pre=10865 n_req=84667 n_rd=228748 n_write=109920 bw_util=0.4052
n_activity=1153585 dram_eff=0.5872
bk0: 15120a 1524882i bk1: 15116a 1530296i bk2: 15036a 1524172i bk3: 15036a 1529702i bk4: 14392a 1535583i bk5: 14392a 1537700i bk6: 13196a 1544282i bk7: 13196a 1548998i bk8: 13436a 1543773i bk9: 13436a 1544720i bk10: 13408a 1541051i bk11: 13408a 1547281i bk12: 14652a 1529476i bk13: 14652a 1534775i bk14: 15136a 1519664i bk15: 15136a 1523914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1310799 n_act=11033 n_pre=11017 n_req=84685 n_rd=228820 n_write=109920 bw_util=0.4053
n_activity=1157024 dram_eff=0.5855
bk0: 15116a 1523393i bk1: 15116a 1529312i bk2: 14796a 1527265i bk3: 14796a 1531349i bk4: 14640a 1532121i bk5: 14640a 1535892i bk6: 13192a 1545753i bk7: 13192a 1549240i bk8: 13436a 1544470i bk9: 13436a 1545020i bk10: 13440a 1542816i bk11: 13440a 1545954i bk12: 14656a 1526670i bk13: 14656a 1532373i bk14: 15136a 1519200i bk15: 15132a 1521200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41991
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1310795 n_act=10953 n_pre=10937 n_req=84726 n_rd=228904 n_write=110000 bw_util=0.4055
n_activity=1154067 dram_eff=0.5873
bk0: 15360a 1520641i bk1: 15360a 1526247i bk2: 14792a 1526195i bk3: 14792a 1533697i bk4: 14640a 1532648i bk5: 14640a 1533428i bk6: 13192a 1545686i bk7: 13192a 1550014i bk8: 13440a 1544511i bk9: 13440a 1545250i bk10: 13440a 1543925i bk11: 13440a 1547939i bk12: 14656a 1529969i bk13: 14656a 1532860i bk14: 14932a 1520623i bk15: 14932a 1521822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38746
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1310639 n_act=11119 n_pre=11103 n_req=84682 n_rd=228808 n_write=109920 bw_util=0.4053
n_activity=1155113 dram_eff=0.5865
bk0: 15360a 1521658i bk1: 15360a 1528021i bk2: 14792a 1528218i bk3: 14792a 1531283i bk4: 14640a 1532655i bk5: 14640a 1534595i bk6: 13188a 1545158i bk7: 13188a 1547688i bk8: 13440a 1541412i bk9: 13440a 1542085i bk10: 13396a 1542596i bk11: 13396a 1547073i bk12: 14656a 1525924i bk13: 14656a 1528883i bk14: 14932a 1522981i bk15: 14932a 1524408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe66af353a0 :  mf: uid=12854323, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5343239), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1311001 n_act=10842 n_pre=10826 n_req=84730 n_rd=228920 n_write=110000 bw_util=0.4055
n_activity=1154138 dram_eff=0.5873
bk0: 15360a 1522154i bk1: 15360a 1528280i bk2: 14792a 1527696i bk3: 14792a 1534039i bk4: 14440a 1533451i bk5: 14440a 1536130i bk6: 13436a 1541639i bk7: 13436a 1545455i bk8: 13440a 1541193i bk9: 13440a 1543511i bk10: 13396a 1544428i bk11: 13396a 1550741i bk12: 14652a 1528337i bk13: 14652a 1531545i bk14: 14944a 1523284i bk15: 14944a 1524794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40062
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1310519 n_act=11173 n_pre=11157 n_req=84685 n_rd=228820 n_write=109920 bw_util=0.4053
n_activity=1156103 dram_eff=0.586
bk0: 15116a 1524123i bk1: 15116a 1528825i bk2: 14996a 1525990i bk3: 14996a 1527425i bk4: 14432a 1534975i bk5: 14436a 1536584i bk6: 13432a 1541223i bk7: 13432a 1545920i bk8: 13436a 1541238i bk9: 13436a 1541240i bk10: 13400a 1544786i bk11: 13400a 1546835i bk12: 14652a 1526530i bk13: 14652a 1531674i bk14: 14944a 1524862i bk15: 14944a 1527133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.398
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1311029 n_act=10956 n_pre=10940 n_req=84666 n_rd=228744 n_write=109920 bw_util=0.4052
n_activity=1151672 dram_eff=0.5881
bk0: 15116a 1524470i bk1: 15116a 1529369i bk2: 14996a 1526579i bk3: 14996a 1530102i bk4: 14384a 1534853i bk5: 14384a 1539077i bk6: 13440a 1542071i bk7: 13440a 1547813i bk8: 13436a 1541358i bk9: 13436a 1543329i bk10: 13400a 1541654i bk11: 13400a 1548220i bk12: 14412a 1529533i bk13: 14412a 1533822i bk14: 15188a 1518604i bk15: 15188a 1521435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40712
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1310391 n_act=11115 n_pre=11099 n_req=84746 n_rd=228904 n_write=110080 bw_util=0.4056
n_activity=1151856 dram_eff=0.5886
bk0: 15112a 1523561i bk1: 15112a 1528521i bk2: 15000a 1524322i bk3: 15000a 1528122i bk4: 14384a 1535016i bk5: 14384a 1538447i bk6: 13436a 1542513i bk7: 13436a 1545267i bk8: 13276a 1541311i bk9: 13276a 1544339i bk10: 13644a 1540055i bk11: 13644a 1542470i bk12: 14412a 1530167i bk13: 14412a 1533952i bk14: 15188a 1520143i bk15: 15188a 1520738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1311047 n_act=10947 n_pre=10931 n_req=84666 n_rd=228744 n_write=109920 bw_util=0.4052
n_activity=1153231 dram_eff=0.5873
bk0: 15112a 1524794i bk1: 15112a 1529875i bk2: 15000a 1526911i bk3: 15000a 1531068i bk4: 14300a 1538442i bk5: 14300a 1538620i bk6: 13440a 1541728i bk7: 13440a 1544853i bk8: 13276a 1543157i bk9: 13276a 1545321i bk10: 13644a 1539551i bk11: 13644a 1542976i bk12: 14412a 1528047i bk13: 14412a 1535098i bk14: 15188a 1517018i bk15: 15188a 1521928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40718
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1310735 n_act=11103 n_pre=11087 n_req=84666 n_rd=228744 n_write=109920 bw_util=0.4052
n_activity=1152802 dram_eff=0.5875
bk0: 15356a 1521036i bk1: 15356a 1525579i bk2: 15000a 1523478i bk3: 15000a 1528171i bk4: 14300a 1537370i bk5: 14300a 1540173i bk6: 13436a 1542116i bk7: 13436a 1545080i bk8: 13280a 1543244i bk9: 13280a 1545465i bk10: 13644a 1539128i bk11: 13644a 1543599i bk12: 14412a 1529831i bk13: 14412a 1533846i bk14: 14944a 1522100i bk15: 14944a 1524345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe66aee0120 :  mf: uid=12854324, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5343239), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1671589 n_nop=1310464 n_act=11071 n_pre=11055 n_req=84750 n_rd=228919 n_write=110080 bw_util=0.4056
n_activity=1157058 dram_eff=0.586
bk0: 15356a 1522525i bk1: 15356a 1526321i bk2: 14996a 1527160i bk3: 14996a 1529622i bk4: 14312a 1537438i bk5: 14311a 1539237i bk6: 13436a 1542071i bk7: 13436a 1546582i bk8: 13280a 1544915i bk9: 13280a 1546125i bk10: 13484a 1542707i bk11: 13484a 1545853i bk12: 14652a 1526219i bk13: 14652a 1531946i bk14: 14944a 1523465i bk15: 14944a 1524610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28594, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28593, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 1
L2_cache_bank[2]: Access = 42288, Miss = 28603, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28602, Miss_rate = 0.676, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28613, Miss_rate = 0.676, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28613, Miss_rate = 0.677, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28601, Miss_rate = 0.677, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28601, Miss_rate = 0.677, Pending_hits = 1434, Reservation_fails = 1
L2_cache_bank[8]: Access = 42318, Miss = 28615, Miss_rate = 0.676, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[9]: Access = 42328, Miss = 28615, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28602, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28603, Miss_rate = 0.676, Pending_hits = 1448, Reservation_fails = 1
L2_cache_bank[12]: Access = 42268, Miss = 28593, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28593, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28613, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28613, Miss_rate = 0.676, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28593, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[17]: Access = 42278, Miss = 28593, Miss_rate = 0.676, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28593, Miss_rate = 0.676, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28593, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28615, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28615, Miss_rate = 0.676, Pending_hits = 1416, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 629269
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 18462
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 282676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18153
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.127

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51806
	minimum = 6
	maximum = 42
Network latency average = 8.39157
	minimum = 6
	maximum = 42
Slowest packet = 1768884
Flit latency average = 6.8523
	minimum = 6
	maximum = 38
Slowest flit = 4875076
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235977
	minimum = 0.0186736 (at node 0)
	maximum = 0.0280104 (at node 15)
Accepted packet rate average = 0.0235977
	minimum = 0.0186736 (at node 0)
	maximum = 0.0280104 (at node 15)
Injected flit rate average = 0.0650388
	minimum = 0.0430304 (at node 0)
	maximum = 0.086213 (at node 42)
Accepted flit rate average= 0.0650388
	minimum = 0.0598772 (at node 0)
	maximum = 0.0898158 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.19767 (20 samples)
	minimum = 6 (20 samples)
	maximum = 118.3 (20 samples)
Network latency average = 8.86959 (20 samples)
	minimum = 6 (20 samples)
	maximum = 114.65 (20 samples)
Flit latency average = 7.52275 (20 samples)
	minimum = 6 (20 samples)
	maximum = 110.9 (20 samples)
Fragmentation average = 0.0466825 (20 samples)
	minimum = 0 (20 samples)
	maximum = 62.65 (20 samples)
Injected packet rate average = 0.0224814 (20 samples)
	minimum = 0.0177905 (20 samples)
	maximum = 0.0266842 (20 samples)
Accepted packet rate average = 0.0224814 (20 samples)
	minimum = 0.0177905 (20 samples)
	maximum = 0.0266842 (20 samples)
Injected flit rate average = 0.0619627 (20 samples)
	minimum = 0.0409915 (20 samples)
	maximum = 0.0821591 (20 samples)
Accepted flit rate average = 0.0619627 (20 samples)
	minimum = 0.0570511 (20 samples)
	maximum = 0.0855689 (20 samples)
Injected packet size average = 2.75618 (20 samples)
Accepted packet size average = 2.75618 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 25 sec (3205 sec)
gpgpu_simulation_rate = 180024 (inst/sec)
gpgpu_simulation_rate = 1667 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38886
gpu_sim_insn = 28848876
gpu_ipc =     741.8834
gpu_tot_sim_cycle = 5604276
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     108.1007
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 12361
partiton_reqs_in_parallel = 855492
partiton_reqs_in_parallel_total    = 19721378
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6716
partiton_reqs_in_parallel_util = 855492
partiton_reqs_in_parallel_util_total    = 19721378
gpu_sim_cycle_parition_util = 38886
gpu_tot_sim_cycle_parition_util    = 899270
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9333
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.3528 GB/Sec
L2_BW_total  =      16.5253 GB/Sec
gpu_total_sim_rate=180789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12160464
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101371, 97442, 97583, 101127, 101385, 97427, 97597, 101092, 29011, 27828, 27935, 18064, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 172676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:631317	W0_Idle:1488703	W0_Scoreboard:29249490	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 489 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 5604275 
mrq_lat_table:437967 	67795 	46815 	102888 	126788 	98807 	56125 	26882 	10389 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	606304 	354310 	1308 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	838603 	36964 	314 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	551862 	105612 	1616 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1479 	194 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.270949  8.023035  8.086777  8.020492  7.393858  7.534694  8.090620  8.014174  8.422330  8.235760  7.631269  7.520349  9.022117  8.854263  7.787680  7.767320 
dram[1]:  8.246518  8.292717  7.384319  7.403350  7.145019  6.969250  9.200724  8.327332  8.617550  8.422330  7.599707  7.383191  8.462222  8.412371  7.975839  7.577806 
dram[2]:  8.603129  8.400000  8.205714  8.205714  7.021066  7.145019  8.494157  8.114833  8.734900  8.185534  7.758982  7.489884  9.052298  8.828439  7.221535  7.047101 
dram[3]:  8.296296  8.353591  7.679144  7.699732  7.091364  6.901340  9.067737  8.244733  7.840362  7.678466  7.658754  7.727545  8.387665  8.148359  7.906504  7.480769 
dram[4]:  8.881058  8.530324  8.497042  8.397661  6.961202  6.978670  8.370787  8.344000  8.342949  8.009231  8.299035  8.065625  8.745789  8.460741  7.532903  7.180812 
dram[5]:  7.969044  7.873670  7.798666  7.798666  7.155727  6.942572  8.912821  8.852292  7.393466  7.351695  7.846505  7.460983  8.772657  8.562219  7.591678  7.418043 
dram[6]:  8.694567  8.374824  8.379656  8.355714  7.214564  7.177232  8.426495  8.399356  8.288217  8.107476  7.943077  8.042056  7.967190  7.921986  7.493719  7.169471 
dram[7]:  8.210818  8.032564  7.991803  7.617188  7.652414  7.407209  8.914530  8.824027  7.092798  6.809840  7.990937  7.779412  8.879173  8.809148  7.400744  7.169471 
dram[8]:  8.517985  8.210818  8.147633  8.147633  7.233903  7.177314  8.946827  8.481300  8.180511  7.902778  7.872024  7.895523  8.249631  8.129549  7.696774  7.310049 
dram[9]:  8.138627  8.317744  7.800000  7.779255  7.635229  7.572215  8.563218  8.535189  7.315714  7.132312  7.966867  7.848665  8.658915  8.795276  7.216316  7.050725 
dram[10]:  8.433752  8.272230  7.925474  8.012329  7.473541  7.088803  9.069565  8.591434  7.927245  7.530882  7.588921  7.479885  8.032349  8.077793  7.773635  7.427481 
average row locality = 978293/123466 = 7.923582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3969      3968      3943      3943      3771      3771      3472      3472      3525      3525      3514      3514      3855      3855      3976      3976 
dram[1]:      3968      3968      3880      3880      3836      3836      3471      3471      3525      3525      3523      3523      3856      3856      3976      3975 
dram[2]:      4032      4032      3879      3879      3836      3836      3471      3471      3526      3526      3523      3523      3856      3856      3922      3922 
dram[3]:      4032      4032      3879      3879      3836      3836      3470      3470      3526      3526      3512      3512      3856      3856      3922      3922 
dram[4]:      4032      4032      3879      3879      3784      3784      3535      3535      3526      3526      3512      3512      3855      3855      3925      3925 
dram[5]:      3968      3968      3932      3932      3782      3783      3534      3534      3525      3525      3513      3513      3855      3855      3925      3925 
dram[6]:      3968      3968      3932      3932      3770      3770      3536      3536      3525      3525      3513      3513      3792      3792      3989      3989 
dram[7]:      3967      3967      3933      3933      3770      3770      3535      3535      3483      3483      3577      3577      3792      3792      3989      3989 
dram[8]:      3967      3967      3933      3933      3748      3748      3536      3536      3483      3483      3577      3577      3792      3792      3989      3989 
dram[9]:      4031      4031      3933      3933      3748      3748      3535      3535      3483      3483      3577      3577      3792      3792      3925      3925 
dram[10]:      4031      4031      3932      3932      3751      3751      3535      3535      3483      3483      3535      3535      3855      3855      3925      3925 
total reads: 660773
bank skew: 4032/3470 = 1.16
chip skew: 60096/60048 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:        487       449       512       445       513       420       464       428       498       442       641       503       592       488       493       459
dram[1]:        485       449       512       443       513       419       461       429       498       441       636       502       592       487       493       459
dram[2]:        489       452       510       443       512       420       465       429       497       441       634       503       585       487       490       456
dram[3]:        488       452       513       444       512       419       463       431       499       442       640       507       587       487       488       456
dram[4]:        488       452       511       444       510       419       464       430       499       442       638       508       586       487       489       455
dram[5]:        486       449       513       444       510       420       463       429       499       442       641       508       587       486       488       455
dram[6]:        485       450       511       443       509       418       463       428       499       442       639       508       584       488       491       457
dram[7]:        485       449       512       443       508       419       466       429       495       437       636       505       584       489       491       457
dram[8]:        483       450       519       446       511       418       466       429       493       437       637       506       584       487       492       458
dram[9]:        487       452       519       445       510       419       464       430       494       437       637       504       582       488       489       453
dram[10]:        488       452       516       446       511       417       464       429       494       437       652       507       583       486       489       455
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1366031 n_act=11083 n_pre=11067 n_req=88903 n_rd=240196 n_write=115416 bw_util=0.4079
n_activity=1209125 dram_eff=0.5882
bk0: 15876a 1590613i bk1: 15872a 1596543i bk2: 15772a 1589878i bk3: 15772a 1595972i bk4: 15084a 1602261i bk5: 15084a 1604106i bk6: 13888a 1610543i bk7: 13888a 1615216i bk8: 14100a 1610373i bk9: 14100a 1611313i bk10: 14056a 1607635i bk11: 14056a 1614198i bk12: 15420a 1594908i bk13: 15420a 1600125i bk14: 15904a 1585025i bk15: 15904a 1589182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39733
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365627 n_act=11245 n_pre=11229 n_req=88923 n_rd=240276 n_write=115416 bw_util=0.408
n_activity=1212949 dram_eff=0.5865
bk0: 15872a 1589176i bk1: 15872a 1595478i bk2: 15520a 1593314i bk3: 15520a 1597543i bk4: 15344a 1598480i bk5: 15344a 1602354i bk6: 13884a 1612125i bk7: 13884a 1615938i bk8: 14100a 1610770i bk9: 14100a 1611436i bk10: 14092a 1609640i bk11: 14092a 1612830i bk12: 15424a 1592492i bk13: 15424a 1597914i bk14: 15904a 1584282i bk15: 15900a 1586618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365643 n_act=11155 n_pre=11139 n_req=88964 n_rd=240360 n_write=115496 bw_util=0.4081
n_activity=1209726 dram_eff=0.5883
bk0: 16128a 1585660i bk1: 16128a 1592311i bk2: 15516a 1591886i bk3: 15516a 1600176i bk4: 15344a 1599161i bk5: 15344a 1599359i bk6: 13884a 1612125i bk7: 13884a 1616696i bk8: 14104a 1611145i bk9: 14104a 1611794i bk10: 14092a 1610213i bk11: 14092a 1614761i bk12: 15424a 1595704i bk13: 15424a 1598299i bk14: 15688a 1586054i bk15: 15688a 1587478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365471 n_act=11329 n_pre=11313 n_req=88920 n_rd=240264 n_write=115416 bw_util=0.4079
n_activity=1210743 dram_eff=0.5875
bk0: 16128a 1586906i bk1: 16128a 1593767i bk2: 15516a 1593999i bk3: 15516a 1597658i bk4: 15344a 1599175i bk5: 15344a 1601197i bk6: 13880a 1611524i bk7: 13880a 1613893i bk8: 14104a 1607595i bk9: 14104a 1608527i bk10: 14048a 1609235i bk11: 14048a 1613632i bk12: 15424a 1591229i bk13: 15424a 1594208i bk14: 15688a 1588417i bk15: 15688a 1590102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365829 n_act=11046 n_pre=11030 n_req=88972 n_rd=240384 n_write=115504 bw_util=0.4082
n_activity=1210287 dram_eff=0.5881
bk0: 16128a 1587468i bk1: 16128a 1594142i bk2: 15516a 1593753i bk3: 15516a 1600276i bk4: 15136a 1599935i bk5: 15136a 1602605i bk6: 14140a 1608111i bk7: 14140a 1612084i bk8: 14104a 1607625i bk9: 14104a 1609966i bk10: 14048a 1611101i bk11: 14048a 1617696i bk12: 15420a 1594080i bk13: 15420a 1597752i bk14: 15700a 1588745i bk15: 15700a 1590647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365351 n_act=11383 n_pre=11367 n_req=88923 n_rd=240276 n_write=115416 bw_util=0.408
n_activity=1211884 dram_eff=0.587
bk0: 15872a 1589627i bk1: 15872a 1594729i bk2: 15728a 1592404i bk3: 15728a 1593461i bk4: 15128a 1601386i bk5: 15132a 1603083i bk6: 14136a 1607617i bk7: 14136a 1612353i bk8: 14100a 1607582i bk9: 14100a 1607839i bk10: 14052a 1611404i bk11: 14052a 1613798i bk12: 15420a 1592109i bk13: 15420a 1597449i bk14: 15700a 1590283i bk15: 15700a 1592883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38368
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365865 n_act=11164 n_pre=11148 n_req=88904 n_rd=240200 n_write=115416 bw_util=0.4079
n_activity=1207212 dram_eff=0.5892
bk0: 15872a 1590025i bk1: 15872a 1595003i bk2: 15728a 1592409i bk3: 15728a 1596037i bk4: 15080a 1601044i bk5: 15080a 1605607i bk6: 14144a 1608334i bk7: 14144a 1614489i bk8: 14100a 1607471i bk9: 14100a 1609595i bk10: 14052a 1608165i bk11: 14052a 1614958i bk12: 15168a 1595028i bk13: 15168a 1599367i bk14: 15956a 1583934i bk15: 15956a 1586650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365207 n_act=11325 n_pre=11309 n_req=88988 n_rd=240368 n_write=115584 bw_util=0.4083
n_activity=1208091 dram_eff=0.5893
bk0: 15868a 1589065i bk1: 15868a 1594663i bk2: 15732a 1590588i bk3: 15732a 1594395i bk4: 15080a 1601220i bk5: 15080a 1604717i bk6: 14140a 1608957i bk7: 14140a 1611657i bk8: 13932a 1607821i bk9: 13932a 1610933i bk10: 14308a 1606569i bk11: 14308a 1609302i bk12: 15168a 1595911i bk13: 15168a 1599679i bk14: 15956a 1585538i bk15: 15956a 1586083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36268
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365895 n_act=11149 n_pre=11133 n_req=88904 n_rd=240200 n_write=115416 bw_util=0.4079
n_activity=1208998 dram_eff=0.5883
bk0: 15868a 1589975i bk1: 15868a 1596287i bk2: 15732a 1593266i bk3: 15732a 1596923i bk4: 14992a 1605168i bk5: 14992a 1605385i bk6: 14144a 1608099i bk7: 14144a 1611781i bk8: 13932a 1610072i bk9: 13932a 1611794i bk10: 14308a 1606216i bk11: 14308a 1609743i bk12: 15168a 1593260i bk13: 15168a 1600813i bk14: 15956a 1582360i bk15: 15956a 1587230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39088
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe66b39d270 :  mf: uid=13496968, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5604275), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365577 n_act=11313 n_pre=11297 n_req=88902 n_rd=240190 n_write=115416 bw_util=0.4079
n_activity=1208667 dram_eff=0.5884
bk0: 16124a 1586155i bk1: 16124a 1591555i bk2: 15732a 1589188i bk3: 15730a 1593952i bk4: 14992a 1603644i bk5: 14992a 1607031i bk6: 14140a 1608313i bk7: 14140a 1611364i bk8: 13932a 1609506i bk9: 13932a 1611944i bk10: 14308a 1605046i bk11: 14308a 1609722i bk12: 15168a 1595217i bk13: 15168a 1599582i bk14: 15700a 1587224i bk15: 15700a 1590285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1743793 n_nop=1365299 n_act=11275 n_pre=11259 n_req=88990 n_rd=240376 n_write=115584 bw_util=0.4083
n_activity=1212841 dram_eff=0.587
bk0: 16124a 1587740i bk1: 16124a 1591982i bk2: 15728a 1593030i bk3: 15728a 1596084i bk4: 15004a 1604152i bk5: 15004a 1606232i bk6: 14140a 1608239i bk7: 14140a 1613177i bk8: 13932a 1611376i bk9: 13932a 1612815i bk10: 14140a 1608964i bk11: 14140a 1612109i bk12: 15420a 1591455i bk13: 15420a 1597848i bk14: 15700a 1588705i bk15: 15700a 1590352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 30025, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 30024, Miss_rate = 0.677, Pending_hits = 1435, Reservation_fails = 1
L2_cache_bank[2]: Access = 44401, Miss = 30035, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 30034, Miss_rate = 0.677, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 30045, Miss_rate = 0.676, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 30045, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 30033, Miss_rate = 0.677, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 30033, Miss_rate = 0.677, Pending_hits = 1437, Reservation_fails = 1
L2_cache_bank[8]: Access = 44432, Miss = 30048, Miss_rate = 0.676, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[9]: Access = 44443, Miss = 30048, Miss_rate = 0.676, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 30034, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 30035, Miss_rate = 0.676, Pending_hits = 1452, Reservation_fails = 1
L2_cache_bank[12]: Access = 44380, Miss = 30025, Miss_rate = 0.677, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 30025, Miss_rate = 0.676, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 30046, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 30046, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 30025, Miss_rate = 0.676, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[17]: Access = 44391, Miss = 30025, Miss_rate = 0.676, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 30024, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 30024, Miss_rate = 0.676, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 30047, Miss_rate = 0.676, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 30047, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 660773
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 18537
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 297601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 343235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.128

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58179
	minimum = 6
	maximum = 58
Network latency average = 8.45434
	minimum = 6
	maximum = 51
Slowest packet = 1862076
Flit latency average = 6.93488
	minimum = 6
	maximum = 47
Slowest flit = 5132320
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239187
	minimum = 0.0189276 (at node 1)
	maximum = 0.0283914 (at node 23)
Accepted packet rate average = 0.0239187
	minimum = 0.0189276 (at node 1)
	maximum = 0.0283914 (at node 23)
Injected flit rate average = 0.0659236
	minimum = 0.0436158 (at node 1)
	maximum = 0.0873859 (at node 42)
Accepted flit rate average= 0.0659236
	minimum = 0.0606918 (at node 1)
	maximum = 0.0910377 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.16834 (21 samples)
	minimum = 6 (21 samples)
	maximum = 115.429 (21 samples)
Network latency average = 8.84981 (21 samples)
	minimum = 6 (21 samples)
	maximum = 111.619 (21 samples)
Flit latency average = 7.49476 (21 samples)
	minimum = 6 (21 samples)
	maximum = 107.857 (21 samples)
Fragmentation average = 0.0444595 (21 samples)
	minimum = 0 (21 samples)
	maximum = 59.6667 (21 samples)
Injected packet rate average = 0.0225498 (21 samples)
	minimum = 0.0178447 (21 samples)
	maximum = 0.0267655 (21 samples)
Accepted packet rate average = 0.0225498 (21 samples)
	minimum = 0.0178447 (21 samples)
	maximum = 0.0267655 (21 samples)
Injected flit rate average = 0.0621513 (21 samples)
	minimum = 0.0411164 (21 samples)
	maximum = 0.082408 (21 samples)
Accepted flit rate average = 0.0621513 (21 samples)
	minimum = 0.0572245 (21 samples)
	maximum = 0.0858293 (21 samples)
Injected packet size average = 2.75618 (21 samples)
Accepted packet size average = 2.75618 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 51 sec (3351 sec)
gpgpu_simulation_rate = 180789 (inst/sec)
gpgpu_simulation_rate = 1672 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39152
gpu_sim_insn = 28848876
gpu_ipc =     736.8430
gpu_tot_sim_cycle = 5865578
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     108.2034
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 12765
partiton_reqs_in_parallel = 861344
partiton_reqs_in_parallel_total    = 20576870
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6549
partiton_reqs_in_parallel_util = 861344
partiton_reqs_in_parallel_util_total    = 20576870
gpu_sim_cycle_parition_util = 39152
gpu_tot_sim_cycle_parition_util    = 938156
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9360
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.5826 GB/Sec
L2_BW_total  =      16.5406 GB/Sec
gpu_total_sim_rate=181491

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12739692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106198, 102088, 102230, 105941, 106212, 102065, 102244, 105911, 29011, 27828, 27935, 18064, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 172707
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:661338	W0_Idle:1504002	W0_Scoreboard:30387239	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 477 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 5865577 
mrq_lat_table:457289 	70303 	48822 	108732 	133648 	104214 	59311 	28355 	10406 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	635059 	372047 	1320 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	882992 	39067 	325 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	578653 	110132 	1689 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1555 	196 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.057143  7.792714  7.916452  7.756927  7.102564  7.262172  7.980510  7.839470  8.190691  8.022058  7.546593  7.382313  8.826923  8.698251  7.613219  7.631902 
dram[1]:  8.097911  8.183377  7.314321  7.278986  6.943991  6.816724  8.944538  8.100456  8.496884  8.290274  7.455419  7.256342  8.243093  8.175343  7.745953  7.351064 
dram[2]:  8.414343  8.143959  8.099463  8.056149  6.816724  6.943991  8.354788  7.907875  8.498443  7.953353  7.580195  7.354533  8.907463  8.674418  7.021839  6.879505 
dram[3]:  8.112676  8.164948  7.551378  7.570352  6.911731  6.709132  8.824212  8.025641  7.728045  7.577778  7.527121  7.569231  8.153006  7.894180  7.713384  7.272619 
dram[4]:  8.643929  8.260756  8.277472  8.187500  6.847597  6.847597  8.178411  8.178411  8.094955  7.728045  8.162896  7.923865  8.597982  8.310585  7.267539  6.937571 
dram[5]:  7.744070  7.696030  7.671250  7.690476  6.992815  6.767092  8.754415  8.726400  7.292781  7.273334  7.743920  7.324763  8.475852  8.264543  7.372738  7.199058 
dram[6]:  8.439456  8.151117  8.182667  8.248656  7.061818  6.927467  8.204512  8.179910  8.045723  7.882948  7.810967  7.833574  7.863882  7.800802  7.261628  6.954343 
dram[7]:  8.002581  7.801258  7.769620  7.413043  7.402795  7.148466  8.812601  8.700159  6.952073  6.725564  7.911555  7.607682  8.580882  8.543192  7.194700  7.016854 
dram[8]:  8.214569  7.880559  8.034032  8.076316  7.024302  7.007273  8.701755  8.229261  8.010448  7.778261  7.756643  7.756643  8.126741  7.993151  7.533173  7.128995 
dram[9]:  7.908864  8.090677  7.596535  7.522059  7.421052  7.271698  8.457364  8.379416  7.157333  7.007833  7.866667  7.649655  8.335714  8.530702  7.049596  6.961276 
dram[10]:  8.259453  8.070064  7.807888  7.888175  7.257215  6.910394  8.812601  8.405239  7.757226  7.373626  7.507565  7.306560  7.830709  7.892857  7.555006  7.241706 
average row locality = 1024917/132430 = 7.739311
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4158      4157      4135      4135      3958      3958      3629      3629      3695      3695      3688      3688      4031      4031      4163      4163 
dram[1]:      4157      4157      4069      4069      4026      4026      3628      3628      3695      3695      3697      3697      4032      4032      4163      4162 
dram[2]:      4224      4224      4068      4068      4026      4026      3628      3628      3696      3696      3697      3697      4032      4032      4107      4107 
dram[3]:      4224      4224      4068      4068      4026      4026      3627      3627      3696      3696      3685      3685      4032      4032      4107      4107 
dram[4]:      4224      4224      4068      4068      3971      3971      3695      3695      3696      3696      3685      3685      4031      4031      4110      4110 
dram[5]:      4157      4157      4124      4124      3969      3970      3694      3694      3695      3695      3686      3686      4031      4031      4110      4110 
dram[6]:      4157      4157      4124      4124      3956      3956      3696      3696      3695      3695      3686      3686      3965      3965      4177      4177 
dram[7]:      4156      4156      4125      4125      3956      3956      3695      3695      3651      3651      3753      3753      3965      3965      4177      4177 
dram[8]:      4156      4156      4125      4125      3933      3933      3696      3696      3651      3651      3753      3753      3965      3965      4177      4177 
dram[9]:      4223      4223      4125      4125      3933      3933      3695      3695      3652      3652      3753      3753      3965      3965      4110      4110 
dram[10]:      4223      4223      4124      4124      3936      3936      3695      3695      3652      3652      3709      3709      4031      4031      4110      4110 
total reads: 692277
bank skew: 4224/3627 = 1.16
chip skew: 62960/62912 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:        475       438       499       435       499       410       453       419       485       432       622       490       577       477       481       448
dram[1]:        473       438       498       432       499       410       451       420       486       431       617       490       577       476       481       448
dram[2]:        477       442       496       433       498       410       454       420       485       431       615       490       570       476       478       445
dram[3]:        476       442       500       433       498       409       452       422       487       431       621       494       572       476       476       446
dram[4]:        476       441       498       434       496       409       453       421       487       432       619       495       571       476       477       444
dram[5]:        474       439       499       433       496       410       453       420       486       432       622       495       572       475       476       444
dram[6]:        473       440       498       433       495       408       452       419       486       432       621       495       569       477       479       447
dram[7]:        473       438       498       432       494       409       455       420       482       427       618       492       569       479       480       447
dram[8]:        471       439       505       435       497       408       455       420       481       427       619       493       569       476       480       447
dram[9]:        475       442       506       434       496       409       454       421       482       427       618       491       567       478       477       443
dram[10]:        476       441       502       435       497       407       454       420       481       427       632       494       568       475       477       445
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1420145 n_act=11899 n_pre=11883 n_req=93141 n_rd=251652 n_write=120912 bw_util=0.4102
n_activity=1269113 dram_eff=0.5871
bk0: 16632a 1656274i bk1: 16628a 1662240i bk2: 16540a 1655369i bk3: 16540a 1661517i bk4: 15832a 1667869i bk5: 15832a 1669716i bk6: 14516a 1677339i bk7: 14516a 1682190i bk8: 14780a 1676944i bk9: 14780a 1677739i bk10: 14752a 1674142i bk11: 14752a 1681222i bk12: 16124a 1661327i bk13: 16124a 1666816i bk14: 16652a 1650261i bk15: 16652a 1655059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39827
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe66bd85a10 :  mf: uid=14139612, sid05:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5865577), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419787 n_act=12039 n_pre=12023 n_req=93161 n_rd=251730 n_write=120912 bw_util=0.4103
n_activity=1271937 dram_eff=0.5859
bk0: 16628a 1654815i bk1: 16628a 1661185i bk2: 16276a 1658931i bk3: 16276a 1663178i bk4: 16104a 1663718i bk5: 16102a 1667590i bk6: 14512a 1678503i bk7: 14512a 1682660i bk8: 14780a 1677152i bk9: 14780a 1677888i bk10: 14788a 1675764i bk11: 14788a 1679210i bk12: 16128a 1658132i bk13: 16128a 1664179i bk14: 16652a 1649762i bk15: 16648a 1651715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419757 n_act=11963 n_pre=11947 n_req=93206 n_rd=251824 n_write=121000 bw_util=0.4105
n_activity=1269163 dram_eff=0.5875
bk0: 16896a 1650880i bk1: 16896a 1657978i bk2: 16272a 1657394i bk3: 16272a 1665981i bk4: 16104a 1664828i bk5: 16104a 1664940i bk6: 14512a 1678732i bk7: 14512a 1683592i bk8: 14784a 1677497i bk9: 14784a 1678261i bk10: 14788a 1676842i bk11: 14788a 1681141i bk12: 16128a 1662307i bk13: 16128a 1664887i bk14: 16428a 1651065i bk15: 16428a 1652934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419585 n_act=12145 n_pre=12129 n_req=93158 n_rd=251720 n_write=120912 bw_util=0.4103
n_activity=1270513 dram_eff=0.5866
bk0: 16896a 1652069i bk1: 16896a 1659529i bk2: 16272a 1659707i bk3: 16272a 1663699i bk4: 16104a 1664383i bk5: 16104a 1666771i bk6: 14508a 1678039i bk7: 14508a 1680488i bk8: 14784a 1673543i bk9: 14784a 1675252i bk10: 14740a 1675749i bk11: 14740a 1679959i bk12: 16128a 1656888i bk13: 16128a 1660226i bk14: 16428a 1654053i bk15: 16428a 1655505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39061
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419939 n_act=11864 n_pre=11848 n_req=93210 n_rd=251840 n_write=121000 bw_util=0.4105
n_activity=1269686 dram_eff=0.5873
bk0: 16896a 1652901i bk1: 16896a 1659608i bk2: 16272a 1659041i bk3: 16272a 1665979i bk4: 15884a 1665326i bk5: 15884a 1668399i bk6: 14780a 1674363i bk7: 14780a 1678322i bk8: 14784a 1673988i bk9: 14784a 1676094i bk10: 14740a 1677573i bk11: 14740a 1684672i bk12: 16124a 1660438i bk13: 16124a 1664218i bk14: 16440a 1653996i bk15: 16440a 1656141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419481 n_act=12191 n_pre=12175 n_req=93161 n_rd=251732 n_write=120912 bw_util=0.4103
n_activity=1271554 dram_eff=0.5861
bk0: 16628a 1655065i bk1: 16628a 1660219i bk2: 16496a 1657716i bk3: 16496a 1659170i bk4: 15876a 1666904i bk5: 15880a 1668641i bk6: 14776a 1674010i bk7: 14776a 1679257i bk8: 14780a 1674347i bk9: 14780a 1674457i bk10: 14744a 1678076i bk11: 14744a 1680596i bk12: 16124a 1658509i bk13: 16124a 1663743i bk14: 16440a 1655890i bk15: 16440a 1658586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419967 n_act=11990 n_pre=11974 n_req=93140 n_rd=251648 n_write=120912 bw_util=0.4102
n_activity=1266599 dram_eff=0.5883
bk0: 16628a 1655358i bk1: 16628a 1660693i bk2: 16496a 1657662i bk3: 16496a 1661846i bk4: 15824a 1666758i bk5: 15824a 1670847i bk6: 14784a 1674334i bk7: 14784a 1681094i bk8: 14780a 1673848i bk9: 14780a 1675882i bk10: 14744a 1674641i bk11: 14744a 1681517i bk12: 15860a 1661472i bk13: 15860a 1666036i bk14: 16708a 1649116i bk15: 16708a 1651826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fe66bd16050 :  mf: uid=14139611, sid05:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5865572), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419281 n_act=12157 n_pre=12141 n_req=93228 n_rd=251824 n_write=121088 bw_util=0.4106
n_activity=1267112 dram_eff=0.5886
bk0: 16624a 1654480i bk1: 16624a 1659855i bk2: 16500a 1655723i bk3: 16500a 1659790i bk4: 15824a 1666660i bk5: 15824a 1669960i bk6: 14780a 1675332i bk7: 14780a 1678250i bk8: 14604a 1674302i bk9: 14604a 1677578i bk10: 15012a 1673015i bk11: 15012a 1675593i bk12: 15860a 1662097i bk13: 15860a 1665889i bk14: 16708a 1650716i bk15: 16708a 1651561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36452
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1420053 n_act=11947 n_pre=11931 n_req=93140 n_rd=251648 n_write=120912 bw_util=0.4102
n_activity=1268371 dram_eff=0.5875
bk0: 16624a 1655301i bk1: 16624a 1661824i bk2: 16500a 1659068i bk3: 16500a 1662617i bk4: 15732a 1670713i bk5: 15732a 1671092i bk6: 14784a 1674492i bk7: 14784a 1678063i bk8: 14604a 1676748i bk9: 14604a 1678579i bk10: 15012a 1672458i bk11: 15012a 1676005i bk12: 15860a 1659813i bk13: 15860a 1667414i bk14: 16708a 1647873i bk15: 16708a 1652598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38866
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419641 n_act=12153 n_pre=12137 n_req=93140 n_rd=251648 n_write=120912 bw_util=0.4102
n_activity=1268322 dram_eff=0.5875
bk0: 16892a 1651255i bk1: 16892a 1656898i bk2: 16500a 1654479i bk3: 16500a 1659125i bk4: 15732a 1669248i bk5: 15732a 1672703i bk6: 14780a 1674660i bk7: 14780a 1678005i bk8: 14608a 1675883i bk9: 14608a 1678739i bk10: 15012a 1671452i bk11: 15012a 1676071i bk12: 15860a 1661313i bk13: 15860a 1665960i bk14: 16440a 1652808i bk15: 16440a 1656060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36992
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816491 n_nop=1419413 n_act=12083 n_pre=12067 n_req=93232 n_rd=251840 n_write=121088 bw_util=0.4106
n_activity=1272224 dram_eff=0.5863
bk0: 16892a 1652891i bk1: 16892a 1657555i bk2: 16496a 1658878i bk3: 16496a 1661718i bk4: 15744a 1669748i bk5: 15744a 1671582i bk6: 14780a 1674203i bk7: 14780a 1679579i bk8: 14608a 1678131i bk9: 14608a 1679741i bk10: 14836a 1675713i bk11: 14836a 1678521i bk12: 16124a 1657331i bk13: 16124a 1664022i bk14: 16440a 1654206i bk15: 16440a 1655835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37758

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31457, Miss_rate = 0.676, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31456, Miss_rate = 0.677, Pending_hits = 1443, Reservation_fails = 1
L2_cache_bank[2]: Access = 46514, Miss = 31467, Miss_rate = 0.677, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31466, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31478, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31478, Miss_rate = 0.677, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31465, Miss_rate = 0.677, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31465, Miss_rate = 0.677, Pending_hits = 1446, Reservation_fails = 1
L2_cache_bank[8]: Access = 46547, Miss = 31480, Miss_rate = 0.676, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[9]: Access = 46558, Miss = 31480, Miss_rate = 0.676, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31466, Miss_rate = 0.676, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31467, Miss_rate = 0.677, Pending_hits = 1460, Reservation_fails = 1
L2_cache_bank[12]: Access = 46492, Miss = 31456, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31456, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31478, Miss_rate = 0.676, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31478, Miss_rate = 0.676, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31456, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[17]: Access = 46503, Miss = 31456, Miss_rate = 0.676, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31456, Miss_rate = 0.676, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31456, Miss_rate = 0.676, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31480, Miss_rate = 0.676, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31480, Miss_rate = 0.676, Pending_hits = 1425, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 692277
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 18684
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 312454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 359619
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.129

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50518
	minimum = 6
	maximum = 47
Network latency average = 8.38374
	minimum = 6
	maximum = 44
Slowest packet = 1956995
Flit latency average = 6.83306
	minimum = 6
	maximum = 40
Slowest flit = 5403905
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237562
	minimum = 0.018799 (at node 0)
	maximum = 0.0281985 (at node 3)
Accepted packet rate average = 0.0237562
	minimum = 0.018799 (at node 0)
	maximum = 0.0281985 (at node 3)
Injected flit rate average = 0.0654757
	minimum = 0.0433195 (at node 0)
	maximum = 0.0867922 (at node 42)
Accepted flit rate average= 0.0654757
	minimum = 0.0602794 (at node 0)
	maximum = 0.0904191 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.1382 (22 samples)
	minimum = 6 (22 samples)
	maximum = 112.318 (22 samples)
Network latency average = 8.82863 (22 samples)
	minimum = 6 (22 samples)
	maximum = 108.545 (22 samples)
Flit latency average = 7.46468 (22 samples)
	minimum = 6 (22 samples)
	maximum = 104.773 (22 samples)
Fragmentation average = 0.0424386 (22 samples)
	minimum = 0 (22 samples)
	maximum = 56.9545 (22 samples)
Injected packet rate average = 0.0226047 (22 samples)
	minimum = 0.0178881 (22 samples)
	maximum = 0.0268307 (22 samples)
Accepted packet rate average = 0.0226047 (22 samples)
	minimum = 0.0178881 (22 samples)
	maximum = 0.0268307 (22 samples)
Injected flit rate average = 0.0623024 (22 samples)
	minimum = 0.0412166 (22 samples)
	maximum = 0.0826073 (22 samples)
Accepted flit rate average = 0.0623024 (22 samples)
	minimum = 0.0573633 (22 samples)
	maximum = 0.0860379 (22 samples)
Injected packet size average = 2.75618 (22 samples)
Accepted packet size average = 2.75618 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 17 sec (3497 sec)
gpgpu_simulation_rate = 181491 (inst/sec)
gpgpu_simulation_rate = 1677 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38759
gpu_sim_insn = 28848876
gpu_ipc =     744.3143
gpu_tot_sim_cycle = 6126487
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     108.3042
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 13234
partiton_reqs_in_parallel = 852698
partiton_reqs_in_parallel_total    = 21438214
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6384
partiton_reqs_in_parallel_util = 852698
partiton_reqs_in_parallel_util_total    = 21438214
gpu_sim_cycle_parition_util = 38759
gpu_tot_sim_cycle_parition_util    = 977308
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9384
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.7242 GB/Sec
L2_BW_total  =      16.5557 GB/Sec
gpu_total_sim_rate=181986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13318920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111025, 106727, 106877, 110757, 111039, 106703, 106891, 110727, 29011, 27828, 27935, 18064, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 172757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:691502	W0_Idle:1518997	W0_Scoreboard:31512997	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 466 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 6126486 
mrq_lat_table:478699 	74307 	51277 	113091 	139107 	108877 	62339 	29510 	10497 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	667771 	385805 	1354 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	927328 	41225 	334 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	604882 	115204 	1772 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1630 	198 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.294118  8.025990  8.119949  7.959158  7.309639  7.471675  8.219764  8.076812  8.420975  8.250361  7.753762  7.587684  9.091570  8.961318  7.831528  7.831528 
dram[1]:  8.335476  8.422078  7.509547  7.473872  7.150922  7.021493  9.194719  8.341317  8.703816  8.496274  7.662618  7.461235  8.500000  8.431267  7.926919  7.531250 
dram[2]:  8.658824  8.384810  8.300792  8.257217  7.021493  7.150922  8.598765  8.146199  8.732006  8.180775  7.788752  7.560586  9.173020  8.937143  7.213318  7.069690 
dram[3]:  8.353089  8.406092  7.748768  7.767901  7.118119  6.912027  9.073290  8.265578  7.930459  7.778990  7.735978  7.778542  8.408602  8.124676  7.909654  7.448718 
dram[4]:  8.891275  8.503209  8.479784  8.389334  7.052083  7.052083  8.423304  8.423304  8.299854  7.930459  8.377778  8.136691  8.859774  8.568493  7.478363  7.128205 
dram[5]:  7.976630  7.927873  7.871007  7.890394  7.199764  6.970252  9.006310  8.977987  7.491458  7.471822  7.954993  7.531291  8.711699  8.498641  7.566864  7.374856 
dram[6]:  8.681393  8.389392  8.386126  8.452507  7.270335  7.133803  8.449704  8.424779  8.250361  8.063649  8.022695  8.045519  8.112732  8.048684  7.474828  7.147702 
dram[7]:  8.238882  8.034697  7.970149  7.610451  7.616541  7.358354  9.065080  8.951410  7.145223  6.916153  8.127629  7.820513  8.839596  8.776184  7.390272  7.210817 
dram[8]:  8.453715  8.115144  8.236504  8.279070  7.231415  7.214115  8.952978  8.474777  8.188321  7.956028  7.971114  7.971114  8.379452  8.243936  7.749703  7.323991 
dram[9]:  8.146372  8.330817  7.795620  7.720482  7.634177  7.482630  8.705792  8.626888  7.351245  7.200257  8.082287  7.862958  8.567227  8.763610  7.224859  7.152125 
dram[10]:  8.501925  8.309912  8.028822  8.110126  7.467822  7.115566  9.065080  8.653030  7.933522  7.549125  7.717185  7.513834  8.081395  8.144531  7.750303  7.434884 
average row locality = 1071541/134664 = 7.957145
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4347      4346      4319      4319      4131      4131      3802      3802      3861      3861      3850      3850      4223      4223      4355      4355 
dram[1]:      4346      4346      4250      4250      4202      4202      3801      3801      3861      3861      3860      3860      4224      4224      4355      4354 
dram[2]:      4416      4416      4249      4249      4202      4202      3801      3801      3862      3862      3860      3860      4224      4224      4296      4296 
dram[3]:      4416      4416      4249      4249      4202      4202      3800      3800      3862      3862      3848      3848      4224      4224      4296      4296 
dram[4]:      4416      4416      4249      4249      4145      4145      3871      3871      3862      3862      3848      3848      4223      4223      4299      4299 
dram[5]:      4346      4346      4307      4307      4143      4144      3870      3870      3861      3861      3849      3849      4223      4223      4299      4299 
dram[6]:      4346      4346      4307      4307      4130      4130      3872      3872      3861      3861      3849      3849      4154      4154      4369      4369 
dram[7]:      4345      4345      4308      4308      4130      4130      3871      3871      3815      3815      3919      3919      4154      4154      4369      4369 
dram[8]:      4345      4345      4308      4308      4106      4106      3872      3872      3815      3815      3919      3919      4154      4154      4369      4369 
dram[9]:      4415      4415      4308      4308      4106      4106      3871      3871      3815      3815      3919      3919      4154      4154      4299      4299 
dram[10]:      4415      4415      4307      4307      4109      4109      3871      3871      3815      3815      3873      3873      4223      4223      4299      4299 
total reads: 723781
bank skew: 4416/3800 = 1.16
chip skew: 65826/65774 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:        464       429       487       426       488       402       443       410       474       422       604       478       561       465       470       438
dram[1]:        462       429       487       423       487       402       441       411       474       421       600       478       560       464       469       438
dram[2]:        466       432       485       424       487       402       444       411       474       422       598       478       554       464       467       435
dram[3]:        465       432       488       424       487       401       442       413       475       422       603       482       556       464       465       436
dram[4]:        465       432       486       425       485       402       443       412       475       422       602       483       555       464       466       434
dram[5]:        464       429       487       425       485       403       442       411       475       423       604       483       556       463       465       434
dram[6]:        463       431       486       424       484       400       442       410       475       423       603       483       553       465       468       437
dram[7]:        462       429       487       423       483       401       444       411       471       417       600       480       553       467       468       436
dram[8]:        461       430       494       426       486       400       445       411       469       418       601       481       553       464       468       437
dram[9]:        464       432       494       426       485       401       443       411       471       417       601       479       551       466       466       433
dram[10]:        465       432       491       426       486       400       443       411       470       418       614       481       552       463       466       435
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474777 n_act=12095 n_pre=12079 n_req=97377 n_rd=263100 n_write=126408 bw_util=0.4125
n_activity=1324563 dram_eff=0.5881
bk0: 17388a 1721485i bk1: 17384a 1727942i bk2: 17276a 1721063i bk3: 17276a 1727256i bk4: 16524a 1733926i bk5: 16524a 1735760i bk6: 15208a 1743380i bk7: 15208a 1748763i bk8: 15444a 1742869i bk9: 15444a 1744215i bk10: 15400a 1740552i bk11: 15400a 1747804i bk12: 16892a 1726155i bk13: 16892a 1732515i bk14: 17420a 1715433i bk15: 17420a 1720098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe6604dedb0 :  mf: uid=14782255, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6126485), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474389 n_act=12245 n_pre=12229 n_req=97399 n_rd=263188 n_write=126408 bw_util=0.4126
n_activity=1327618 dram_eff=0.5869
bk0: 17384a 1720084i bk1: 17384a 1727054i bk2: 17000a 1724568i bk3: 17000a 1729353i bk4: 16808a 1729728i bk5: 16808a 1733778i bk6: 15204a 1744905i bk7: 15204a 1749081i bk8: 15444a 1743424i bk9: 15444a 1744456i bk10: 15440a 1741954i bk11: 15440a 1745958i bk12: 16896a 1723070i bk13: 16896a 1729628i bk14: 17420a 1714587i bk15: 17416a 1716781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474377 n_act=12161 n_pre=12145 n_req=97444 n_rd=263280 n_write=126496 bw_util=0.4128
n_activity=1324812 dram_eff=0.5884
bk0: 17664a 1716053i bk1: 17664a 1723353i bk2: 16996a 1723105i bk3: 16996a 1731966i bk4: 16808a 1731070i bk5: 16808a 1731348i bk6: 15204a 1744731i bk7: 15204a 1749974i bk8: 15448a 1743437i bk9: 15448a 1744791i bk10: 15440a 1743175i bk11: 15440a 1747803i bk12: 16896a 1727502i bk13: 16896a 1730732i bk14: 17184a 1716256i bk15: 17184a 1718310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474189 n_act=12351 n_pre=12335 n_req=97396 n_rd=263176 n_write=126408 bw_util=0.4126
n_activity=1325890 dram_eff=0.5877
bk0: 17664a 1717114i bk1: 17664a 1725291i bk2: 16996a 1725261i bk3: 16996a 1729808i bk4: 16808a 1730332i bk5: 16808a 1732792i bk6: 15200a 1743929i bk7: 15200a 1746769i bk8: 15448a 1739930i bk9: 15448a 1741526i bk10: 15392a 1742106i bk11: 15392a 1746426i bk12: 16896a 1722264i bk13: 16896a 1725120i bk14: 17184a 1718730i bk15: 17184a 1721046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe6604ee250 :  mf: uid=14782254, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (6126486), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474539 n_act=12064 n_pre=12048 n_req=97452 n_rd=263304 n_write=126504 bw_util=0.4128
n_activity=1325505 dram_eff=0.5882
bk0: 17664a 1717885i bk1: 17664a 1724968i bk2: 16996a 1724805i bk3: 16996a 1732190i bk4: 16580a 1731131i bk5: 16580a 1734798i bk6: 15484a 1740395i bk7: 15484a 1744760i bk8: 15448a 1739961i bk9: 15448a 1742512i bk10: 15392a 1744003i bk11: 15392a 1751191i bk12: 16892a 1725606i bk13: 16892a 1729991i bk14: 17196a 1719067i bk15: 17196a 1721554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474081 n_act=12399 n_pre=12383 n_req=97399 n_rd=263188 n_write=126408 bw_util=0.4126
n_activity=1327097 dram_eff=0.5871
bk0: 17384a 1720306i bk1: 17384a 1726087i bk2: 17228a 1723322i bk3: 17228a 1724853i bk4: 16572a 1732998i bk5: 16576a 1734736i bk6: 15480a 1740011i bk7: 15480a 1746093i bk8: 15444a 1740407i bk9: 15444a 1740577i bk10: 15396a 1744375i bk11: 15396a 1747457i bk12: 16892a 1723223i bk13: 16892a 1728893i bk14: 17196a 1720694i bk15: 17196a 1724045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37081
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474579 n_act=12192 n_pre=12176 n_req=97378 n_rd=263104 n_write=126408 bw_util=0.4125
n_activity=1322243 dram_eff=0.5892
bk0: 17384a 1720189i bk1: 17384a 1726485i bk2: 17228a 1723424i bk3: 17228a 1727667i bk4: 16520a 1732841i bk5: 16520a 1737203i bk6: 15488a 1740548i bk7: 15488a 1747623i bk8: 15444a 1739854i bk9: 15444a 1742086i bk10: 15396a 1740684i bk11: 15396a 1748662i bk12: 16616a 1727133i bk13: 16616a 1731602i bk14: 17476a 1714018i bk15: 17476a 1717144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3853
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1473873 n_act=12361 n_pre=12345 n_req=97470 n_rd=263288 n_write=126592 bw_util=0.4129
n_activity=1322702 dram_eff=0.5895
bk0: 17380a 1720209i bk1: 17380a 1725622i bk2: 17232a 1721342i bk3: 17232a 1725626i bk4: 16520a 1732618i bk5: 16520a 1736012i bk6: 15484a 1741457i bk7: 15484a 1744623i bk8: 15260a 1740293i bk9: 15260a 1743985i bk10: 15676a 1739023i bk11: 15676a 1741491i bk12: 16616a 1727431i bk13: 16616a 1731276i bk14: 17476a 1715487i bk15: 17476a 1717092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35217
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474661 n_act=12151 n_pre=12135 n_req=97378 n_rd=263104 n_write=126408 bw_util=0.4125
n_activity=1323743 dram_eff=0.5885
bk0: 17380a 1720584i bk1: 17380a 1727450i bk2: 17232a 1724396i bk3: 17232a 1728515i bk4: 16424a 1737121i bk5: 16424a 1737180i bk6: 15488a 1740607i bk7: 15488a 1744449i bk8: 15260a 1742901i bk9: 15260a 1744737i bk10: 15676a 1738497i bk11: 15676a 1742253i bk12: 16616a 1724842i bk13: 16616a 1732746i bk14: 17476a 1712764i bk15: 17476a 1717810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37799
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe6602ae790 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6126486), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474251 n_act=12361 n_pre=12345 n_req=97376 n_rd=263094 n_write=126408 bw_util=0.4125
n_activity=1324273 dram_eff=0.5883
bk0: 17660a 1716235i bk1: 17660a 1722619i bk2: 17232a 1720079i bk3: 17230a 1724948i bk4: 16424a 1735675i bk5: 16424a 1738894i bk6: 15484a 1740368i bk7: 15484a 1744481i bk8: 15260a 1742260i bk9: 15260a 1745201i bk10: 15676a 1737518i bk11: 15676a 1742697i bk12: 16616a 1726317i bk13: 16616a 1731348i bk14: 17196a 1717598i bk15: 17196a 1721576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35745
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1888459 n_nop=1474017 n_act=12285 n_pre=12269 n_req=97472 n_rd=263296 n_write=126592 bw_util=0.4129
n_activity=1327990 dram_eff=0.5872
bk0: 17660a 1717881i bk1: 17660a 1723298i bk2: 17228a 1724611i bk3: 17228a 1727817i bk4: 16436a 1736035i bk5: 16436a 1737853i bk6: 15484a 1740124i bk7: 15484a 1745781i bk8: 15260a 1744503i bk9: 15260a 1746324i bk10: 15492a 1741634i bk11: 15492a 1744910i bk12: 16892a 1722486i bk13: 16892a 1729190i bk14: 17196a 1719365i bk15: 17196a 1721061i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32888, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32887, Miss_rate = 0.677, Pending_hits = 1447, Reservation_fails = 1
L2_cache_bank[2]: Access = 48627, Miss = 32899, Miss_rate = 0.677, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32898, Miss_rate = 0.677, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32910, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32910, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32897, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32897, Miss_rate = 0.677, Pending_hits = 1451, Reservation_fails = 1
L2_cache_bank[8]: Access = 48661, Miss = 32913, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[9]: Access = 48673, Miss = 32913, Miss_rate = 0.676, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32898, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32899, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 1
L2_cache_bank[12]: Access = 48604, Miss = 32888, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32888, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32911, Miss_rate = 0.676, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32911, Miss_rate = 0.676, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32888, Miss_rate = 0.676, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[17]: Access = 48616, Miss = 32888, Miss_rate = 0.676, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32887, Miss_rate = 0.676, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32887, Miss_rate = 0.676, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32912, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32912, Miss_rate = 0.676, Pending_hits = 1428, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 723781
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 18751
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 327387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 376003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.129

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58994
	minimum = 6
	maximum = 43
Network latency average = 8.46405
	minimum = 6
	maximum = 41
Slowest packet = 2049080
Flit latency average = 6.93611
	minimum = 6
	maximum = 37
Slowest flit = 5647920
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239971
	minimum = 0.0189896 (at node 0)
	maximum = 0.0284844 (at node 11)
Accepted packet rate average = 0.0239971
	minimum = 0.0189896 (at node 0)
	maximum = 0.0284844 (at node 11)
Injected flit rate average = 0.0661396
	minimum = 0.0437587 (at node 0)
	maximum = 0.0876722 (at node 42)
Accepted flit rate average= 0.0661396
	minimum = 0.0608907 (at node 0)
	maximum = 0.091336 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.11436 (23 samples)
	minimum = 6 (23 samples)
	maximum = 109.304 (23 samples)
Network latency average = 8.81278 (23 samples)
	minimum = 6 (23 samples)
	maximum = 105.609 (23 samples)
Flit latency average = 7.4417 (23 samples)
	minimum = 6 (23 samples)
	maximum = 101.826 (23 samples)
Fragmentation average = 0.0405935 (23 samples)
	minimum = 0 (23 samples)
	maximum = 54.4783 (23 samples)
Injected packet rate average = 0.0226652 (23 samples)
	minimum = 0.017936 (23 samples)
	maximum = 0.0269026 (23 samples)
Accepted packet rate average = 0.0226652 (23 samples)
	minimum = 0.017936 (23 samples)
	maximum = 0.0269026 (23 samples)
Injected flit rate average = 0.0624693 (23 samples)
	minimum = 0.0413271 (23 samples)
	maximum = 0.0828275 (23 samples)
Accepted flit rate average = 0.0624693 (23 samples)
	minimum = 0.0575167 (23 samples)
	maximum = 0.0862683 (23 samples)
Injected packet size average = 2.75618 (23 samples)
Accepted packet size average = 2.75618 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 46 sec (3646 sec)
gpgpu_simulation_rate = 181986 (inst/sec)
gpgpu_simulation_rate = 1680 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39180
gpu_sim_insn = 28848876
gpu_ipc =     736.3164
gpu_tot_sim_cycle = 6387817
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     108.3896
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 13447
partiton_reqs_in_parallel = 861960
partiton_reqs_in_parallel_total    = 22290912
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6245
partiton_reqs_in_parallel_util = 861960
partiton_reqs_in_parallel_util_total    = 22290912
gpu_sim_cycle_parition_util = 39180
gpu_tot_sim_cycle_parition_util    = 1016067
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9407
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.5022 GB/Sec
L2_BW_total  =      16.5684 GB/Sec
gpu_total_sim_rate=182539

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13898148
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115852, 111358, 111524, 115577, 115866, 111343, 111539, 115539, 29011, 27828, 27935, 18064, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 172781
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 786
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:721839	W0_Idle:1534252	W0_Scoreboard:32649067	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 456 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 6387816 
mrq_lat_table:497382 	76694 	53269 	118686 	146432 	114534 	65694 	31126 	10511 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	695987 	404083 	1364 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	971602 	43438 	351 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	631322 	120101 	1819 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1706 	200 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.076372  7.778161  8.017900  7.849299  7.211364  7.344907  8.020719  7.847297  8.185695  8.009421  7.589744  7.455919  8.980690  8.810555  7.650507  7.667797 
dram[1]:  8.153012  8.313268  7.338170  7.338170  6.965665  6.819328  9.043613  8.200565  8.538020  8.323077  7.468514  7.302956  8.295542  8.150187  7.826990  7.423414 
dram[2]:  8.543881  8.189573  8.238095  8.197007  6.862579  6.935897  8.414493  7.953424  8.613604  8.010767  7.661499  7.431077  9.057024  8.764468  7.045455  6.856996 
dram[3]:  8.218787  8.209026  7.573733  7.626450  6.965665  6.748441  8.958333  8.130252  7.780392  7.660232  7.512722  7.570513  8.253486  7.970624  7.786215  7.308114 
dram[4]:  8.760456  8.398541  8.363868  8.258794  6.896104  6.836910  8.196970  8.196970  8.164609  7.760104  8.224234  7.958221  8.623841  8.379665  7.271538  6.895553 
dram[5]:  7.769231  7.689773  7.730947  7.730947  7.046460  6.835837  8.854167  8.827893  7.337854  7.355995  7.791557  7.364090  8.533421  8.315454  7.450279  7.224269 
dram[6]:  8.576679  8.222357  8.285892  8.285892  7.030973  6.893709  8.243768  8.198347  8.163238  7.945261  7.874667  7.895722  7.870210  7.831488  7.294433  6.994866 
dram[7]:  8.007101  7.803922  7.840749  7.440000  7.495283  7.239180  8.829377  8.674927  6.978546  6.768786  8.003968  7.718112  8.686221  8.534853  7.232484  6.994866 
dram[8]:  8.241169  7.932004  8.126214  8.086957  7.023386  6.976770  8.804733  8.312849  8.165969  7.880215  7.797680  7.777635  8.152369  8.008805  7.629339  7.201903 
dram[9]:  7.916380  8.064178  7.661327  7.557562  7.526253  7.350816  8.453125  8.311453  7.202952  7.030012  7.920157  7.777635  8.455511  8.592443  7.101171  6.945833 
dram[10]:  8.237187  8.083041  7.895047  7.895047  7.252873  6.888646  8.882090  8.525788  7.860403  7.478927  7.576336  7.370049  7.892121  7.892121  7.638030  7.327473 
average row locality = 1118165/143552 = 7.789268
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4536      4535      4511      4511      4318      4318      3959      3959      4031      4031      4024      4024      4399      4399      4542      4542 
dram[1]:      4535      4535      4439      4439      4392      4392      3958      3958      4031      4031      4034      4034      4400      4400      4542      4541 
dram[2]:      4608      4608      4438      4438      4392      4392      3958      3958      4032      4032      4034      4034      4400      4400      4481      4481 
dram[3]:      4608      4608      4438      4438      4392      4392      3957      3957      4032      4032      4021      4021      4400      4400      4481      4481 
dram[4]:      4608      4608      4438      4438      4332      4332      4031      4031      4032      4032      4021      4021      4399      4399      4484      4484 
dram[5]:      4535      4535      4499      4499      4330      4331      4030      4030      4031      4031      4022      4022      4399      4399      4484      4484 
dram[6]:      4535      4535      4499      4499      4316      4316      4032      4032      4031      4031      4022      4022      4327      4327      4557      4557 
dram[7]:      4534      4534      4500      4500      4316      4316      4031      4031      3983      3983      4095      4095      4327      4327      4557      4557 
dram[8]:      4534      4534      4500      4500      4291      4291      4032      4032      3983      3983      4095      4095      4327      4327      4557      4557 
dram[9]:      4607      4607      4500      4500      4291      4291      4031      4031      3984      3984      4095      4095      4327      4327      4484      4484 
dram[10]:      4607      4607      4499      4499      4294      4294      4031      4031      3984      3984      4047      4047      4399      4399      4484      4484 
total reads: 755285
bank skew: 4608/3957 = 1.16
chip skew: 68690/68638 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:        454       420       476       417       476       394       434       402       464       414       588       467       548       456       460       429
dram[1]:        452       420       475       415       476       394       432       403       464       413       584       467       548       455       459       429
dram[2]:        456       424       474       415       475       394       435       404       463       414       582       468       542       455       457       426
dram[3]:        456       423       477       416       475       393       433       405       465       414       587       471       544       455       455       427
dram[4]:        455       423       475       416       474       393       434       404       465       414       586       472       542       454       456       426
dram[5]:        454       420       476       416       473       395       434       403       464       414       588       472       543       454       455       426
dram[6]:        453       422       475       415       472       392       433       402       464       414       587       472       540       456       458       428
dram[7]:        452       420       476       415       471       393       436       403       461       409       585       469       540       457       458       428
dram[8]:        451       421       482       417       474       392       436       403       459       410       586       470       540       455       458       429
dram[9]:        454       423       482       417       473       393       434       404       460       409       585       468       538       456       456       424
dram[10]:        455       423       479       417       474       391       434       403       460       410       598       470       540       454       456       426
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528983 n_act=12891 n_pre=12875 n_req=101615 n_rd=274556 n_write=131904 bw_util=0.4145
n_activity=1384030 dram_eff=0.5874
bk0: 18144a 1786768i bk1: 18140a 1793463i bk2: 18044a 1786382i bk3: 18044a 1793118i bk4: 17272a 1799933i bk5: 17272a 1801384i bk6: 15836a 1809967i bk7: 15836a 1815370i bk8: 16124a 1809200i bk9: 16124a 1811030i bk10: 16096a 1807048i bk11: 16096a 1814595i bk12: 17596a 1792183i bk13: 17596a 1799112i bk14: 18168a 1780725i bk15: 18168a 1785445i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528571 n_act=13053 n_pre=13037 n_req=101637 n_rd=274644 n_write=131904 bw_util=0.4146
n_activity=1387055 dram_eff=0.5862
bk0: 18140a 1785442i bk1: 18140a 1792735i bk2: 17756a 1790118i bk3: 17756a 1795043i bk4: 17568a 1795112i bk5: 17568a 1799090i bk6: 15832a 1811566i bk7: 15832a 1815970i bk8: 16124a 1809957i bk9: 16124a 1811164i bk10: 16136a 1808613i bk11: 16136a 1812823i bk12: 17600a 1789210i bk13: 17600a 1795851i bk14: 18168a 1780177i bk15: 18164a 1782739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528599 n_act=12941 n_pre=12925 n_req=101686 n_rd=274744 n_write=132000 bw_util=0.4148
n_activity=1383769 dram_eff=0.5879
bk0: 18432a 1781607i bk1: 18432a 1788709i bk2: 17752a 1788465i bk3: 17752a 1797640i bk4: 17568a 1796556i bk5: 17568a 1796502i bk6: 15832a 1811505i bk7: 15832a 1816648i bk8: 16128a 1810048i bk9: 16128a 1811686i bk10: 16136a 1809514i bk11: 16136a 1814498i bk12: 17600a 1794057i bk13: 17600a 1797151i bk14: 17924a 1781544i bk15: 17924a 1783632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528387 n_act=13151 n_pre=13135 n_req=101634 n_rd=274632 n_write=131904 bw_util=0.4146
n_activity=1384867 dram_eff=0.5871
bk0: 18432a 1782483i bk1: 18432a 1790983i bk2: 17752a 1790503i bk3: 17752a 1795502i bk4: 17568a 1795815i bk5: 17568a 1798080i bk6: 15828a 1810419i bk7: 15828a 1813807i bk8: 16128a 1806550i bk9: 16128a 1808352i bk10: 16084a 1808704i bk11: 16084a 1813151i bk12: 17600a 1788369i bk13: 17600a 1791686i bk14: 17924a 1784381i bk15: 17924a 1786705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38518
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe660b79490 :  mf: uid=15424900, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6387816), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528719 n_act=12874 n_pre=12858 n_req=101690 n_rd=274758 n_write=132000 bw_util=0.4148
n_activity=1385020 dram_eff=0.5874
bk0: 18432a 1783383i bk1: 18432a 1790746i bk2: 17752a 1790299i bk3: 17752a 1797971i bk4: 17328a 1796586i bk5: 17326a 1800508i bk6: 16124a 1807041i bk7: 16124a 1811645i bk8: 16128a 1806498i bk9: 16128a 1809199i bk10: 16084a 1810494i bk11: 16084a 1818186i bk12: 17596a 1791608i bk13: 17596a 1796620i bk14: 17936a 1784508i bk15: 17936a 1787139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528259 n_act=13209 n_pre=13193 n_req=101637 n_rd=274644 n_write=131904 bw_util=0.4146
n_activity=1386467 dram_eff=0.5865
bk0: 18140a 1785968i bk1: 18140a 1791511i bk2: 17996a 1788193i bk3: 17996a 1790470i bk4: 17320a 1798700i bk5: 17324a 1800653i bk6: 16120a 1806614i bk7: 16120a 1812788i bk8: 16124a 1806839i bk9: 16124a 1806968i bk10: 16088a 1811103i bk11: 16088a 1814147i bk12: 17596a 1789453i bk13: 17596a 1795341i bk14: 17936a 1786547i bk15: 17936a 1789981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3748
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528753 n_act=13008 n_pre=12992 n_req=101614 n_rd=274552 n_write=131904 bw_util=0.4145
n_activity=1381505 dram_eff=0.5884
bk0: 18140a 1785681i bk1: 18140a 1792067i bk2: 17996a 1789298i bk3: 17996a 1793178i bk4: 17264a 1798046i bk5: 17264a 1802719i bk6: 16128a 1806792i bk7: 16128a 1814382i bk8: 16124a 1806244i bk9: 16124a 1808675i bk10: 16088a 1807110i bk11: 16088a 1815731i bk12: 17308a 1793615i bk13: 17308a 1798136i bk14: 18228a 1779451i bk15: 18228a 1782636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38851
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528003 n_act=13191 n_pre=13175 n_req=101710 n_rd=274744 n_write=132096 bw_util=0.4149
n_activity=1382566 dram_eff=0.5885
bk0: 18136a 1785683i bk1: 18136a 1791224i bk2: 18000a 1786667i bk3: 18000a 1791210i bk4: 17264a 1798415i bk5: 17264a 1801910i bk6: 16124a 1807748i bk7: 16124a 1811321i bk8: 15932a 1806574i bk9: 15932a 1810732i bk10: 16380a 1805479i bk11: 16380a 1808103i bk12: 17308a 1793653i bk13: 17308a 1797771i bk14: 18228a 1781077i bk15: 18228a 1782543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528871 n_act=12949 n_pre=12933 n_req=101614 n_rd=274552 n_write=131904 bw_util=0.4145
n_activity=1382928 dram_eff=0.5878
bk0: 18136a 1786259i bk1: 18136a 1793171i bk2: 18000a 1789840i bk3: 18000a 1793991i bk4: 17164a 1802517i bk5: 17164a 1802677i bk6: 16128a 1807114i bk7: 16128a 1811180i bk8: 15932a 1809383i bk9: 15932a 1811583i bk10: 16380a 1805149i bk11: 16380a 1808682i bk12: 17308a 1791121i bk13: 17308a 1798899i bk14: 18228a 1778375i bk15: 18228a 1783608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38007
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528395 n_act=13187 n_pre=13171 n_req=101614 n_rd=274552 n_write=131904 bw_util=0.4145
n_activity=1383579 dram_eff=0.5875
bk0: 18428a 1781530i bk1: 18428a 1788080i bk2: 18000a 1785188i bk3: 18000a 1790434i bk4: 17164a 1801621i bk5: 17164a 1804688i bk6: 16124a 1806719i bk7: 16124a 1811211i bk8: 15936a 1808553i bk9: 15936a 1811795i bk10: 16380a 1803970i bk11: 16380a 1809424i bk12: 17308a 1792571i bk13: 17308a 1797831i bk14: 17936a 1783337i bk15: 17936a 1786764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36303
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe660c60770 :  mf: uid=15424899, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (6387816), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1961209 n_nop=1528171 n_act=13099 n_pre=13083 n_req=101714 n_rd=274760 n_write=132096 bw_util=0.4149
n_activity=1387406 dram_eff=0.5865
bk0: 18428a 1783199i bk1: 18428a 1788384i bk2: 17996a 1790202i bk3: 17996a 1793216i bk4: 17176a 1801775i bk5: 17176a 1803588i bk6: 16124a 1806548i bk7: 16124a 1812504i bk8: 15936a 1810980i bk9: 15936a 1813220i bk10: 16188a 1808304i bk11: 16188a 1811887i bk12: 17596a 1788754i bk13: 17596a 1795279i bk14: 17936a 1785298i bk15: 17936a 1786916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34320, Miss_rate = 0.676, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 34319, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 1
L2_cache_bank[2]: Access = 50740, Miss = 34331, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 34330, Miss_rate = 0.677, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 34343, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 34343, Miss_rate = 0.677, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 34329, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 34329, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 1
L2_cache_bank[8]: Access = 50776, Miss = 34345, Miss_rate = 0.676, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[9]: Access = 50788, Miss = 34345, Miss_rate = 0.676, Pending_hits = 1482, Reservation_fails = 1
L2_cache_bank[10]: Access = 50764, Miss = 34330, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 34331, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 1
L2_cache_bank[12]: Access = 50716, Miss = 34319, Miss_rate = 0.677, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 34319, Miss_rate = 0.676, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 34343, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34343, Miss_rate = 0.676, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 34319, Miss_rate = 0.676, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[17]: Access = 50728, Miss = 34319, Miss_rate = 0.677, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 34319, Miss_rate = 0.677, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34319, Miss_rate = 0.676, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 34345, Miss_rate = 0.676, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 34345, Miss_rate = 0.676, Pending_hits = 1434, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 755285
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 18857
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 392387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.130

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53794
	minimum = 6
	maximum = 40
Network latency average = 8.41815
	minimum = 6
	maximum = 40
Slowest packet = 2143078
Flit latency average = 6.89163
	minimum = 6
	maximum = 36
Slowest flit = 6036408
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237392
	minimum = 0.0187856 (at node 0)
	maximum = 0.0281784 (at node 19)
Accepted packet rate average = 0.0237392
	minimum = 0.0187856 (at node 0)
	maximum = 0.0281784 (at node 19)
Injected flit rate average = 0.0654289
	minimum = 0.0432885 (at node 0)
	maximum = 0.0867301 (at node 42)
Accepted flit rate average= 0.0654289
	minimum = 0.0602364 (at node 0)
	maximum = 0.0903545 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.09034 (24 samples)
	minimum = 6 (24 samples)
	maximum = 106.417 (24 samples)
Network latency average = 8.79633 (24 samples)
	minimum = 6 (24 samples)
	maximum = 102.875 (24 samples)
Flit latency average = 7.41878 (24 samples)
	minimum = 6 (24 samples)
	maximum = 99.0833 (24 samples)
Fragmentation average = 0.0389021 (24 samples)
	minimum = 0 (24 samples)
	maximum = 52.2083 (24 samples)
Injected packet rate average = 0.0227099 (24 samples)
	minimum = 0.0179714 (24 samples)
	maximum = 0.0269557 (24 samples)
Accepted packet rate average = 0.0227099 (24 samples)
	minimum = 0.0179714 (24 samples)
	maximum = 0.0269557 (24 samples)
Injected flit rate average = 0.0625926 (24 samples)
	minimum = 0.0414088 (24 samples)
	maximum = 0.0829901 (24 samples)
Accepted flit rate average = 0.0625926 (24 samples)
	minimum = 0.05763 (24 samples)
	maximum = 0.0864385 (24 samples)
Injected packet size average = 2.75617 (24 samples)
Accepted packet size average = 2.75617 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 13 sec (3793 sec)
gpgpu_simulation_rate = 182539 (inst/sec)
gpgpu_simulation_rate = 1684 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38813
gpu_sim_insn = 28848876
gpu_ipc =     743.2787
gpu_tot_sim_cycle = 6648780
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     108.4743
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 14171
partiton_reqs_in_parallel = 853886
partiton_reqs_in_parallel_total    = 23152872
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6107
partiton_reqs_in_parallel_util = 853886
partiton_reqs_in_parallel_util_total    = 23152872
gpu_sim_cycle_parition_util = 38813
gpu_tot_sim_cycle_parition_util    = 1055247
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9428
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.5659 GB/Sec
L2_BW_total  =      16.5810 GB/Sec
gpu_total_sim_rate=183144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14477376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120680, 115993, 116170, 120394, 120697, 115975, 116192, 120361, 33851, 32478, 32593, 22894, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 172813
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 818
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:752238	W0_Idle:1549000	W0_Scoreboard:33774381	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 447 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 6648779 
mrq_lat_table:518371 	80728 	55724 	123176 	152000 	119270 	68790 	32303 	10590 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728416 	418128 	1394 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1015845 	45676 	372 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	657633 	125071 	1922 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1781 	202 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.294118  7.992064  8.205400  8.035632  7.402918  7.538286  8.240816  8.065247  8.397019  8.218833  7.780303  7.645161  9.225238  9.053263  7.833887  7.851276 
dram[1]:  8.371734  8.533898  7.517582  7.517582  7.155886  7.007269  9.274119  8.422810  8.752825  8.535812  7.658809  7.491505  8.510638  8.364083  8.011325  7.589056 
dram[2]:  8.769793  8.411215  8.423645  8.382353  7.051202  7.125660  8.639087  8.172740  8.829060  8.220160  7.853690  7.620988  9.302325  9.006622  7.221414  7.031376 
dram[3]:  8.440797  8.430913  7.755102  7.808219  7.155886  6.935252  9.188164  8.351724  7.966581  7.825758  7.704261  7.762626  8.468245  8.182912  7.966743  7.485991 
dram[4]:  8.988764  8.622754  8.550000  8.444445  7.084492  7.024390  8.421981  8.421981  8.353100  7.946154  8.421918  8.153846  8.864407  8.617237  7.465091  7.084608 
dram[5]:  7.983013  7.902466  7.914773  7.914773  7.237158  7.023330  9.086384  9.059854  7.520631  7.520631  7.985714  7.554054  8.750321  8.530741  7.628979  7.401491 
dram[6]:  8.800250  8.441916  8.493902  8.473236  7.221858  7.082530  8.469304  8.423338  8.351752  8.132545  8.069553  8.090790  8.078979  8.039904  7.490506  7.187247 
dram[7]:  8.224037  8.018203  8.025346  7.621444  7.692666  7.433071  9.061314  8.905309  7.139344  6.928409  8.203125  7.914573  8.900937  8.748684  7.412317  7.172727 
dram[8]:  8.460984  8.147977  8.332536  8.273159  7.213421  7.166120  9.036390  8.515775  8.352055  8.064815  7.994924  7.974684  8.363522  8.218789  7.829107  7.396875 
dram[9]:  8.134463  8.284235  7.844594  7.740000  7.723204  7.545455  8.681119  8.537827  7.363526  7.189858  8.118557  7.974684  8.668839  8.806623  7.262278  7.120902 
dram[10]:  8.459459  8.303345  8.098837  8.080047  7.446084  7.076591  9.114537  8.754584  8.043535  7.659548  7.769423  7.560976  8.103695  8.103695  7.817773  7.505400 
average row locality = 1164789/145794 = 7.989279
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4725      4724      4695      4695      4491      4491      4132      4132      4197      4197      4186      4186      4591      4591      4734      4734 
dram[1]:      4724      4724      4620      4620      4568      4568      4131      4131      4197      4197      4197      4197      4592      4592      4734      4733 
dram[2]:      4800      4800      4619      4619      4568      4568      4131      4131      4198      4198      4197      4197      4592      4592      4670      4670 
dram[3]:      4800      4800      4619      4619      4568      4568      4130      4130      4198      4198      4184      4184      4592      4592      4670      4670 
dram[4]:      4800      4800      4619      4619      4506      4506      4207      4207      4198      4198      4184      4184      4591      4591      4673      4673 
dram[5]:      4724      4724      4682      4682      4504      4505      4206      4206      4197      4197      4185      4185      4591      4591      4673      4673 
dram[6]:      4724      4724      4682      4682      4490      4490      4208      4208      4197      4197      4185      4185      4516      4516      4749      4749 
dram[7]:      4723      4723      4683      4683      4490      4490      4207      4207      4147      4147      4261      4261      4516      4516      4749      4749 
dram[8]:      4723      4723      4683      4683      4464      4464      4208      4208      4147      4147      4261      4261      4516      4516      4749      4749 
dram[9]:      4799      4799      4683      4683      4464      4464      4207      4207      4147      4147      4261      4261      4516      4516      4673      4673 
dram[10]:      4799      4799      4682      4682      4467      4467      4207      4207      4147      4147      4211      4211      4591      4591      4673      4673 
total reads: 786789
bank skew: 4800/4130 = 1.16
chip skew: 71556/71500 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:        445       412       466       409       467       388       426       395       454       406       574       457       534       445       450       421
dram[1]:        443       412       466       407       466       387       423       396       454       405       570       457       534       445       450       421
dram[2]:        447       415       464       408       465       388       426       396       453       406       568       458       528       445       447       418
dram[3]:        446       415       467       408       466       387       424       398       455       406       573       460       530       445       446       419
dram[4]:        446       415       465       409       464       387       425       396       455       406       571       461       528       444       446       417
dram[5]:        445       412       467       408       464       388       425       395       455       407       574       462       529       444       445       417
dram[6]:        444       414       466       408       463       386       424       395       455       406       573       462       527       446       448       419
dram[7]:        443       412       466       407       462       387       427       396       451       402       570       459       527       447       448       419
dram[8]:        442       413       472       410       465       386       427       396       450       402       571       460       527       445       448       420
dram[9]:        445       415       472       409       464       387       426       396       451       402       570       458       525       446       447       416
dram[10]:        446       415       470       410       465       385       426       395       450       402       583       460       526       444       447       418
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583712 n_act=13089 n_pre=13073 n_req=105851 n_rd=286004 n_write=137400 bw_util=0.4165
n_activity=1439637 dram_eff=0.5882
bk0: 18900a 1852182i bk1: 18896a 1859199i bk2: 18780a 1852344i bk3: 18780a 1859010i bk4: 17964a 1866036i bk5: 17964a 1867299i bk6: 16528a 1875984i bk7: 16528a 1881821i bk8: 16788a 1875296i bk9: 16788a 1877377i bk10: 16744a 1873760i bk11: 16744a 1881169i bk12: 18364a 1857445i bk13: 18364a 1865279i bk14: 18936a 1845839i bk15: 18936a 1850869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39113
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe6613d8430 :  mf: uid=16067544, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6648779), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583281 n_act=13257 n_pre=13241 n_req=105875 n_rd=286099 n_write=137400 bw_util=0.4166
n_activity=1442857 dram_eff=0.587
bk0: 18896a 1850827i bk1: 18896a 1858436i bk2: 18480a 1856022i bk3: 18479a 1861206i bk4: 18272a 1861272i bk5: 18272a 1865333i bk6: 16524a 1877769i bk7: 16524a 1882459i bk8: 16788a 1876274i bk9: 16788a 1877686i bk10: 16788a 1875015i bk11: 16788a 1879590i bk12: 18368a 1854429i bk13: 18368a 1861645i bk14: 18936a 1845644i bk15: 18932a 1848363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38786
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583320 n_act=13139 n_pre=13123 n_req=105924 n_rd=286200 n_write=137496 bw_util=0.4168
n_activity=1439489 dram_eff=0.5887
bk0: 19200a 1846870i bk1: 19200a 1854405i bk2: 18476a 1854277i bk3: 18476a 1863580i bk4: 18272a 1863195i bk5: 18272a 1862764i bk6: 16524a 1877574i bk7: 16524a 1883127i bk8: 16792a 1876449i bk9: 16792a 1878346i bk10: 16788a 1876087i bk11: 16788a 1880902i bk12: 18368a 1859458i bk13: 18368a 1863084i bk14: 18680a 1846714i bk15: 18680a 1849002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35223
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583088 n_act=13359 n_pre=13343 n_req=105872 n_rd=286088 n_write=137400 bw_util=0.4166
n_activity=1440552 dram_eff=0.588
bk0: 19200a 1847880i bk1: 19200a 1856870i bk2: 18476a 1856434i bk3: 18476a 1861921i bk4: 18272a 1862060i bk5: 18272a 1864446i bk6: 16520a 1876781i bk7: 16520a 1880403i bk8: 16792a 1872758i bk9: 16792a 1874706i bk10: 16736a 1875350i bk11: 16736a 1879613i bk12: 18368a 1853814i bk13: 18368a 1857131i bk14: 18680a 1849817i bk15: 18680a 1852146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37443
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583422 n_act=13072 n_pre=13056 n_req=105932 n_rd=286224 n_write=137504 bw_util=0.4168
n_activity=1440974 dram_eff=0.5881
bk0: 19200a 1848844i bk1: 19200a 1856129i bk2: 18476a 1856006i bk3: 18476a 1863889i bk4: 18024a 1862864i bk5: 18024a 1866757i bk6: 16828a 1872822i bk7: 16828a 1878122i bk8: 16792a 1872846i bk9: 16792a 1875587i bk10: 16736a 1877003i bk11: 16736a 1885000i bk12: 18364a 1856954i bk13: 18364a 1862319i bk14: 18692a 1849627i bk15: 18692a 1852544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fe6610f7400 :  mf: uid=16067541, sid27:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (6648779), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1582960 n_act=13417 n_pre=13401 n_req=105875 n_rd=286100 n_write=137400 bw_util=0.4166
n_activity=1442276 dram_eff=0.5873
bk0: 18896a 1851086i bk1: 18896a 1857618i bk2: 18728a 1853754i bk3: 18728a 1856083i bk4: 18016a 1865246i bk5: 18020a 1867331i bk6: 16824a 1872700i bk7: 16824a 1878961i bk8: 16788a 1872673i bk9: 16788a 1873271i bk10: 16740a 1877783i bk11: 16740a 1880765i bk12: 18364a 1854652i bk13: 18364a 1860972i bk14: 18692a 1852043i bk15: 18692a 1855599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36569
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583470 n_act=13208 n_pre=13192 n_req=105852 n_rd=286008 n_write=137400 bw_util=0.4165
n_activity=1437101 dram_eff=0.5893
bk0: 18896a 1851154i bk1: 18896a 1857857i bk2: 18728a 1855149i bk3: 18728a 1858975i bk4: 17960a 1864273i bk5: 17960a 1869086i bk6: 16832a 1872991i bk7: 16832a 1881014i bk8: 16788a 1872434i bk9: 16788a 1874938i bk10: 16740a 1873454i bk11: 16740a 1882504i bk12: 18064a 1858979i bk13: 18064a 1863901i bk14: 18996a 1844410i bk15: 18996a 1848019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37833
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe661170160 :  mf: uid=16067543, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6648776), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1582684 n_act=13401 n_pre=13385 n_req=105952 n_rd=286208 n_write=137600 bw_util=0.4169
n_activity=1438321 dram_eff=0.5893
bk0: 18892a 1850762i bk1: 18892a 1857141i bk2: 18732a 1852346i bk3: 18732a 1857286i bk4: 17960a 1865028i bk5: 17960a 1868593i bk6: 16828a 1874117i bk7: 16828a 1877739i bk8: 16588a 1872629i bk9: 16588a 1877117i bk10: 17044a 1871867i bk11: 17044a 1874580i bk12: 18064a 1859178i bk13: 18064a 1863403i bk14: 18996a 1846058i bk15: 18996a 1848000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34998
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583584 n_act=13151 n_pre=13135 n_req=105852 n_rd=286008 n_write=137400 bw_util=0.4165
n_activity=1438771 dram_eff=0.5886
bk0: 18892a 1851842i bk1: 18892a 1859065i bk2: 18732a 1855553i bk3: 18732a 1860102i bk4: 17856a 1868865i bk5: 17856a 1869217i bk6: 16832a 1873238i bk7: 16832a 1877505i bk8: 16588a 1875814i bk9: 16588a 1877967i bk10: 17044a 1871483i bk11: 17044a 1874920i bk12: 18064a 1856102i bk13: 18064a 1864409i bk14: 18996a 1843623i bk15: 18996a 1849233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe661355ac0 :  mf: uid=16067542, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6648775), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1583096 n_act=13399 n_pre=13383 n_req=105850 n_rd=286000 n_write=137400 bw_util=0.4165
n_activity=1439294 dram_eff=0.5883
bk0: 19196a 1846752i bk1: 19196a 1853912i bk2: 18732a 1850905i bk3: 18732a 1856487i bk4: 17856a 1868061i bk5: 17856a 1871061i bk6: 16828a 1872637i bk7: 16828a 1877666i bk8: 16588a 1874724i bk9: 16588a 1878317i bk10: 17044a 1870351i bk11: 17044a 1875921i bk12: 18064a 1857980i bk13: 18064a 1863597i bk14: 18692a 1848530i bk15: 18692a 1852461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35397
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2033278 n_nop=1582872 n_act=13303 n_pre=13287 n_req=105954 n_rd=286216 n_write=137600 bw_util=0.4169
n_activity=1443472 dram_eff=0.5872
bk0: 19196a 1848772i bk1: 19196a 1854330i bk2: 18728a 1855756i bk3: 18728a 1859115i bk4: 17868a 1868170i bk5: 17868a 1870014i bk6: 16828a 1872909i bk7: 16828a 1878930i bk8: 16588a 1877372i bk9: 16588a 1879866i bk10: 16844a 1874676i bk11: 16844a 1878516i bk12: 18364a 1854043i bk13: 18364a 1860979i bk14: 18692a 1850904i bk15: 18692a 1852626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36378

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35751, Miss_rate = 0.676, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35750, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 1
L2_cache_bank[2]: Access = 52853, Miss = 35763, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35762, Miss_rate = 0.677, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35775, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35775, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35761, Miss_rate = 0.677, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35761, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 1
L2_cache_bank[8]: Access = 52890, Miss = 35778, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[9]: Access = 52903, Miss = 35778, Miss_rate = 0.676, Pending_hits = 1485, Reservation_fails = 1
L2_cache_bank[10]: Access = 52878, Miss = 35762, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35763, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 1
L2_cache_bank[12]: Access = 52828, Miss = 35751, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35751, Miss_rate = 0.676, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35776, Miss_rate = 0.676, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35776, Miss_rate = 0.676, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35751, Miss_rate = 0.676, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[17]: Access = 52841, Miss = 35751, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35750, Miss_rate = 0.677, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35750, Miss_rate = 0.676, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35777, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35777, Miss_rate = 0.676, Pending_hits = 1437, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 786789
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 18934
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 357204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.131

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59674
	minimum = 6
	maximum = 52
Network latency average = 8.46655
	minimum = 6
	maximum = 52
Slowest packet = 2234084
Flit latency average = 6.93816
	minimum = 6
	maximum = 48
Slowest flit = 6157588
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239637
	minimum = 0.0189632 (at node 5)
	maximum = 0.0284448 (at node 0)
Accepted packet rate average = 0.0239637
	minimum = 0.0189632 (at node 5)
	maximum = 0.0284448 (at node 0)
Injected flit rate average = 0.0660476
	minimum = 0.0436978 (at node 5)
	maximum = 0.0875502 (at node 42)
Accepted flit rate average= 0.0660476
	minimum = 0.0608059 (at node 5)
	maximum = 0.0912089 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.0706 (25 samples)
	minimum = 6 (25 samples)
	maximum = 104.24 (25 samples)
Network latency average = 8.78314 (25 samples)
	minimum = 6 (25 samples)
	maximum = 100.84 (25 samples)
Flit latency average = 7.39955 (25 samples)
	minimum = 6 (25 samples)
	maximum = 97.04 (25 samples)
Fragmentation average = 0.037346 (25 samples)
	minimum = 0 (25 samples)
	maximum = 50.12 (25 samples)
Injected packet rate average = 0.0227601 (25 samples)
	minimum = 0.018011 (25 samples)
	maximum = 0.0270153 (25 samples)
Accepted packet rate average = 0.0227601 (25 samples)
	minimum = 0.018011 (25 samples)
	maximum = 0.0270153 (25 samples)
Injected flit rate average = 0.0627308 (25 samples)
	minimum = 0.0415004 (25 samples)
	maximum = 0.0831725 (25 samples)
Accepted flit rate average = 0.0627308 (25 samples)
	minimum = 0.057757 (25 samples)
	maximum = 0.0866294 (25 samples)
Injected packet size average = 2.75617 (25 samples)
Accepted packet size average = 2.75617 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 38 sec (3938 sec)
gpgpu_simulation_rate = 183144 (inst/sec)
gpgpu_simulation_rate = 1688 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39341
gpu_sim_insn = 28848876
gpu_ipc =     733.3030
gpu_tot_sim_cycle = 6910271
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     108.5443
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 14743
partiton_reqs_in_parallel = 865502
partiton_reqs_in_parallel_total    = 24006758
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5993
partiton_reqs_in_parallel_util = 865502
partiton_reqs_in_parallel_util_total    = 24006758
gpu_sim_cycle_parition_util = 39341
gpu_tot_sim_cycle_parition_util    = 1094060
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9448
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.0418 GB/Sec
L2_BW_total  =      16.5915 GB/Sec
gpu_total_sim_rate=183660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15056604
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125507, 120634, 120817, 125205, 125524, 120617, 120839, 125180, 33851, 32478, 32593, 22894, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 172830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:782469	W0_Idle:1564875	W0_Scoreboard:34916574	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 438 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 6910270 
mrq_lat_table:537073 	83092 	57732 	129000 	159243 	125019 	71954 	33845 	10618 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	756624 	436405 	1413 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	1060149 	47856 	392 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	684158 	129864 	1988 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1857 	204 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.110620  7.815565  8.087778  7.963895  7.290562  7.337246  8.096525  7.873592  8.202291  7.998759  7.681437  7.501754  8.998725  8.818750  7.650364  7.650364 
dram[1]:  8.218610  8.368721  7.328189  7.389004  7.011964  6.821533  9.050360  8.265440  8.573138  8.394531  7.444960  7.326112  8.301176  8.204651  7.913886  7.501020 
dram[2]:  8.616801  8.210526  8.359155  8.300699  6.901865  6.984111  8.442953  7.972116  8.713513  8.080200  7.731648  7.497083  9.069408  8.754342  7.093320  6.890267 
dram[3]:  8.310766  8.301552  7.592751  7.674569  7.040040  6.795169  8.997139  8.199478  7.806295  7.712919  7.553719  7.571598  8.301176  8.036447  7.866013  7.338415 
dram[4]:  8.861539  8.499433  8.478572  8.320093  6.937688  6.855015  8.212739  8.191868  8.245524  7.787440  8.276843  7.947826  8.582726  8.359005  7.319149  6.952839 
dram[5]:  7.874329  7.749472  7.765524  7.765524  7.107106  6.908909  8.891034  8.793997  7.342824  7.376430  7.832314  7.397688  8.582726  8.319575  7.470527  7.260302 
dram[6]:  8.675739  8.340159  8.394676  8.317660  7.033708  6.906720  8.298584  8.193138  8.244246  8.038653  7.909765  7.909765  7.875571  7.875571  7.336978  7.016160 
dram[7]:  8.063807  7.839572  7.884783  7.540541  7.592062  7.302227  8.892414  8.747625  7.001104  6.776710  8.083847  7.776987  8.667086  8.570187  7.264764  7.056406 
dram[8]:  8.301246  7.993457  8.243182  8.114094  7.051600  7.008205  8.869326  8.341527  8.259114  7.948622  7.795482  7.832736  8.213096  8.040792  7.680541  7.264764 
dram[9]:  7.990395  8.059203  7.717021  7.603774  7.600667  7.387027  8.405476  8.340233  7.176471  7.017699  8.044171  7.851497  8.496305  8.602244  7.103245  6.986460 
dram[10]:  8.346711  8.164667  7.866594  7.918122  7.249205  6.912032  8.917012  8.561753  7.930000  7.552381  7.653618  7.356898  7.909193  7.926966  7.676939  7.356415 
average row locality = 1211413/154666 = 7.832446
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4914      4913      4887      4887      4678      4678      4289      4289      4367      4367      4360      4360      4767      4767      4921      4921 
dram[1]:      4913      4913      4809      4809      4758      4758      4288      4288      4367      4367      4371      4371      4768      4768      4921      4920 
dram[2]:      4992      4992      4808      4808      4758      4758      4288      4288      4368      4368      4371      4371      4768      4768      4855      4855 
dram[3]:      4992      4992      4808      4808      4758      4758      4287      4287      4368      4368      4357      4357      4768      4768      4855      4855 
dram[4]:      4992      4992      4808      4808      4693      4693      4367      4367      4368      4368      4357      4357      4767      4767      4858      4858 
dram[5]:      4913      4913      4874      4874      4691      4692      4366      4366      4367      4367      4358      4358      4767      4767      4858      4858 
dram[6]:      4913      4913      4874      4874      4676      4676      4368      4368      4367      4367      4358      4358      4689      4689      4937      4937 
dram[7]:      4912      4912      4875      4875      4676      4676      4367      4367      4315      4315      4437      4437      4689      4689      4937      4937 
dram[8]:      4912      4912      4875      4875      4649      4649      4368      4368      4315      4315      4437      4437      4689      4689      4937      4937 
dram[9]:      4991      4991      4875      4875      4649      4649      4367      4367      4316      4316      4437      4437      4689      4689      4858      4858 
dram[10]:      4991      4991      4874      4874      4652      4652      4367      4367      4316      4316      4385      4385      4767      4767      4858      4858 
total reads: 818293
bank skew: 4992/4287 = 1.16
chip skew: 74420/74364 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:        437       405       457       402       456       380       418       388       445       399       560       448       523       438       442       413
dram[1]:        435       405       456       400       456       380       416       389       445       398       556       448       523       437       441       413
dram[2]:        438       408       455       400       455       380       419       389       445       399       555       448       517       437       439       410
dram[3]:        438       408       458       401       456       380       417       391       446       399       559       451       519       437       437       411
dram[4]:        437       408       456       401       454       380       417       390       446       399       558       452       518       437       438       410
dram[5]:        436       405       457       401       454       381       418       389       446       399       560       452       519       436       437       410
dram[6]:        435       407       456       401       453       379       417       388       446       399       559       452       516       438       440       412
dram[7]:        435       405       456       400       452       380       419       389       442       395       557       450       516       439       440       412
dram[8]:        433       406       462       402       455       379       419       389       441       395       558       451       516       437       440       412
dram[9]:        437       408       463       402       454       380       418       389       442       394       557       449       514       439       438       408
dram[10]:        438       408       460       402       455       378       418       389       442       395       569       451       515       436       438       411
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1638185 n_act=13901 n_pre=13885 n_req=110089 n_rd=297460 n_write=142896 bw_util=0.4181
n_activity=1498832 dram_eff=0.5876
bk0: 19656a 1918044i bk1: 19652a 1924978i bk2: 19548a 1918128i bk3: 19548a 1925103i bk4: 18712a 1932117i bk5: 18712a 1933310i bk6: 17156a 1942924i bk7: 17156a 1948991i bk8: 17468a 1941767i bk9: 17468a 1944188i bk10: 17440a 1940523i bk11: 17440a 1947920i bk12: 19068a 1923688i bk13: 19068a 1931836i bk14: 19684a 1911344i bk15: 19684a 1916363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39555
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637745 n_act=14073 n_pre=14057 n_req=110113 n_rd=297556 n_write=142896 bw_util=0.4182
n_activity=1502320 dram_eff=0.5864
bk0: 19652a 1916530i bk1: 19652a 1924456i bk2: 19236a 1921767i bk3: 19236a 1926956i bk4: 19032a 1927099i bk5: 19032a 1930892i bk6: 17152a 1944825i bk7: 17152a 1949301i bk8: 17468a 1942720i bk9: 17468a 1944333i bk10: 17484a 1941854i bk11: 17484a 1946306i bk12: 19072a 1920602i bk13: 19072a 1928045i bk14: 19684a 1911619i bk15: 19680a 1914203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38971
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637825 n_act=13927 n_pre=13911 n_req=110166 n_rd=297664 n_write=143000 bw_util=0.4184
n_activity=1498613 dram_eff=0.5881
bk0: 19968a 1912194i bk1: 19968a 1920217i bk2: 19232a 1919964i bk3: 19232a 1929830i bk4: 19032a 1929281i bk5: 19032a 1928299i bk6: 17152a 1944468i bk7: 17152a 1950201i bk8: 17472a 1943049i bk9: 17472a 1945077i bk10: 17484a 1942267i bk11: 17484a 1947840i bk12: 19072a 1925920i bk13: 19072a 1929929i bk14: 19420a 1912064i bk15: 19420a 1914604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637597 n_act=14153 n_pre=14137 n_req=110110 n_rd=297544 n_write=142896 bw_util=0.4182
n_activity=1499490 dram_eff=0.5875
bk0: 19968a 1913935i bk1: 19968a 1922459i bk2: 19232a 1922014i bk3: 19232a 1927916i bk4: 19032a 1927749i bk5: 19032a 1930181i bk6: 17148a 1943709i bk7: 17148a 1947360i bk8: 17472a 1939596i bk9: 17472a 1941432i bk10: 17428a 1941931i bk11: 17428a 1946621i bk12: 19072a 1920013i bk13: 19072a 1923502i bk14: 19420a 1915877i bk15: 19420a 1918184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe6619b4bf0 :  mf: uid=16710188, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6910270), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637913 n_act=13876 n_pre=13860 n_req=110170 n_rd=297678 n_write=143000 bw_util=0.4184
n_activity=1500109 dram_eff=0.5875
bk0: 19968a 1914147i bk1: 19968a 1922113i bk2: 19232a 1921799i bk3: 19232a 1929961i bk4: 18772a 1928998i bk5: 18770a 1932800i bk6: 17468a 1939814i bk7: 17468a 1945186i bk8: 17472a 1939525i bk9: 17472a 1942435i bk10: 17428a 1943579i bk11: 17428a 1951933i bk12: 19068a 1923449i bk13: 19068a 1928656i bk14: 19432a 1915245i bk15: 19432a 1918075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36492
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637413 n_act=14239 n_pre=14223 n_req=110113 n_rd=297556 n_write=142896 bw_util=0.4182
n_activity=1501735 dram_eff=0.5866
bk0: 19652a 1917202i bk1: 19652a 1923387i bk2: 19496a 1919481i bk3: 19496a 1922207i bk4: 18764a 1931165i bk5: 18768a 1933711i bk6: 17464a 1939594i bk7: 17464a 1945748i bk8: 17468a 1939291i bk9: 17468a 1939949i bk10: 17432a 1944560i bk11: 17432a 1947772i bk12: 19068a 1921035i bk13: 19068a 1927313i bk14: 19432a 1917841i bk15: 19432a 1921498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36527
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637967 n_act=14012 n_pre=13996 n_req=110088 n_rd=297456 n_write=142896 bw_util=0.4181
n_activity=1496588 dram_eff=0.5885
bk0: 19652a 1917182i bk1: 19652a 1923784i bk2: 19496a 1920885i bk3: 19496a 1924873i bk4: 18704a 1930038i bk5: 18704a 1935199i bk6: 17472a 1939662i bk7: 17472a 1947748i bk8: 17468a 1939097i bk9: 17468a 1941927i bk10: 17432a 1940056i bk11: 17432a 1949459i bk12: 18756a 1925810i bk13: 18756a 1930530i bk14: 19748a 1909857i bk15: 19748a 1913470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637181 n_act=14197 n_pre=14181 n_req=110192 n_rd=297664 n_write=143104 bw_util=0.4185
n_activity=1497360 dram_eff=0.5887
bk0: 19648a 1916661i bk1: 19648a 1922871i bk2: 19500a 1917794i bk3: 19500a 1923276i bk4: 18704a 1930991i bk5: 18704a 1934525i bk6: 17468a 1941145i bk7: 17468a 1944796i bk8: 17260a 1939372i bk9: 17260a 1943661i bk10: 17748a 1938235i bk11: 17748a 1941337i bk12: 18756a 1925517i bk13: 18756a 1930214i bk14: 19748a 1911534i bk15: 19748a 1913626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35402
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe661af4b30 :  mf: uid=16710187, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6910266), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1638117 n_act=13937 n_pre=13921 n_req=110088 n_rd=297456 n_write=142896 bw_util=0.4181
n_activity=1498043 dram_eff=0.5879
bk0: 19648a 1917874i bk1: 19648a 1924949i bk2: 19500a 1921612i bk3: 19500a 1926253i bk4: 18596a 1935113i bk5: 18596a 1935338i bk6: 17472a 1940191i bk7: 17472a 1944601i bk8: 17260a 1942354i bk9: 17260a 1945060i bk10: 17748a 1938148i bk11: 17748a 1941550i bk12: 18756a 1922908i bk13: 18756a 1931290i bk14: 19748a 1909358i bk15: 19748a 1915015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3709
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637537 n_act=14227 n_pre=14211 n_req=110088 n_rd=297456 n_write=142896 bw_util=0.4181
n_activity=1498430 dram_eff=0.5878
bk0: 19964a 1912707i bk1: 19964a 1919554i bk2: 19500a 1916557i bk3: 19500a 1922378i bk4: 18596a 1934065i bk5: 18596a 1937391i bk6: 17468a 1939118i bk7: 17468a 1944895i bk8: 17264a 1941276i bk9: 17264a 1945031i bk10: 17748a 1936777i bk11: 17748a 1942770i bk12: 18756a 1924050i bk13: 18756a 1930294i bk14: 19432a 1914249i bk15: 19432a 1917507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35578
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2106327 n_nop=1637309 n_act=14125 n_pre=14109 n_req=110196 n_rd=297680 n_write=143104 bw_util=0.4185
n_activity=1502525 dram_eff=0.5867
bk0: 19964a 1914227i bk1: 19964a 1920129i bk2: 19496a 1921075i bk3: 19496a 1925150i bk4: 18608a 1934082i bk5: 18608a 1936252i bk6: 17468a 1939675i bk7: 17468a 1945668i bk8: 17264a 1944130i bk9: 17264a 1946492i bk10: 17540a 1941701i bk11: 17540a 1945267i bk12: 19068a 1920286i bk13: 19068a 1927538i bk14: 19432a 1917134i bk15: 19432a 1918435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36938

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 37183, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 37182, Miss_rate = 0.677, Pending_hits = 1463, Reservation_fails = 1
L2_cache_bank[2]: Access = 54966, Miss = 37195, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 37194, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 37208, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 37208, Miss_rate = 0.677, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 37193, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 37193, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 1
L2_cache_bank[8]: Access = 55005, Miss = 37210, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[9]: Access = 55018, Miss = 37210, Miss_rate = 0.676, Pending_hits = 1498, Reservation_fails = 1
L2_cache_bank[10]: Access = 54992, Miss = 37194, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 37195, Miss_rate = 0.677, Pending_hits = 1480, Reservation_fails = 1
L2_cache_bank[12]: Access = 54940, Miss = 37182, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 37182, Miss_rate = 0.676, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 37208, Miss_rate = 0.676, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 37208, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 37182, Miss_rate = 0.676, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[17]: Access = 54953, Miss = 37182, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 37182, Miss_rate = 0.677, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 37182, Miss_rate = 0.676, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 37210, Miss_rate = 0.676, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 37210, Miss_rate = 0.676, Pending_hits = 1444, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 818293
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19080
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 372058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.131

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54123
	minimum = 6
	maximum = 50
Network latency average = 8.40922
	minimum = 6
	maximum = 43
Slowest packet = 2326961
Flit latency average = 6.87204
	minimum = 6
	maximum = 39
Slowest flit = 6413290
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236421
	minimum = 0.0187087 (at node 0)
	maximum = 0.028063 (at node 7)
Accepted packet rate average = 0.0236421
	minimum = 0.0187087 (at node 0)
	maximum = 0.028063 (at node 7)
Injected flit rate average = 0.0651612
	minimum = 0.0431113 (at node 0)
	maximum = 0.0863752 (at node 42)
Accepted flit rate average= 0.0651612
	minimum = 0.0599898 (at node 0)
	maximum = 0.0899847 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.05024 (26 samples)
	minimum = 6 (26 samples)
	maximum = 102.154 (26 samples)
Network latency average = 8.76876 (26 samples)
	minimum = 6 (26 samples)
	maximum = 98.6154 (26 samples)
Flit latency average = 7.37926 (26 samples)
	minimum = 6 (26 samples)
	maximum = 94.8077 (26 samples)
Fragmentation average = 0.0359096 (26 samples)
	minimum = 0 (26 samples)
	maximum = 48.1923 (26 samples)
Injected packet rate average = 0.022794 (26 samples)
	minimum = 0.0180379 (26 samples)
	maximum = 0.0270556 (26 samples)
Accepted packet rate average = 0.022794 (26 samples)
	minimum = 0.0180379 (26 samples)
	maximum = 0.0270556 (26 samples)
Injected flit rate average = 0.0628243 (26 samples)
	minimum = 0.0415623 (26 samples)
	maximum = 0.0832957 (26 samples)
Accepted flit rate average = 0.0628243 (26 samples)
	minimum = 0.0578429 (26 samples)
	maximum = 0.0867584 (26 samples)
Injected packet size average = 2.75617 (26 samples)
Accepted packet size average = 2.75617 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 4 sec (4084 sec)
gpgpu_simulation_rate = 183660 (inst/sec)
gpgpu_simulation_rate = 1692 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38853
gpu_sim_insn = 28848876
gpu_ipc =     742.5135
gpu_tot_sim_cycle = 7171274
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     108.6166
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 15342
partiton_reqs_in_parallel = 854766
partiton_reqs_in_parallel_total    = 24872260
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5875
partiton_reqs_in_parallel_util = 854766
partiton_reqs_in_parallel_util_total    = 24872260
gpu_sim_cycle_parition_util = 38853
gpu_tot_sim_cycle_parition_util    = 1133401
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9466
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.4490 GB/Sec
L2_BW_total  =      16.6023 GB/Sec
gpu_total_sim_rate=184141

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15635832
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130334, 125274, 125464, 130023, 130351, 125262, 125486, 129987, 33851, 32478, 32593, 22894, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 172867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 872
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:812643	W0_Idle:1580077	W0_Scoreboard:36041621	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 430 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 7171273 
mrq_lat_table:559012 	87315 	60380 	133418 	164598 	129457 	74518 	34794 	10708 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	789819 	449688 	1439 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1104559 	49931 	408 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	710572 	134751 	2071 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1933 	205 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.312227  8.013684  8.261488  8.136853  7.468554  7.515823  8.300761  8.075309  8.397741  8.192166  7.858324  7.677047  9.224874  9.043103  7.819857  7.819857 
dram[1]:  8.421460  8.573198  7.478745  7.555215  7.188363  6.995202  9.263456  8.471502  8.749020  8.569782  7.620572  7.500563  8.500000  8.402746  8.067582  7.654309 
dram[2]:  8.826334  8.415585  8.531178  8.472477  7.076699  7.160118  8.650794  8.175000  8.913448  8.274413  7.909846  7.673188  9.296203  8.977995  7.256286  7.064972 
dram[3]:  8.516977  8.507659  7.760504  7.842887  7.216832  6.968451  9.209859  8.404884  7.978546  7.866040  7.731082  7.749125  8.500000  8.233184  8.033191  7.503000 
dram[4]:  9.073512  8.707726  8.651053  8.491954  7.112326  7.028487  8.420855  8.399750  8.420126  7.959572  8.459872  8.128519  8.804556  8.578271  7.498501  7.114692 
dram[5]:  8.073171  7.946764  7.918947  7.935654  7.284114  7.083169  9.105978  9.008064  7.511785  7.545660  8.012063  7.573546  8.783493  8.518561  7.635809  7.424332 
dram[6]:  8.883314  8.544333  8.587899  8.490971  7.210101  7.081349  8.507614  8.380000  8.418868  8.192166  8.090134  8.090134  8.068540  8.068540  7.518628  7.180712 
dram[7]:  8.264930  8.038014  8.055675  7.709016  7.775599  7.482180  9.107337  8.961230  7.165397  6.938883  8.268530  7.959064  8.865432  8.768010  7.431201  7.221281 
dram[8]:  8.505028  8.193757  8.434978  8.286344  7.227551  7.183570  9.084011  8.551021  8.431499  8.099631  7.977726  8.015312  8.408665  8.235092  7.865641  7.431201 
dram[9]:  8.192835  8.262486  7.886793  7.772727  7.783516  7.567307  8.615682  8.549745  7.341137  7.181025  8.228537  8.034239  8.693705  8.800245  7.252174  7.148571 
dram[10]:  8.553355  8.369214  8.037394  8.089248  7.427673  7.086000  9.132153  8.773561  8.099631  7.701755  7.832748  7.533184  8.104856  8.122787  7.843260  7.521042 
average row locality = 1258037/156920 = 8.017059
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5103      5102      5071      5071      4851      4851      4462      4462      4533      4533      4522      4522      4959      4959      5113      5113 
dram[1]:      5102      5102      4990      4990      4934      4934      4461      4461      4533      4533      4534      4534      4960      4960      5113      5112 
dram[2]:      5184      5184      4989      4989      4934      4934      4461      4461      4534      4534      4534      4534      4960      4960      5044      5044 
dram[3]:      5184      5184      4989      4989      4934      4934      4460      4460      4534      4534      4520      4520      4960      4960      5044      5044 
dram[4]:      5184      5184      4989      4989      4867      4867      4543      4543      4534      4534      4520      4520      4959      4959      5047      5047 
dram[5]:      5102      5102      5057      5057      4865      4866      4542      4542      4533      4533      4521      4521      4959      4959      5047      5047 
dram[6]:      5102      5102      5057      5057      4850      4850      4544      4544      4533      4533      4521      4521      4878      4878      5129      5129 
dram[7]:      5101      5101      5058      5058      4850      4850      4543      4543      4479      4479      4603      4603      4878      4878      5129      5129 
dram[8]:      5101      5101      5058      5058      4822      4822      4544      4544      4479      4479      4603      4603      4878      4878      5129      5129 
dram[9]:      5183      5183      5058      5058      4822      4822      4543      4543      4479      4479      4603      4603      4878      4878      5047      5047 
dram[10]:      5183      5183      5057      5057      4825      4825      4543      4543      4479      4479      4549      4549      4959      4959      5047      5047 
total reads: 849797
bank skew: 5184/4460 = 1.16
chip skew: 77286/77226 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:        429       398       448       395       448       375       411       381       437       392       547       439       511       429       433       406
dram[1]:        427       398       448       393       448       375       408       383       437       391       544       439       511       428       433       406
dram[2]:        430       401       447       394       447       375       411       383       436       392       542       440       505       428       430       403
dram[3]:        430       401       449       394       448       374       409       384       438       392       546       442       507       428       429       404
dram[4]:        429       401       447       395       446       374       410       383       438       392       545       443       506       428       430       403
dram[5]:        428       398       448       394       446       375       410       382       438       393       547       443       507       427       428       403
dram[6]:        427       400       448       394       445       373       409       382       437       393       547       444       504       429       431       404
dram[7]:        427       398       448       393       444       374       412       383       434       388       545       441       504       431       432       404
dram[8]:        425       399       454       396       447       373       412       383       433       389       545       442       504       428       432       405
dram[9]:        429       401       454       395       446       374       411       383       434       388       544       440       503       430       430       401
dram[10]:        430       401       451       396       447       373       410       382       434       389       556       442       504       427       430       403
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692988 n_act=14099 n_pre=14083 n_req=114325 n_rd=308908 n_write=148392 bw_util=0.4198
n_activity=1554698 dram_eff=0.5883
bk0: 20412a 1983735i bk1: 20408a 1991081i bk2: 20284a 1983973i bk3: 20284a 1991351i bk4: 19404a 1998521i bk5: 19404a 1999600i bk6: 17848a 2009250i bk7: 17848a 2015602i bk8: 18132a 2008017i bk9: 18132a 2010631i bk10: 18088a 2006939i bk11: 18088a 2014524i bk12: 19836a 1989327i bk13: 19836a 1997274i bk14: 20452a 1976774i bk15: 20452a 1982102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692512 n_act=14285 n_pre=14269 n_req=114351 n_rd=309012 n_write=148392 bw_util=0.4199
n_activity=1558158 dram_eff=0.5871
bk0: 20408a 1982108i bk1: 20408a 1990380i bk2: 19960a 1987498i bk3: 19960a 1993091i bk4: 19736a 1993385i bk5: 19736a 1997734i bk6: 17844a 2011345i bk7: 17844a 2016108i bk8: 18132a 2008625i bk9: 18132a 2011098i bk10: 18136a 2008030i bk11: 18136a 2012867i bk12: 19840a 1985995i bk13: 19840a 1993885i bk14: 20452a 1976770i bk15: 20448a 1979719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692624 n_act=14123 n_pre=14107 n_req=114404 n_rd=309120 n_write=148496 bw_util=0.4201
n_activity=1554457 dram_eff=0.5888
bk0: 20736a 1977573i bk1: 20736a 1985953i bk2: 19956a 1986021i bk3: 19956a 1996028i bk4: 19736a 1995674i bk5: 19736a 1994914i bk6: 17844a 2010876i bk7: 17844a 2016634i bk8: 18136a 2009356i bk9: 18136a 2011582i bk10: 18136a 2008553i bk11: 18136a 2014891i bk12: 19840a 1991365i bk13: 19840a 1995595i bk14: 20176a 1977428i bk15: 20176a 1980046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692372 n_act=14361 n_pre=14345 n_req=114348 n_rd=309000 n_write=148392 bw_util=0.4199
n_activity=1555106 dram_eff=0.5882
bk0: 20736a 1978924i bk1: 20736a 1988077i bk2: 19956a 1988068i bk3: 19956a 1994044i bk4: 19736a 1994314i bk5: 19736a 1996728i bk6: 17840a 2010229i bk7: 17840a 2013841i bk8: 18136a 2005512i bk9: 18136a 2007638i bk10: 18080a 2008204i bk11: 18080a 2013483i bk12: 19840a 1985689i bk13: 19840a 1988895i bk14: 20176a 1980968i bk15: 20176a 1983453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35924
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692686 n_act=14076 n_pre=14060 n_req=114412 n_rd=309144 n_write=148504 bw_util=0.4202
n_activity=1555774 dram_eff=0.5883
bk0: 20736a 1979635i bk1: 20736a 1988053i bk2: 19956a 1987874i bk3: 19956a 1996218i bk4: 19468a 1995185i bk5: 19468a 1999225i bk6: 18172a 2006233i bk7: 18172a 2011824i bk8: 18136a 2005934i bk9: 18136a 2008781i bk10: 18080a 2009956i bk11: 18080a 2018937i bk12: 19836a 1988481i bk13: 19836a 1994053i bk14: 20188a 1980817i bk15: 20188a 1983590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692188 n_act=14447 n_pre=14431 n_req=114351 n_rd=309012 n_write=148392 bw_util=0.4199
n_activity=1557369 dram_eff=0.5874
bk0: 20408a 1982570i bk1: 20408a 1989244i bk2: 20228a 1985308i bk3: 20228a 1988433i bk4: 19460a 1997452i bk5: 19464a 2000441i bk6: 18168a 2006065i bk7: 18168a 2012136i bk8: 18132a 2005479i bk9: 18132a 2006219i bk10: 18084a 2011178i bk11: 18084a 2014429i bk12: 19836a 1986737i bk13: 19836a 1992737i bk14: 20188a 1983275i bk15: 20188a 1987381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34876
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692746 n_act=14218 n_pre=14202 n_req=114326 n_rd=308912 n_write=148392 bw_util=0.4198
n_activity=1552479 dram_eff=0.5891
bk0: 20408a 1982975i bk1: 20408a 1989856i bk2: 20228a 1986915i bk3: 20228a 1990698i bk4: 19400a 1996221i bk5: 19400a 2001682i bk6: 18176a 2005728i bk7: 18176a 2014115i bk8: 18132a 2005380i bk9: 18132a 2008378i bk10: 18084a 2006571i bk11: 18084a 2016286i bk12: 19512a 1991224i bk13: 19512a 1996341i bk14: 20516a 1975538i bk15: 20516a 1979075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36321
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1691944 n_act=14403 n_pre=14387 n_req=114434 n_rd=309128 n_write=148608 bw_util=0.4202
n_activity=1552951 dram_eff=0.5895
bk0: 20404a 1982009i bk1: 20404a 1988793i bk2: 20232a 1983696i bk3: 20232a 1989227i bk4: 19400a 1997533i bk5: 19400a 2001082i bk6: 18172a 2007610i bk7: 18172a 2010991i bk8: 17916a 2005939i bk9: 17916a 2010290i bk10: 18412a 2004207i bk11: 18412a 2007713i bk12: 19512a 1991211i bk13: 19512a 1995845i bk14: 20516a 1976999i bk15: 20516a 1979092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33806
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692900 n_act=14141 n_pre=14125 n_req=114326 n_rd=308912 n_write=148392 bw_util=0.4198
n_activity=1553787 dram_eff=0.5886
bk0: 20404a 1983627i bk1: 20404a 1991006i bk2: 20232a 1987259i bk3: 20232a 1992195i bk4: 19288a 2001519i bk5: 19288a 2001743i bk6: 18176a 2006426i bk7: 18176a 2010848i bk8: 17916a 2008693i bk9: 17916a 2011372i bk10: 18412a 2004209i bk11: 18412a 2008067i bk12: 19512a 1988151i bk13: 19512a 1996938i bk14: 20516a 1974460i bk15: 20516a 1980491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35551
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe66218ea60 :  mf: uid=17352832, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7171273), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692322 n_act=14435 n_pre=14419 n_req=114324 n_rd=308902 n_write=148392 bw_util=0.4198
n_activity=1554078 dram_eff=0.5885
bk0: 20732a 1978126i bk1: 20732a 1985408i bk2: 20232a 1982590i bk3: 20230a 1988692i bk4: 19288a 2000771i bk5: 19288a 2004025i bk6: 18172a 2005331i bk7: 18172a 2010972i bk8: 17916a 2007750i bk9: 17916a 2011328i bk10: 18412a 2002771i bk11: 18412a 2009578i bk12: 19512a 1989433i bk13: 19512a 1995950i bk14: 20188a 1979675i bk15: 20188a 1983054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3405
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2178470 n_nop=1692076 n_act=14333 n_pre=14317 n_req=114436 n_rd=309136 n_write=148608 bw_util=0.4202
n_activity=1558646 dram_eff=0.5874
bk0: 20732a 1979610i bk1: 20732a 1986161i bk2: 20228a 1987278i bk3: 20228a 1991488i bk4: 19300a 2000786i bk5: 19300a 2002604i bk6: 18172a 2006071i bk7: 18172a 2012042i bk8: 17916a 2010580i bk9: 17916a 2012985i bk10: 18196a 2008210i bk11: 18196a 2011604i bk12: 19836a 1985312i bk13: 19836a 1993240i bk14: 20188a 1982464i bk15: 20188a 1983859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38614, Miss_rate = 0.676, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38613, Miss_rate = 0.677, Pending_hits = 1467, Reservation_fails = 1
L2_cache_bank[2]: Access = 57079, Miss = 38627, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38626, Miss_rate = 0.677, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38640, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38640, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38625, Miss_rate = 0.677, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38625, Miss_rate = 0.677, Pending_hits = 1472, Reservation_fails = 1
L2_cache_bank[8]: Access = 57119, Miss = 38643, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[9]: Access = 57133, Miss = 38643, Miss_rate = 0.676, Pending_hits = 1501, Reservation_fails = 1
L2_cache_bank[10]: Access = 57106, Miss = 38626, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38627, Miss_rate = 0.677, Pending_hits = 1483, Reservation_fails = 1
L2_cache_bank[12]: Access = 57052, Miss = 38614, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38614, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38641, Miss_rate = 0.676, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38641, Miss_rate = 0.676, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38614, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[17]: Access = 57066, Miss = 38614, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38613, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38613, Miss_rate = 0.676, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38642, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38642, Miss_rate = 0.676, Pending_hits = 1446, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 849797
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 19146
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 386992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 441539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.132

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56333
	minimum = 6
	maximum = 52
Network latency average = 8.43878
	minimum = 6
	maximum = 52
Slowest packet = 2420108
Flit latency average = 6.91028
	minimum = 6
	maximum = 48
Slowest flit = 6670300
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239391
	minimum = 0.0189437 (at node 0)
	maximum = 0.0284155 (at node 15)
Accepted packet rate average = 0.0239391
	minimum = 0.0189437 (at node 0)
	maximum = 0.0284155 (at node 15)
Injected flit rate average = 0.0659796
	minimum = 0.0436528 (at node 0)
	maximum = 0.0874601 (at node 42)
Accepted flit rate average= 0.0659796
	minimum = 0.0607433 (at node 0)
	maximum = 0.091115 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.0322 (27 samples)
	minimum = 6 (27 samples)
	maximum = 100.296 (27 samples)
Network latency average = 8.75654 (27 samples)
	minimum = 6 (27 samples)
	maximum = 96.8889 (27 samples)
Flit latency average = 7.36189 (27 samples)
	minimum = 6 (27 samples)
	maximum = 93.0741 (27 samples)
Fragmentation average = 0.0345796 (27 samples)
	minimum = 0 (27 samples)
	maximum = 46.4074 (27 samples)
Injected packet rate average = 0.0228364 (27 samples)
	minimum = 0.0180714 (27 samples)
	maximum = 0.0271059 (27 samples)
Accepted packet rate average = 0.0228364 (27 samples)
	minimum = 0.0180714 (27 samples)
	maximum = 0.0271059 (27 samples)
Injected flit rate average = 0.0629411 (27 samples)
	minimum = 0.0416398 (27 samples)
	maximum = 0.08345 (27 samples)
Accepted flit rate average = 0.0629411 (27 samples)
	minimum = 0.0579503 (27 samples)
	maximum = 0.0869198 (27 samples)
Injected packet size average = 2.75617 (27 samples)
Accepted packet size average = 2.75617 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 30 sec (4230 sec)
gpgpu_simulation_rate = 184141 (inst/sec)
gpgpu_simulation_rate = 1695 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39083
gpu_sim_insn = 28848876
gpu_ipc =     738.1439
gpu_tot_sim_cycle = 7432507
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     108.6805
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 15731
partiton_reqs_in_parallel = 859826
partiton_reqs_in_parallel_total    = 25727026
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5771
partiton_reqs_in_parallel_util = 859826
partiton_reqs_in_parallel_util_total    = 25727026
gpu_sim_cycle_parition_util = 39083
gpu_tot_sim_cycle_parition_util    = 1172254
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9484
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.7814 GB/Sec
L2_BW_total  =      16.6118 GB/Sec
gpu_total_sim_rate=184590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135162, 129913, 130111, 134835, 135179, 129901, 130133, 134805, 38685, 37114, 37251, 24093, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 172894
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 899
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:842437	W0_Idle:1595350	W0_Scoreboard:37181048	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 423 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 7432506 
mrq_lat_table:577796 	89756 	62422 	138947 	171730 	134977 	77927 	36529 	10740 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	818257 	467736 	1457 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1148818 	52168 	412 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	737020 	139609 	2149 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2009 	207 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.140206  7.863546  8.199791  8.098141  7.316206  7.345238  8.222087  7.951878  8.255648  8.063879  7.709821  7.525054  9.078853  8.846333  7.694849  7.665053 
dram[1]:  8.310526  8.416844  7.390173  7.462062  7.078505  6.823423  9.129380  8.362963  8.624845  8.436209  7.473002  7.346072  8.342481  8.180840  7.957789  7.554389 
dram[2]:  8.606190  8.211813  8.447137  8.355120  6.935897  7.012963  8.510050  8.026067  8.734591  8.083818  7.792793  7.489178  9.058403  8.745685  7.161142  6.981149 
dram[3]:  8.304840  8.279261  7.670000  7.778904  7.091760  6.848101  9.006649  8.279951  7.917902  7.793490  7.572527  7.572527  8.324206  8.059385  7.935714  7.378558 
dram[4]:  8.950055  8.606190  8.484513  8.391685  6.947664  6.857934  8.265476  8.265476  8.276520  7.811024  8.322464  8.012791  8.625425  8.378170  7.388414  7.028004 
dram[5]:  7.982811  7.879241  7.795409  7.842370  7.132438  6.895176  8.945876  8.877238  7.409819  7.441586  7.885583  7.475054  8.645051  8.359736  7.531462  7.318909 
dram[6]:  8.762486  8.372216  8.471801  8.362955  7.049430  6.905028  8.386474  8.247031  8.334934  8.101517  7.958429  7.976852  7.964630  7.913738  7.387547  7.072064 
dram[7]:  8.146543  7.886114  7.890909  7.599222  7.629630  7.313610  8.947165  8.744332  7.064116  6.879154  8.172454  7.845556  8.773317  8.640697  7.346581  7.135548 
dram[8]:  8.388947  8.030519  8.310638  8.171548  7.117021  7.035373  8.857142  8.386474  8.361077  7.989474  7.828160  7.863029  8.229236  8.121311  7.709991  7.319521 
dram[9]:  8.006951  8.071071  7.750000  7.658823  7.713837  7.463489  8.446472  8.324940  7.244963  7.109261  8.153580  7.969526  8.531573  8.630662  7.157314  7.047101 
dram[10]:  8.442932  8.219164  7.905870  7.954175  7.303571  6.984820  9.016883  8.635572  8.047114  7.599555  7.721111  7.488147  7.940439  7.973767  7.695351  7.367424 
average row locality = 1304661/165470 = 7.884577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5292      5291      5263      5263      5038      5038      4619      4619      4703      4703      4696      4696      5135      5135      5300      5300 
dram[1]:      5291      5291      5179      5179      5124      5124      4618      4618      4703      4703      4708      4708      5136      5136      5300      5299 
dram[2]:      5376      5376      5178      5178      5124      5124      4618      4618      4704      4704      4708      4708      5136      5136      5229      5229 
dram[3]:      5376      5376      5178      5178      5124      5124      4617      4617      4704      4704      4693      4693      5136      5136      5229      5229 
dram[4]:      5376      5376      5178      5178      5054      5054      4703      4703      4704      4704      4693      4693      5135      5135      5232      5232 
dram[5]:      5291      5291      5249      5249      5052      5053      4702      4702      4703      4703      4694      4694      5135      5135      5232      5232 
dram[6]:      5291      5291      5249      5249      5036      5036      4704      4704      4703      4703      4694      4694      5051      5051      5317      5317 
dram[7]:      5290      5290      5250      5250      5036      5036      4703      4703      4647      4647      4779      4779      5051      5051      5317      5317 
dram[8]:      5290      5290      5250      5250      5007      5007      4704      4704      4647      4647      4779      4779      5051      5051      5317      5317 
dram[9]:      5375      5375      5250      5250      5007      5007      4703      4703      4648      4648      4779      4779      5051      5051      5232      5232 
dram[10]:      5375      5375      5249      5249      5010      5010      4703      4703      4648      4648      4723      4723      5135      5135      5232      5232 
total reads: 881301
bank skew: 5376/4617 = 1.16
chip skew: 80150/80090 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:        421       392       440       389       440       369       404       376       429       386       536       432       502       422       426       399
dram[1]:        420       392       440       387       439       369       402       377       430       385       532       431       502       422       426       399
dram[2]:        423       395       438       388       439       369       405       377       429       386       531       432       496       421       423       397
dram[3]:        423       394       441       388       439       368       403       379       431       386       535       434       498       422       422       398
dram[4]:        422       394       439       389       438       368       403       377       430       386       534       435       497       421       423       396
dram[5]:        421       392       440       388       437       369       404       377       430       387       536       435       498       421       421       396
dram[6]:        420       393       439       388       436       367       403       376       430       387       535       436       495       422       424       398
dram[7]:        420       392       440       387       435       368       405       377       427       382       533       433       495       424       424       398
dram[8]:        418       393       445       389       438       367       405       377       425       383       534       434       495       422       425       399
dram[9]:        421       394       446       389       437       368       404       377       426       382       533       433       494       423       423       395
dram[10]:        422       394       443       389       438       367       404       377       426       383       544       434       495       421       423       397
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1747066 n_act=14869 n_pre=14853 n_req=118563 n_rd=320364 n_write=153888 bw_util=0.4214
n_activity=1613331 dram_eff=0.5879
bk0: 21168a 2048928i bk1: 21164a 2056748i bk2: 21052a 2049223i bk3: 21052a 2056935i bk4: 20152a 2063779i bk5: 20152a 2065103i bk6: 18476a 2075472i bk7: 18476a 2082122i bk8: 18812a 2074173i bk9: 18812a 2077133i bk10: 18784a 2072969i bk11: 18784a 2080452i bk12: 20540a 2055095i bk13: 20540a 2063363i bk14: 21200a 2041905i bk15: 21200a 2047683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe67d788710 :  mf: uid=17995476, sid25:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7432506), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746572 n_act=15065 n_pre=15049 n_req=118589 n_rd=320466 n_write=153888 bw_util=0.4215
n_activity=1616762 dram_eff=0.5868
bk0: 21164a 2047016i bk1: 21164a 2055835i bk2: 20716a 2053049i bk3: 20716a 2058612i bk4: 20496a 2058739i bk5: 20494a 2062972i bk6: 18472a 2077445i bk7: 18472a 2082971i bk8: 18812a 2074686i bk9: 18812a 2077281i bk10: 18832a 2074375i bk11: 18832a 2078950i bk12: 20544a 2051683i bk13: 20544a 2059587i bk14: 21200a 2041835i bk15: 21196a 2044923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746610 n_act=14931 n_pre=14915 n_req=118646 n_rd=320584 n_write=154000 bw_util=0.4217
n_activity=1612870 dram_eff=0.5885
bk0: 21504a 2042245i bk1: 21504a 2050939i bk2: 20712a 2051208i bk3: 20712a 2061312i bk4: 20496a 2060788i bk5: 20496a 2060112i bk6: 18472a 2076871i bk7: 18472a 2082983i bk8: 18816a 2075291i bk9: 18816a 2077863i bk10: 18832a 2074617i bk11: 18832a 2081296i bk12: 20544a 2057010i bk13: 20544a 2061655i bk14: 20916a 2042492i bk15: 20916a 2045101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35248
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746406 n_act=15153 n_pre=15137 n_req=118586 n_rd=320456 n_write=153888 bw_util=0.4214
n_activity=1613883 dram_eff=0.5878
bk0: 21504a 2044107i bk1: 21504a 2053149i bk2: 20712a 2053270i bk3: 20712a 2059678i bk4: 20496a 2059358i bk5: 20496a 2062310i bk6: 18468a 2076259i bk7: 18468a 2080581i bk8: 18816a 2071299i bk9: 18816a 2073942i bk10: 18772a 2074418i bk11: 18772a 2079828i bk12: 20544a 2051485i bk13: 20544a 2055119i bk14: 20916a 2046080i bk15: 20916a 2048935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746748 n_act=14854 n_pre=14838 n_req=118650 n_rd=320600 n_write=154000 bw_util=0.4217
n_activity=1614950 dram_eff=0.5878
bk0: 21504a 2044475i bk1: 21504a 2053329i bk2: 20712a 2053202i bk3: 20712a 2061740i bk4: 20216a 2060271i bk5: 20216a 2064443i bk6: 18812a 2072355i bk7: 18812a 2078304i bk8: 18816a 2072006i bk9: 18816a 2075142i bk10: 18772a 2076095i bk11: 18772a 2085486i bk12: 20540a 2054616i bk13: 20540a 2060286i bk14: 20928a 2046167i bk15: 20928a 2048883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7fe6628033b0 :  mf: uid=17995474, sid25:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (7432502), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746266 n_act=15217 n_pre=15201 n_req=118589 n_rd=320468 n_write=153888 bw_util=0.4215
n_activity=1615898 dram_eff=0.5871
bk0: 21164a 2047687i bk1: 21164a 2054862i bk2: 20996a 2050184i bk3: 20996a 2053485i bk4: 20208a 2062791i bk5: 20212a 2065727i bk6: 18808a 2072167i bk7: 18808a 2078654i bk8: 18812a 2071727i bk9: 18812a 2072630i bk10: 18776a 2077270i bk11: 18776a 2080931i bk12: 20540a 2052603i bk13: 20540a 2058792i bk14: 20928a 2048738i bk15: 20928a 2052893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35613
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746832 n_act=14988 n_pre=14972 n_req=118562 n_rd=320360 n_write=153888 bw_util=0.4214
n_activity=1610700 dram_eff=0.5889
bk0: 21164a 2048023i bk1: 21164a 2055680i bk2: 20996a 2052299i bk3: 20996a 2056572i bk4: 20144a 2061774i bk5: 20144a 2066973i bk6: 18816a 2071848i bk7: 18816a 2080557i bk8: 18812a 2071081i bk9: 18812a 2074302i bk10: 18776a 2072593i bk11: 18776a 2082266i bk12: 20204a 2057324i bk13: 20204a 2062652i bk14: 21268a 2040691i bk15: 21268a 2044000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3697
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fe6627ba750 :  mf: uid=17995472, sid25:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7432506), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746018 n_act=15171 n_pre=15155 n_req=118674 n_rd=320584 n_write=154112 bw_util=0.4218
n_activity=1611386 dram_eff=0.5892
bk0: 21160a 2047478i bk1: 21160a 2054525i bk2: 21000a 2048680i bk3: 21000a 2054847i bk4: 20144a 2063046i bk5: 20144a 2066431i bk6: 18812a 2073997i bk7: 18812a 2077225i bk8: 18588a 2071937i bk9: 18588a 2076666i bk10: 19116a 2069914i bk11: 19116a 2073662i bk12: 20204a 2057280i bk13: 20204a 2061936i bk14: 21268a 2042274i bk15: 21268a 2044553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34244
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746970 n_act=14919 n_pre=14903 n_req=118562 n_rd=320360 n_write=153888 bw_util=0.4214
n_activity=1612467 dram_eff=0.5882
bk0: 21160a 2048712i bk1: 21160a 2056516i bk2: 21000a 2052397i bk3: 21000a 2057852i bk4: 20028a 2067478i bk5: 20028a 2067517i bk6: 18816a 2072650i bk7: 18816a 2077191i bk8: 18588a 2074852i bk9: 18588a 2077859i bk10: 19116a 2070263i bk11: 19116a 2074498i bk12: 20204a 2054137i bk13: 20204a 2063236i bk14: 21268a 2039709i bk15: 21268a 2045471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36091
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746390 n_act=15209 n_pre=15193 n_req=118562 n_rd=320360 n_write=153888 bw_util=0.4214
n_activity=1612821 dram_eff=0.5881
bk0: 21500a 2043030i bk1: 21500a 2050188i bk2: 21000a 2047488i bk3: 21000a 2054002i bk4: 20028a 2066501i bk5: 20028a 2069982i bk6: 18812a 2071495i bk7: 18812a 2077200i bk8: 18592a 2074009i bk9: 18592a 2077797i bk10: 19116a 2068889i bk11: 19116a 2076015i bk12: 20204a 2055851i bk13: 20204a 2062468i bk14: 20928a 2045108i bk15: 20928a 2048789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34569
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe6628e0fc0 :  mf: uid=17995473, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7432506), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2251040 n_nop=1746154 n_act=15095 n_pre=15079 n_req=118678 n_rd=320600 n_write=154112 bw_util=0.4218
n_activity=1617063 dram_eff=0.5871
bk0: 21500a 2044708i bk1: 21500a 2051370i bk2: 20996a 2052129i bk3: 20996a 2056865i bk4: 20040a 2066426i bk5: 20040a 2068550i bk6: 18812a 2072354i bk7: 18812a 2078245i bk8: 18592a 2076827i bk9: 18592a 2079691i bk10: 18892a 2074343i bk11: 18892a 2077669i bk12: 20540a 2050744i bk13: 20540a 2059203i bk14: 20928a 2047649i bk15: 20928a 2048811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 40046, Miss_rate = 0.676, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 40045, Miss_rate = 0.677, Pending_hits = 1475, Reservation_fails = 1
L2_cache_bank[2]: Access = 59192, Miss = 40059, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 40058, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 40073, Miss_rate = 0.677, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 40073, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 40057, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 40057, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 1
L2_cache_bank[8]: Access = 59234, Miss = 40075, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[9]: Access = 59248, Miss = 40075, Miss_rate = 0.676, Pending_hits = 1509, Reservation_fails = 1
L2_cache_bank[10]: Access = 59220, Miss = 40058, Miss_rate = 0.676, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 40059, Miss_rate = 0.677, Pending_hits = 1489, Reservation_fails = 1
L2_cache_bank[12]: Access = 59164, Miss = 40045, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 40045, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 40073, Miss_rate = 0.676, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 40073, Miss_rate = 0.676, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 40045, Miss_rate = 0.676, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 59178, Miss = 40045, Miss_rate = 0.677, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 40045, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 40045, Miss_rate = 0.676, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 40075, Miss_rate = 0.676, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 40075, Miss_rate = 0.676, Pending_hits = 1451, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 881301
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19274
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 457923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.132

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55523
	minimum = 6
	maximum = 43
Network latency average = 8.42558
	minimum = 6
	maximum = 40
Slowest packet = 2512943
Flit latency average = 6.89689
	minimum = 6
	maximum = 36
Slowest flit = 7052283
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237982
	minimum = 0.0188322 (at node 1)
	maximum = 0.0282483 (at node 23)
Accepted packet rate average = 0.0237982
	minimum = 0.0188322 (at node 1)
	maximum = 0.0282483 (at node 23)
Injected flit rate average = 0.0655913
	minimum = 0.0433959 (at node 1)
	maximum = 0.0869454 (at node 42)
Accepted flit rate average= 0.0655913
	minimum = 0.0603859 (at node 1)
	maximum = 0.0905788 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01517 (28 samples)
	minimum = 6 (28 samples)
	maximum = 98.25 (28 samples)
Network latency average = 8.74472 (28 samples)
	minimum = 6 (28 samples)
	maximum = 94.8571 (28 samples)
Flit latency average = 7.34529 (28 samples)
	minimum = 6 (28 samples)
	maximum = 91.0357 (28 samples)
Fragmentation average = 0.0333446 (28 samples)
	minimum = 0 (28 samples)
	maximum = 44.75 (28 samples)
Injected packet rate average = 0.0228708 (28 samples)
	minimum = 0.0180986 (28 samples)
	maximum = 0.0271467 (28 samples)
Accepted packet rate average = 0.0228708 (28 samples)
	minimum = 0.0180986 (28 samples)
	maximum = 0.0271467 (28 samples)
Injected flit rate average = 0.0630358 (28 samples)
	minimum = 0.0417025 (28 samples)
	maximum = 0.0835748 (28 samples)
Accepted flit rate average = 0.0630358 (28 samples)
	minimum = 0.0580373 (28 samples)
	maximum = 0.0870504 (28 samples)
Injected packet size average = 2.75617 (28 samples)
Accepted packet size average = 2.75617 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 56 sec (4376 sec)
gpgpu_simulation_rate = 184590 (inst/sec)
gpgpu_simulation_rate = 1698 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38832
gpu_sim_insn = 28848876
gpu_ipc =     742.9150
gpu_tot_sim_cycle = 7693489
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     108.7436
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 16336
partiton_reqs_in_parallel = 854304
partiton_reqs_in_parallel_total    = 26586852
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5668
partiton_reqs_in_parallel_util = 854304
partiton_reqs_in_parallel_util_total    = 26586852
gpu_sim_cycle_parition_util = 38832
gpu_tot_sim_cycle_parition_util    = 1211337
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9500
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.5104 GB/Sec
L2_BW_total  =      16.6212 GB/Sec
gpu_total_sim_rate=185010

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16794288
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139989, 134555, 134758, 139653, 140006, 134539, 134780, 139625, 38685, 37114, 37251, 24093, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 172938
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 943
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:873083	W0_Idle:1610456	W0_Scoreboard:38306234	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 416 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 7693488 
mrq_lat_table:599190 	93782 	64907 	143504 	177268 	139487 	80770 	37710 	10830 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851135 	481324 	1495 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1193092 	54387 	422 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	763206 	144695 	2261 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2084 	209 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.327902  8.048228  8.361856  8.259674  7.481916  7.511286  8.413174  8.140208  8.437794  8.244267  7.874449  7.688172  9.289753  9.034365  7.852632  7.822688 
dram[1]:  8.500000  8.607368  7.544677  7.617083  7.243293  6.984835  9.328021  8.555420  8.788508  8.599282  7.636461  7.508386  8.546045  8.382572  8.132805  7.711466 
dram[2]:  8.800843  8.402414  8.607375  8.515021  7.098821  7.176902  8.703841  8.215204  8.920595  8.245413  7.958889  7.652778  9.269095  8.933183  7.313067  7.131858 
dram[3]:  8.496440  8.470589  7.826430  7.936000  7.256719  7.009848  9.204456  8.471653  8.078651  7.953540  7.737527  7.737527  8.509170  8.242424  8.091366  7.517724 
dram[4]:  9.147864  8.800843  8.644880  8.551724  7.110083  7.019178  8.459459  8.459459  8.438967  7.971175  8.492857  8.181192  8.832026  8.582154  7.541628  7.178985 
dram[5]:  8.168831  8.064102  7.953740  8.000990  7.297246  7.056933  9.146125  9.076923  7.567369  7.599366  8.053047  7.639186  8.832026  8.544962  7.685415  7.457909 
dram[6]:  8.956188  8.562304  8.633547  8.524261  7.213547  7.067281  8.581645  8.440797  8.477594  8.263218  8.126424  8.144978  8.161904  8.110410  7.543040  7.225439 
dram[7]:  8.334352  8.071076  8.049801  7.756238  7.800611  7.480976  9.147395  8.942857  7.217347  7.030815  8.344748  8.015351  8.958188  8.824943  7.515511  7.289381 
dram[8]:  8.579224  8.217086  8.471698  8.331959  7.281340  7.198676  9.056603  8.581645  8.480815  8.129885  7.997812  8.032967  8.429508  8.320389  7.867240  7.474592 
dram[9]:  8.195290  8.260139  7.908023  7.816247  7.884974  7.631896  8.642257  8.519526  7.398536  7.261807  8.325740  8.140312  8.715254  8.814857  7.309157  7.198214 
dram[10]:  8.635987  8.409869  8.081000  8.113454  7.470069  7.147418  9.217669  8.833129  8.167437  7.738512  7.888158  7.653192  8.139318  8.173057  7.865366  7.534579 
average row locality = 1351285/167714 = 8.057079
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5481      5480      5447      5447      5211      5211      4792      4792      4869      4869      4858      4858      5327      5327      5492      5492 
dram[1]:      5480      5480      5360      5360      5300      5300      4791      4791      4869      4869      4871      4871      5328      5328      5492      5491 
dram[2]:      5568      5568      5359      5359      5300      5300      4791      4791      4870      4870      4871      4871      5328      5328      5418      5418 
dram[3]:      5568      5568      5359      5359      5300      5300      4790      4790      4870      4870      4856      4856      5328      5328      5418      5418 
dram[4]:      5568      5568      5359      5359      5228      5228      4879      4879      4870      4870      4856      4856      5327      5327      5421      5421 
dram[5]:      5480      5480      5432      5432      5226      5227      4878      4878      4869      4869      4857      4857      5327      5327      5421      5421 
dram[6]:      5480      5480      5432      5432      5210      5210      4880      4880      4869      4869      4857      4857      5240      5240      5509      5509 
dram[7]:      5479      5479      5433      5433      5210      5210      4879      4879      4811      4811      4945      4945      5240      5240      5509      5509 
dram[8]:      5479      5479      5433      5433      5180      5180      4880      4880      4811      4811      4945      4945      5240      5240      5509      5509 
dram[9]:      5567      5567      5433      5433      5180      5180      4879      4879      4811      4811      4945      4945      5240      5240      5421      5421 
dram[10]:      5567      5567      5432      5432      5183      5183      4879      4879      4811      4811      4887      4887      5327      5327      5421      5421 
total reads: 912805
bank skew: 5568/4790 = 1.16
chip skew: 83016/82952 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:        415       386       433       383       433       364       398       370       422       380       525       424       492       415       419       393
dram[1]:        414       386       433       381       432       364       395       372       422       379       522       424       491       414       418       393
dram[2]:        416       389       431       382       432       364       398       372       422       380       520       425       486       414       416       390
dram[3]:        416       388       434       382       432       363       396       373       424       380       524       427       488       414       415       391
dram[4]:        415       388       432       383       431       364       397       372       423       380       523       428       487       414       416       390
dram[5]:        414       386       433       383       431       365       397       371       423       381       525       428       488       413       414       390
dram[6]:        413       387       432       382       430       363       397       370       423       381       524       428       485       415       417       392
dram[7]:        413       386       433       381       428       364       399       371       420       376       522       426       485       416       417       392
dram[8]:        411       387       438       384       431       363       399       371       418       377       523       427       485       414       417       392
dram[9]:        415       388       438       383       430       363       398       372       419       376       522       425       484       416       416       389
dram[10]:        416       388       436       384       431       362       398       371       419       377       533       427       485       413       416       391
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801826 n_act=15069 n_pre=15053 n_req=122799 n_rd=331812 n_write=159384 bw_util=0.4229
n_activity=1669142 dram_eff=0.5886
bk0: 21924a 2114291i bk1: 21920a 2122949i bk2: 21788a 2114970i bk3: 21788a 2122955i bk4: 20844a 2130627i bk5: 20844a 2131480i bk6: 19168a 2141802i bk7: 19168a 2148569i bk8: 19476a 2140453i bk9: 19476a 2143425i bk10: 19432a 2139216i bk11: 19432a 2147245i bk12: 21308a 2120348i bk13: 21308a 2128858i bk14: 21968a 2107175i bk15: 21968a 2112948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801322 n_act=15265 n_pre=15249 n_req=122827 n_rd=331924 n_write=159384 bw_util=0.423
n_activity=1672759 dram_eff=0.5874
bk0: 21920a 2112183i bk1: 21920a 2121490i bk2: 21440a 2119000i bk3: 21440a 2124669i bk4: 21200a 2125160i bk5: 21200a 2129037i bk6: 19164a 2143676i bk7: 19164a 2149461i bk8: 19476a 2141110i bk9: 19476a 2143771i bk10: 19484a 2141049i bk11: 19484a 2145724i bk12: 21312a 2117268i bk13: 21312a 2125045i bk14: 21968a 2106978i bk15: 21964a 2110427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801358 n_act=15133 n_pre=15117 n_req=122884 n_rd=332040 n_write=159496 bw_util=0.4232
n_activity=1668490 dram_eff=0.5892
bk0: 22272a 2107670i bk1: 22272a 2116862i bk2: 21436a 2116956i bk3: 21436a 2127336i bk4: 21200a 2127168i bk5: 21200a 2126463i bk6: 19164a 2143265i bk7: 19164a 2149782i bk8: 19480a 2141721i bk9: 19480a 2144333i bk10: 19484a 2140733i bk11: 19484a 2147831i bk12: 21312a 2122514i bk13: 21312a 2127272i bk14: 21672a 2107924i bk15: 21672a 2110452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3414
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801142 n_act=15361 n_pre=15345 n_req=122824 n_rd=331912 n_write=159384 bw_util=0.423
n_activity=1669516 dram_eff=0.5885
bk0: 22272a 2109238i bk1: 22272a 2118852i bk2: 21436a 2119172i bk3: 21436a 2125614i bk4: 21200a 2125687i bk5: 21200a 2128707i bk6: 19160a 2142570i bk7: 19160a 2146996i bk8: 19480a 2137395i bk9: 19480a 2140523i bk10: 19424a 2140611i bk11: 19424a 2146762i bk12: 21312a 2116292i bk13: 21312a 2120508i bk14: 21672a 2110879i bk15: 21672a 2113909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801480 n_act=15056 n_pre=15040 n_req=122892 n_rd=332064 n_write=159504 bw_util=0.4232
n_activity=1670849 dram_eff=0.5884
bk0: 22272a 2109913i bk1: 22272a 2118757i bk2: 21436a 2118766i bk3: 21436a 2127397i bk4: 20912a 2126421i bk5: 20912a 2131033i bk6: 19516a 2138497i bk7: 19516a 2144684i bk8: 19480a 2138225i bk9: 19480a 2141958i bk10: 19424a 2142448i bk11: 19424a 2152302i bk12: 21308a 2120162i bk13: 21308a 2125961i bk14: 21684a 2111231i bk15: 21684a 2114190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34456
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801002 n_act=15425 n_pre=15409 n_req=122827 n_rd=331924 n_write=159384 bw_util=0.423
n_activity=1672092 dram_eff=0.5877
bk0: 21920a 2113385i bk1: 21920a 2120665i bk2: 21728a 2115893i bk3: 21728a 2119322i bk4: 20904a 2129160i bk5: 20908a 2132343i bk6: 19512a 2138470i bk7: 19512a 2145419i bk8: 19476a 2138103i bk9: 19476a 2139668i bk10: 19428a 2143979i bk11: 19428a 2147431i bk12: 21308a 2118044i bk13: 21308a 2124412i bk14: 21684a 2114475i bk15: 21684a 2118500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34757
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801576 n_act=15192 n_pre=15176 n_req=122800 n_rd=331816 n_write=159384 bw_util=0.4229
n_activity=1666189 dram_eff=0.5896
bk0: 21920a 2113126i bk1: 21920a 2121628i bk2: 21728a 2117524i bk3: 21728a 2122620i bk4: 20840a 2128063i bk5: 20840a 2133357i bk6: 19520a 2137786i bk7: 19520a 2146670i bk8: 19476a 2137459i bk9: 19476a 2140883i bk10: 19428a 2138543i bk11: 19428a 2149280i bk12: 20960a 2122557i bk13: 20960a 2128504i bk14: 22036a 2106069i bk15: 22036a 2109206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35816
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1800746 n_act=15375 n_pre=15359 n_req=122916 n_rd=332048 n_write=159616 bw_util=0.4233
n_activity=1667361 dram_eff=0.5898
bk0: 21916a 2113165i bk1: 21916a 2120587i bk2: 21732a 2114612i bk3: 21732a 2120798i bk4: 20840a 2129331i bk5: 20840a 2132767i bk6: 19516a 2140553i bk7: 19516a 2143951i bk8: 19244a 2138507i bk9: 19244a 2143282i bk10: 19780a 2136085i bk11: 19780a 2140232i bk12: 20960a 2122797i bk13: 20960a 2127318i bk14: 22036a 2107484i bk15: 22036a 2109845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33117
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801706 n_act=15127 n_pre=15111 n_req=122800 n_rd=331816 n_write=159384 bw_util=0.4229
n_activity=1668226 dram_eff=0.5889
bk0: 21916a 2114099i bk1: 21916a 2122418i bk2: 21732a 2118346i bk3: 21732a 2123844i bk4: 20720a 2134139i bk5: 20720a 2133709i bk6: 19520a 2138879i bk7: 19520a 2143498i bk8: 19244a 2140911i bk9: 19244a 2144361i bk10: 19780a 2136836i bk11: 19780a 2141077i bk12: 20960a 2119377i bk13: 20960a 2129132i bk14: 22036a 2104405i bk15: 22036a 2110917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.351
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe660550c00 :  mf: uid=18638120, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7693488), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1801140 n_act=15415 n_pre=15399 n_req=122798 n_rd=331806 n_write=159384 bw_util=0.4229
n_activity=1668747 dram_eff=0.5887
bk0: 22268a 2108385i bk1: 22268a 2115848i bk2: 21732a 2113350i bk3: 21730a 2120059i bk4: 20720a 2133058i bk5: 20720a 2136607i bk6: 19516a 2137848i bk7: 19516a 2143796i bk8: 19244a 2140756i bk9: 19244a 2144548i bk10: 19780a 2135164i bk11: 19780a 2142469i bk12: 20960a 2120955i bk13: 20960a 2128206i bk14: 21684a 2110278i bk15: 21684a 2114480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2323144 n_nop=1800894 n_act=15297 n_pre=15281 n_req=122918 n_rd=332056 n_write=159616 bw_util=0.4233
n_activity=1672850 dram_eff=0.5878
bk0: 22268a 2109790i bk1: 22268a 2116834i bk2: 21728a 2118041i bk3: 21728a 2122797i bk4: 20732a 2133184i bk5: 20732a 2135083i bk6: 19516a 2138598i bk7: 19516a 2144287i bk8: 19244a 2143166i bk9: 19244a 2146750i bk10: 19548a 2141088i bk11: 19548a 2144269i bk12: 21308a 2115969i bk13: 21308a 2124974i bk14: 21684a 2112955i bk15: 21684a 2114329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41477, Miss_rate = 0.676, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41476, Miss_rate = 0.677, Pending_hits = 1478, Reservation_fails = 1
L2_cache_bank[2]: Access = 61305, Miss = 41491, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41490, Miss_rate = 0.677, Pending_hits = 1492, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41505, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41505, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41489, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41489, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 1
L2_cache_bank[8]: Access = 61348, Miss = 41508, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[9]: Access = 61363, Miss = 41508, Miss_rate = 0.676, Pending_hits = 1511, Reservation_fails = 1
L2_cache_bank[10]: Access = 61334, Miss = 41490, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41491, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 1
L2_cache_bank[12]: Access = 61276, Miss = 41477, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41477, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41506, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41506, Miss_rate = 0.676, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41477, Miss_rate = 0.676, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[17]: Access = 61291, Miss = 41477, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41476, Miss_rate = 0.677, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41476, Miss_rate = 0.676, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41507, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41507, Miss_rate = 0.676, Pending_hits = 1454, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 912805
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19332
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 416806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 474307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59341
	minimum = 6
	maximum = 44
Network latency average = 8.46579
	minimum = 6
	maximum = 40
Slowest packet = 2606134
Flit latency average = 6.94933
	minimum = 6
	maximum = 36
Slowest flit = 7381417
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023952
	minimum = 0.0189539 (at node 0)
	maximum = 0.0284309 (at node 3)
Accepted packet rate average = 0.023952
	minimum = 0.0189539 (at node 0)
	maximum = 0.0284309 (at node 3)
Injected flit rate average = 0.0660153
	minimum = 0.0436764 (at node 0)
	maximum = 0.0875074 (at node 42)
Accepted flit rate average= 0.0660153
	minimum = 0.0607762 (at node 0)
	maximum = 0.0911643 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.00063 (29 samples)
	minimum = 6 (29 samples)
	maximum = 96.3793 (29 samples)
Network latency average = 8.7351 (29 samples)
	minimum = 6 (29 samples)
	maximum = 92.9655 (29 samples)
Flit latency average = 7.33163 (29 samples)
	minimum = 6 (29 samples)
	maximum = 89.1379 (29 samples)
Fragmentation average = 0.0321948 (29 samples)
	minimum = 0 (29 samples)
	maximum = 43.2069 (29 samples)
Injected packet rate average = 0.0229081 (29 samples)
	minimum = 0.0181281 (29 samples)
	maximum = 0.027191 (29 samples)
Accepted packet rate average = 0.0229081 (29 samples)
	minimum = 0.0181281 (29 samples)
	maximum = 0.027191 (29 samples)
Injected flit rate average = 0.0631385 (29 samples)
	minimum = 0.0417705 (29 samples)
	maximum = 0.0837104 (29 samples)
Accepted flit rate average = 0.0631385 (29 samples)
	minimum = 0.0581318 (29 samples)
	maximum = 0.0871923 (29 samples)
Injected packet size average = 2.75617 (29 samples)
Accepted packet size average = 2.75617 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 15 min, 22 sec (4522 sec)
gpgpu_simulation_rate = 185010 (inst/sec)
gpgpu_simulation_rate = 1701 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39114
gpu_sim_insn = 28848876
gpu_ipc =     737.5588
gpu_tot_sim_cycle = 7954753
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     108.7986
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 16569
partiton_reqs_in_parallel = 860508
partiton_reqs_in_parallel_total    = 27441156
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5578
partiton_reqs_in_parallel_util = 860508
partiton_reqs_in_parallel_util_total    = 27441156
gpu_sim_cycle_parition_util = 39114
gpu_tot_sim_cycle_parition_util    = 1250169
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9515
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.6920 GB/Sec
L2_BW_total  =      16.6294 GB/Sec
gpu_total_sim_rate=185483

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17373516
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144816, 139197, 139405, 144469, 144833, 139176, 139427, 144446, 38685, 37114, 37251, 24093, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 172972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 977
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:903114	W0_Idle:1625997	W0_Scoreboard:39448033	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 409 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 7954752 
mrq_lat_table:617757 	96167 	66926 	149058 	184420 	145239 	84221 	39429 	10855 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	879446 	499503 	1509 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1237411 	56559 	434 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	789660 	149576 	2310 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2160 	211 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.229572  7.965160  8.266732  8.122824  7.365831  7.379535  8.315005  8.056603  8.265555  8.033478  7.718457  7.545362  9.128923  8.870370  7.719745  7.677828 
dram[1]:  8.375248  8.475952  7.444746  7.554228  7.124671  6.848101  9.222363  8.508793  8.731220  8.511441  7.558614  7.422422  8.395876  8.226263  8.026490  7.628597 
dram[2]:  8.683417  8.307693  8.524897  8.385715  6.953728  7.038161  8.609727  8.127660  8.752941  8.086957  7.829989  7.574055  9.089286  8.813853  7.196028  7.002521 
dram[3]:  8.396502  8.388350  7.723684  7.811787  7.124671  6.882952  9.128302  8.389595  8.017241  7.848101  7.651814  7.604531  8.413223  8.144000  7.981801  7.426916 
dram[4]:  9.047120  8.683417  8.578288  8.454733  6.980719  6.908066  8.311732  8.311732  8.303572  7.798742  8.343503  8.034821  8.644374  8.394845  7.370469  7.034599 
dram[5]:  8.063870  7.905608  7.865602  7.880414  7.154537  6.919201  9.037667  8.950662  7.498992  7.468875  7.966559  7.558854  8.755914  8.482291  7.571299  7.331574 
dram[6]:  8.876181  8.416916  8.539796  8.419518  7.063111  6.927637  8.444949  8.350168  8.377253  8.156798  8.035909  8.035909  8.027218  7.994980  7.393229  7.097500 
dram[7]:  8.203686  7.956726  7.881356  7.622951  7.677295  7.364226  9.038882  8.824436  7.133528  6.917769  8.232862  7.873049  8.828159  8.702732  7.406087  7.169192 
dram[8]:  8.466467  8.093780  8.353293  8.173828  7.161671  7.071749  8.931573  8.464164  8.451501  8.060573  7.873049  7.905956  8.312109  8.226239  7.735695  7.329604 
dram[9]:  8.051258  8.081385  7.807836  7.678899  7.737978  7.488129  8.482327  8.424688  7.276342  7.162426  8.232862  8.006350  8.636660  8.655435  7.229835  7.124786 
dram[10]:  8.477920  8.266986  7.940228  7.970476  7.310472  7.011556  9.105263  8.782763  8.133333  7.656904  7.813221  7.574771  7.999018  8.014764  7.740018  7.429590 
average row locality = 1397909/176112 = 7.937613
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5670      5669      5639      5639      5398      5398      4949      4949      5039      5039      5032      5032      5503      5503      5679      5679 
dram[1]:      5669      5669      5549      5549      5490      5490      4948      4948      5039      5039      5045      5045      5504      5504      5679      5678 
dram[2]:      5760      5760      5548      5548      5490      5490      4948      4948      5040      5040      5045      5045      5504      5504      5603      5603 
dram[3]:      5760      5760      5548      5548      5490      5490      4947      4947      5040      5040      5029      5029      5504      5504      5603      5603 
dram[4]:      5760      5760      5548      5548      5415      5415      5039      5039      5040      5040      5029      5029      5503      5503      5606      5606 
dram[5]:      5669      5669      5624      5624      5413      5414      5038      5038      5039      5039      5030      5030      5503      5503      5606      5606 
dram[6]:      5669      5669      5624      5624      5396      5396      5040      5040      5039      5039      5030      5030      5413      5413      5697      5697 
dram[7]:      5668      5668      5625      5625      5396      5396      5039      5039      4979      4979      5121      5121      5413      5413      5697      5697 
dram[8]:      5668      5668      5625      5625      5365      5365      5040      5040      4979      4979      5121      5121      5413      5413      5697      5697 
dram[9]:      5759      5759      5625      5625      5365      5365      5039      5039      4980      4980      5121      5121      5413      5413      5606      5606 
dram[10]:      5759      5759      5624      5624      5368      5368      5039      5039      4980      4980      5061      5061      5503      5503      5606      5606 
total reads: 944309
bank skew: 5760/4947 = 1.16
chip skew: 85880/85816 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:        408       380       426       378       425       359       392       365       416       375       515       417       484       409       412       387
dram[1]:        407       381       425       376       425       359       390       367       416       374       512       417       483       408       412       388
dram[2]:        410       383       424       377       424       359       393       367       415       375       510       418       478       408       410       385
dram[3]:        410       383       427       377       424       358       391       368       417       375       514       420       480       408       409       386
dram[4]:        409       383       425       378       423       358       391       367       417       375       513       421       479       408       410       385
dram[5]:        408       380       426       377       423       359       391       366       416       375       515       421       480       408       408       385
dram[6]:        407       382       425       377       422       357       391       366       416       376       515       421       477       409       411       386
dram[7]:        407       380       426       376       421       359       393       366       413       371       512       419       477       411       411       386
dram[8]:        405       381       431       378       424       357       393       367       412       372       513       420       477       409       411       387
dram[9]:        408       383       431       378       423       358       392       367       413       371       512       418       476       410       410       383
dram[10]:        409       383       428       378       424       357       392       366       413       372       523       420       477       408       410       385
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855946 n_act=15847 n_pre=15831 n_req=127037 n_rd=343268 n_write=164880 bw_util=0.4242
n_activity=1728044 dram_eff=0.5881
bk0: 22680a 2179483i bk1: 22676a 2188765i bk2: 22556a 2179960i bk3: 22556a 2188287i bk4: 21592a 2195922i bk5: 21592a 2197074i bk6: 19796a 2208358i bk7: 19796a 2215606i bk8: 20156a 2207023i bk9: 20156a 2209698i bk10: 20128a 2205389i bk11: 20128a 2213238i bk12: 22012a 2186195i bk13: 22012a 2195495i bk14: 22716a 2172069i bk15: 22716a 2178463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855530 n_act=15999 n_pre=15983 n_req=127065 n_rd=343380 n_write=164880 bw_util=0.4243
n_activity=1731230 dram_eff=0.5872
bk0: 22676a 2176952i bk1: 22676a 2187140i bk2: 22196a 2183889i bk3: 22196a 2190401i bk4: 21960a 2190317i bk5: 21960a 2194521i bk6: 19792a 2210277i bk7: 19792a 2215939i bk8: 20156a 2207571i bk9: 20156a 2210426i bk10: 20180a 2207400i bk11: 20180a 2212261i bk12: 22016a 2182810i bk13: 22016a 2191105i bk14: 22716a 2171840i bk15: 22712a 2175545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37556
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855486 n_act=15899 n_pre=15883 n_req=127126 n_rd=343504 n_write=165000 bw_util=0.4245
n_activity=1727482 dram_eff=0.5887
bk0: 23040a 2172749i bk1: 23040a 2182256i bk2: 22192a 2182311i bk3: 22192a 2192835i bk4: 21960a 2192415i bk5: 21960a 2191715i bk6: 19792a 2209539i bk7: 19792a 2216919i bk8: 20160a 2208052i bk9: 20160a 2210870i bk10: 20180a 2206604i bk11: 20180a 2214063i bk12: 22016a 2188196i bk13: 22016a 2193653i bk14: 22412a 2172846i bk15: 22412a 2175609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34983
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855342 n_act=16099 n_pre=16083 n_req=127062 n_rd=343368 n_write=164880 bw_util=0.4243
n_activity=1728171 dram_eff=0.5882
bk0: 23040a 2173814i bk1: 23040a 2184416i bk2: 22192a 2184400i bk3: 22192a 2191178i bk4: 21960a 2190747i bk5: 21960a 2194209i bk6: 19788a 2208871i bk7: 19788a 2213711i bk8: 20160a 2203630i bk9: 20160a 2206760i bk10: 20116a 2206886i bk11: 20116a 2213311i bk12: 22016a 2182279i bk13: 22016a 2186784i bk14: 22412a 2176035i bk15: 22412a 2179430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855576 n_act=15846 n_pre=15830 n_req=127130 n_rd=343520 n_write=165000 bw_util=0.4245
n_activity=1729252 dram_eff=0.5881
bk0: 23040a 2174849i bk1: 23040a 2183893i bk2: 22192a 2184024i bk3: 22192a 2193019i bk4: 21660a 2191846i bk5: 21660a 2196619i bk6: 20156a 2204460i bk7: 20156a 2211477i bk8: 20160a 2204581i bk9: 20160a 2208118i bk10: 20116a 2208888i bk11: 20116a 2218751i bk12: 22012a 2186103i bk13: 22012a 2191790i bk14: 22424a 2176185i bk15: 22424a 2179238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35357
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855162 n_act=16183 n_pre=16167 n_req=127065 n_rd=343380 n_write=164880 bw_util=0.4243
n_activity=1730623 dram_eff=0.5874
bk0: 22676a 2178520i bk1: 22676a 2186006i bk2: 22496a 2180984i bk3: 22496a 2184787i bk4: 21652a 2194355i bk5: 21656a 2197539i bk6: 20152a 2204730i bk7: 20152a 2211762i bk8: 20156a 2204361i bk9: 20156a 2205661i bk10: 20120a 2210253i bk11: 20120a 2213754i bk12: 22012a 2184342i bk13: 22012a 2190574i bk14: 22424a 2179712i bk15: 22424a 2183425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855736 n_act=15954 n_pre=15938 n_req=127036 n_rd=343264 n_write=164880 bw_util=0.4242
n_activity=1724307 dram_eff=0.5894
bk0: 22676a 2178509i bk1: 22676a 2187117i bk2: 22496a 2182832i bk3: 22496a 2188526i bk4: 21584a 2193546i bk5: 21584a 2199026i bk6: 20160a 2203754i bk7: 20160a 2213386i bk8: 20156a 2203769i bk9: 20156a 2206991i bk10: 20120a 2204602i bk11: 20120a 2215501i bk12: 21652a 2188423i bk13: 21652a 2194493i bk14: 22788a 2170989i bk15: 22788a 2173921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36711
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1854858 n_act=16153 n_pre=16137 n_req=127156 n_rd=343504 n_write=165120 bw_util=0.4246
n_activity=1726028 dram_eff=0.5894
bk0: 22672a 2178002i bk1: 22672a 2186176i bk2: 22500a 2179145i bk3: 22500a 2186111i bk4: 21584a 2194689i bk5: 21584a 2198219i bk6: 20156a 2206719i bk7: 20156a 2210462i bk8: 19916a 2204798i bk9: 19916a 2209690i bk10: 20484a 2202071i bk11: 20484a 2206262i bk12: 21652a 2188668i bk13: 21652a 2193397i bk14: 22788a 2172799i bk15: 22788a 2175104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34088
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855886 n_act=15879 n_pre=15863 n_req=127036 n_rd=343264 n_write=164880 bw_util=0.4242
n_activity=1726683 dram_eff=0.5886
bk0: 22672a 2179130i bk1: 22672a 2187963i bk2: 22500a 2183528i bk3: 22500a 2189447i bk4: 21460a 2199662i bk5: 21460a 2199610i bk6: 20160a 2205279i bk7: 20160a 2209942i bk8: 19916a 2207408i bk9: 19916a 2211115i bk10: 20484a 2203070i bk11: 20484a 2207098i bk12: 21652a 2185714i bk13: 21652a 2195619i bk14: 22788a 2169181i bk15: 22788a 2175788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855258 n_act=16193 n_pre=16177 n_req=127036 n_rd=343264 n_write=164880 bw_util=0.4242
n_activity=1727338 dram_eff=0.5884
bk0: 23036a 2173117i bk1: 23036a 2181041i bk2: 22500a 2178350i bk3: 22500a 2185409i bk4: 21460a 2198091i bk5: 21460a 2202224i bk6: 20156a 2204161i bk7: 20156a 2210268i bk8: 19920a 2207091i bk9: 19920a 2210827i bk10: 20484a 2201491i bk11: 20484a 2208502i bk12: 21652a 2187088i bk13: 21652a 2194290i bk14: 22424a 2175573i bk15: 22424a 2179892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34432
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe6636c9880 :  mf: uid=19280764, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7954752), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2395772 n_nop=1855027 n_act=16061 n_pre=16045 n_req=127160 n_rd=343519 n_write=165120 bw_util=0.4246
n_activity=1731364 dram_eff=0.5876
bk0: 23036a 2174735i bk1: 23036a 2182187i bk2: 22496a 2183110i bk3: 22496a 2188191i bk4: 21472a 2198695i bk5: 21471a 2200231i bk6: 20156a 2204862i bk7: 20156a 2210824i bk8: 19920a 2209734i bk9: 19920a 2213034i bk10: 20244a 2207197i bk11: 20244a 2210795i bk12: 22012a 2181399i bk13: 22012a 2191101i bk14: 22424a 2178269i bk15: 22424a 2179479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42909, Miss_rate = 0.676, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42908, Miss_rate = 0.677, Pending_hits = 1486, Reservation_fails = 1
L2_cache_bank[2]: Access = 63418, Miss = 42923, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42922, Miss_rate = 0.677, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42938, Miss_rate = 0.677, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42938, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42921, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42921, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 1
L2_cache_bank[8]: Access = 63463, Miss = 42940, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[9]: Access = 63478, Miss = 42940, Miss_rate = 0.676, Pending_hits = 1520, Reservation_fails = 1
L2_cache_bank[10]: Access = 63448, Miss = 42922, Miss_rate = 0.676, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42923, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 1
L2_cache_bank[12]: Access = 63388, Miss = 42908, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42908, Miss_rate = 0.677, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42938, Miss_rate = 0.676, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42938, Miss_rate = 0.676, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42908, Miss_rate = 0.676, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[17]: Access = 63403, Miss = 42908, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42908, Miss_rate = 0.677, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42908, Miss_rate = 0.676, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42940, Miss_rate = 0.676, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42940, Miss_rate = 0.676, Pending_hits = 1463, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 944309
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19468
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 490691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53757
	minimum = 6
	maximum = 38
Network latency average = 8.41122
	minimum = 6
	maximum = 38
Slowest packet = 2699033
Flit latency average = 6.87495
	minimum = 6
	maximum = 34
Slowest flit = 7502517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237793
	minimum = 0.0188173 (at node 0)
	maximum = 0.0282259 (at node 11)
Accepted packet rate average = 0.0237793
	minimum = 0.0188173 (at node 0)
	maximum = 0.0282259 (at node 11)
Injected flit rate average = 0.0655393
	minimum = 0.0433615 (at node 0)
	maximum = 0.0868765 (at node 42)
Accepted flit rate average= 0.0655393
	minimum = 0.060338 (at node 0)
	maximum = 0.090507 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.98519 (30 samples)
	minimum = 6 (30 samples)
	maximum = 94.4333 (30 samples)
Network latency average = 8.72431 (30 samples)
	minimum = 6 (30 samples)
	maximum = 91.1333 (30 samples)
Flit latency average = 7.31641 (30 samples)
	minimum = 6 (30 samples)
	maximum = 87.3 (30 samples)
Fragmentation average = 0.0311217 (30 samples)
	minimum = 0 (30 samples)
	maximum = 41.7667 (30 samples)
Injected packet rate average = 0.0229371 (30 samples)
	minimum = 0.0181511 (30 samples)
	maximum = 0.0272255 (30 samples)
Accepted packet rate average = 0.0229371 (30 samples)
	minimum = 0.0181511 (30 samples)
	maximum = 0.0272255 (30 samples)
Injected flit rate average = 0.0632185 (30 samples)
	minimum = 0.0418236 (30 samples)
	maximum = 0.0838159 (30 samples)
Accepted flit rate average = 0.0632185 (30 samples)
	minimum = 0.0582053 (30 samples)
	maximum = 0.0873028 (30 samples)
Injected packet size average = 2.75617 (30 samples)
Accepted packet size average = 2.75617 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 46 sec (4666 sec)
gpgpu_simulation_rate = 185483 (inst/sec)
gpgpu_simulation_rate = 1704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38909
gpu_sim_insn = 28848876
gpu_ipc =     741.4448
gpu_tot_sim_cycle = 8215812
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     108.8529
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 16883
partiton_reqs_in_parallel = 855998
partiton_reqs_in_parallel_total    = 28301664
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5490
partiton_reqs_in_parallel_util = 855998
partiton_reqs_in_parallel_util_total    = 28301664
gpu_sim_cycle_parition_util = 38909
gpu_tot_sim_cycle_parition_util    = 1289283
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9529
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.2857 GB/Sec
L2_BW_total  =      16.6375 GB/Sec
gpu_total_sim_rate=186121

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17952744
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149643, 143842, 144052, 149284, 149660, 143820, 144074, 149260, 38685, 37114, 37251, 24093, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 173014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1019
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:933583	W0_Idle:1641020	W0_Scoreboard:40572806	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 403 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 8215811 
mrq_lat_table:639701 	100255 	69527 	153644 	189718 	149594 	86946 	40375 	10936 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	912713 	512715 	1534 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1281831 	58616 	457 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	815920 	154637 	2373 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2235 	213 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.405769  8.138734  8.418447  8.273855  7.521140  7.534991  8.494344  8.233553  8.435785  8.201708  7.872297  7.697885  9.326327  9.046138  7.867265  7.825156 
dram[1]:  8.552837  8.654455  7.589446  7.699637  7.279130  6.999164  9.408522  8.689815  8.884393  8.664036  7.711984  7.574678  8.569106  8.398406  8.175210  7.775709 
dram[2]:  8.865938  8.486692  8.674847  8.535212  7.106112  7.191581  8.791569  8.305309  8.926829  8.255639  7.985402  7.727548  9.286344  8.989339  7.338160  7.143449 
dram[3]:  8.576369  8.568138  7.870130  7.958724  7.279130  7.034454  9.313896  8.569634  8.150583  7.981308  7.806551  7.758901  8.586558  8.315582  8.127358  7.557017 
dram[4]:  9.232678  8.865938  8.728395  8.604463  7.132812  7.059278  8.493378  8.493378  8.455445  7.948294  8.502787  8.192266  8.837526  8.585540  7.526638  7.187656 
dram[5]:  8.238454  8.078558  8.013915  8.028811  7.308719  7.070568  9.225420  9.137767  7.631579  7.601385  8.123536  7.712841  8.931144  8.656057  7.715309  7.461472 
dram[6]:  9.058031  8.594887  8.691147  8.570436  7.216549  7.079447  8.627803  8.532151  8.529411  8.290183  8.193340  8.193340  8.195825  8.163366  7.551458  7.252883 
dram[7]:  8.379674  8.130233  8.029739  7.769784  7.837476  7.521101  9.226619  9.010539  7.263208  7.046598  8.394199  8.031860  9.001092  8.875134  7.551458  7.313123 
dram[8]:  8.644906  8.268685  8.503937  8.323699  7.315648  7.224689  9.118484  8.647191  8.601820  8.191766  8.031860  8.065016  8.482511  8.396131  7.896861  7.487245 
dram[9]:  8.227650  8.258095  7.955801  7.826087  7.898058  7.645677  8.665541  8.607383  7.405485  7.291224  8.394199  8.166144  8.808761  8.827623  7.359522  7.266442 
dram[10]:  8.658584  8.445601  8.104128  8.119361  7.466055  7.163733  9.293478  8.968532  8.263388  7.786818  7.969948  7.729648  8.169574  8.185437  7.884721  7.586267 
average row locality = 1444533/178376 = 8.098248
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5859      5858      5823      5823      5571      5571      5122      5122      5205      5205      5194      5194      5695      5695      5871      5871 
dram[1]:      5858      5858      5730      5730      5666      5666      5121      5121      5205      5205      5208      5208      5696      5696      5871      5870 
dram[2]:      5952      5952      5729      5729      5666      5666      5121      5121      5206      5206      5208      5208      5696      5696      5792      5792 
dram[3]:      5952      5952      5729      5729      5666      5666      5120      5120      5206      5206      5192      5192      5696      5696      5792      5792 
dram[4]:      5952      5952      5729      5729      5589      5589      5215      5215      5206      5206      5192      5192      5695      5695      5795      5795 
dram[5]:      5858      5858      5807      5807      5587      5588      5214      5214      5205      5205      5193      5193      5695      5695      5795      5795 
dram[6]:      5858      5858      5807      5807      5570      5570      5216      5216      5205      5205      5193      5193      5602      5602      5889      5889 
dram[7]:      5857      5857      5808      5808      5570      5570      5215      5215      5143      5143      5287      5287      5602      5602      5889      5889 
dram[8]:      5857      5857      5808      5808      5538      5538      5216      5216      5143      5143      5287      5287      5602      5602      5889      5889 
dram[9]:      5951      5951      5808      5808      5538      5538      5215      5215      5143      5143      5287      5287      5602      5602      5795      5795 
dram[10]:      5951      5951      5807      5807      5541      5541      5215      5215      5143      5143      5225      5225      5695      5695      5795      5795 
total reads: 975813
bank skew: 5952/5120 = 1.16
chip skew: 88746/88678 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:        402       375       419       373       419       355       386       360       409       370       505       411       474       402       406       382
dram[1]:        401       375       419       371       419       355       384       362       410       369       502       410       474       402       406       382
dram[2]:        404       378       418       372       418       355       387       362       409       370       501       411       469       401       404       379
dram[3]:        404       378       420       372       418       354       385       363       411       370       505       413       471       402       402       380
dram[4]:        403       378       419       373       417       354       386       362       410       370       504       414       470       401       403       379
dram[5]:        402       375       420       372       417       355       386       361       410       370       505       414       471       401       402       379
dram[6]:        401       377       419       372       416       353       385       361       410       370       505       414       468       402       404       381
dram[7]:        401       375       419       371       415       354       387       361       407       366       503       412       469       404       405       380
dram[8]:        399       376       424       373       418       353       387       362       406       367       504       413       469       402       405       381
dram[9]:        402       378       425       373       417       354       386       362       407       366       503       412       467       403       403       378
dram[10]:        403       377       422       373       418       353       386       361       406       367       513       413       468       401       403       380
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910849 n_act=16047 n_pre=16031 n_req=131273 n_rd=354716 n_write=170376 bw_util=0.4255
n_activity=1783822 dram_eff=0.5887
bk0: 23436a 2245182i bk1: 23432a 2255148i bk2: 23292a 2245645i bk3: 23292a 2254432i bk4: 22284a 2262115i bk5: 22284a 2263501i bk6: 20488a 2274592i bk7: 20488a 2282512i bk8: 20820a 2273480i bk9: 20820a 2276423i bk10: 20776a 2272015i bk11: 20776a 2279892i bk12: 22780a 2251699i bk13: 22780a 2261407i bk14: 23484a 2237070i bk15: 23484a 2244539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910413 n_act=16205 n_pre=16189 n_req=131303 n_rd=354836 n_write=170376 bw_util=0.4256
n_activity=1787523 dram_eff=0.5876
bk0: 23432a 2242603i bk1: 23432a 2253472i bk2: 22920a 2249934i bk3: 22920a 2256954i bk4: 22664a 2257010i bk5: 22664a 2261001i bk6: 20484a 2276719i bk7: 20484a 2282391i bk8: 20820a 2273987i bk9: 20820a 2277354i bk10: 20832a 2274016i bk11: 20832a 2279307i bk12: 22784a 2248426i bk13: 22784a 2256966i bk14: 23484a 2237597i bk15: 23480a 2241351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36265
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910381 n_act=16099 n_pre=16083 n_req=131364 n_rd=354960 n_write=170496 bw_util=0.4258
n_activity=1783027 dram_eff=0.5894
bk0: 23808a 2238412i bk1: 23808a 2247816i bk2: 22916a 2248269i bk3: 22916a 2259060i bk4: 22664a 2258702i bk5: 22664a 2258062i bk6: 20484a 2275975i bk7: 20484a 2283725i bk8: 20824a 2274285i bk9: 20824a 2277202i bk10: 20832a 2273020i bk11: 20832a 2281012i bk12: 22784a 2253956i bk13: 22784a 2259246i bk14: 23168a 2237939i bk15: 23168a 2241447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33363
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910213 n_act=16311 n_pre=16295 n_req=131300 n_rd=354824 n_write=170376 bw_util=0.4256
n_activity=1783942 dram_eff=0.5888
bk0: 23808a 2239254i bk1: 23808a 2250423i bk2: 22916a 2250502i bk3: 22916a 2257472i bk4: 22664a 2256744i bk5: 22664a 2260850i bk6: 20480a 2275442i bk7: 20480a 2280334i bk8: 20824a 2269672i bk9: 20824a 2273007i bk10: 20768a 2273831i bk11: 20768a 2280211i bk12: 22784a 2247657i bk13: 22784a 2252527i bk14: 23168a 2241383i bk15: 23168a 2244586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35198
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910459 n_act=16044 n_pre=16028 n_req=131372 n_rd=354984 n_write=170504 bw_util=0.4258
n_activity=1784990 dram_eff=0.5888
bk0: 23808a 2240632i bk1: 23808a 2249821i bk2: 22916a 2250168i bk3: 22916a 2259387i bk4: 22356a 2258404i bk5: 22356a 2263009i bk6: 20860a 2270924i bk7: 20860a 2278107i bk8: 20824a 2270969i bk9: 20824a 2274728i bk10: 20768a 2275521i bk11: 20768a 2285805i bk12: 22780a 2251558i bk13: 22780a 2257674i bk14: 23180a 2241552i bk15: 23180a 2245226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910033 n_act=16395 n_pre=16379 n_req=131303 n_rd=354836 n_write=170376 bw_util=0.4256
n_activity=1786502 dram_eff=0.588
bk0: 23432a 2244212i bk1: 23432a 2252438i bk2: 23228a 2247120i bk3: 23228a 2251165i bk4: 22348a 2260757i bk5: 22352a 2264612i bk6: 20856a 2270896i bk7: 20856a 2278498i bk8: 20820a 2271052i bk9: 20820a 2271777i bk10: 20772a 2276884i bk11: 20772a 2280718i bk12: 22780a 2249626i bk13: 22780a 2256316i bk14: 23180a 2245458i bk15: 23180a 2249190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33908
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910623 n_act=16158 n_pre=16142 n_req=131274 n_rd=354720 n_write=170376 bw_util=0.4255
n_activity=1780197 dram_eff=0.5899
bk0: 23432a 2244127i bk1: 23432a 2253212i bk2: 23228a 2248717i bk3: 23228a 2254557i bk4: 22280a 2260080i bk5: 22280a 2265812i bk6: 20864a 2270387i bk7: 20864a 2280152i bk8: 20820a 2270225i bk9: 20820a 2273806i bk10: 20772a 2270819i bk11: 20772a 2282619i bk12: 22408a 2254029i bk13: 22408a 2260149i bk14: 23556a 2236204i bk15: 23556a 2239648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35316
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1909717 n_act=16363 n_pre=16347 n_req=131398 n_rd=354968 n_write=170624 bw_util=0.4259
n_activity=1781753 dram_eff=0.59
bk0: 23428a 2243652i bk1: 23428a 2252548i bk2: 23232a 2245076i bk3: 23232a 2252493i bk4: 22280a 2260985i bk5: 22280a 2264642i bk6: 20860a 2273185i bk7: 20860a 2277178i bk8: 20572a 2270954i bk9: 20572a 2276469i bk10: 21148a 2268547i bk11: 21148a 2273048i bk12: 22408a 2254397i bk13: 22408a 2259383i bk14: 23556a 2238268i bk15: 23556a 2240216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32789
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910773 n_act=16083 n_pre=16067 n_req=131274 n_rd=354720 n_write=170376 bw_util=0.4255
n_activity=1782547 dram_eff=0.5892
bk0: 23428a 2244676i bk1: 23428a 2253964i bk2: 23232a 2249444i bk3: 23232a 2255547i bk4: 22152a 2266187i bk5: 22152a 2266188i bk6: 20864a 2271776i bk7: 20864a 2276515i bk8: 20572a 2274036i bk9: 20572a 2277968i bk10: 21148a 2269201i bk11: 21148a 2273967i bk12: 22408a 2251318i bk13: 22408a 2261433i bk14: 23556a 2234542i bk15: 23556a 2241389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34211
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe679ce6690 :  mf: uid=19923408, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8215811), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1910139 n_act=16405 n_pre=16389 n_req=131272 n_rd=354710 n_write=170376 bw_util=0.4255
n_activity=1783082 dram_eff=0.589
bk0: 23804a 2238599i bk1: 23804a 2246896i bk2: 23232a 2244225i bk3: 23230a 2251682i bk4: 22152a 2264544i bk5: 22152a 2268752i bk6: 20860a 2270290i bk7: 20860a 2276842i bk8: 20572a 2273854i bk9: 20572a 2277484i bk10: 21148a 2268176i bk11: 21148a 2275300i bk12: 22408a 2252574i bk13: 22408a 2259764i bk14: 23180a 2240891i bk15: 23180a 2245586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33045
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2468019 n_nop=1909901 n_act=16267 n_pre=16251 n_req=131400 n_rd=354976 n_write=170624 bw_util=0.4259
n_activity=1787402 dram_eff=0.5881
bk0: 23804a 2239968i bk1: 23804a 2248314i bk2: 23228a 2248992i bk3: 23228a 2254129i bk4: 22164a 2265698i bk5: 22164a 2266874i bk6: 20860a 2271128i bk7: 20860a 2277378i bk8: 20572a 2276313i bk9: 20572a 2279785i bk10: 20900a 2273600i bk11: 20900a 2277876i bk12: 22780a 2247078i bk13: 22780a 2256645i bk14: 23180a 2243902i bk15: 23180a 2244933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44340, Miss_rate = 0.676, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 44339, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 1
L2_cache_bank[2]: Access = 65531, Miss = 44355, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 44354, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 44370, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 44370, Miss_rate = 0.677, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 44353, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 44353, Miss_rate = 0.677, Pending_hits = 1493, Reservation_fails = 1
L2_cache_bank[8]: Access = 65577, Miss = 44373, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[9]: Access = 65593, Miss = 44373, Miss_rate = 0.676, Pending_hits = 1523, Reservation_fails = 1
L2_cache_bank[10]: Access = 65562, Miss = 44354, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 44355, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 1
L2_cache_bank[12]: Access = 65500, Miss = 44340, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 44340, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 44371, Miss_rate = 0.676, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44371, Miss_rate = 0.676, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 44340, Miss_rate = 0.676, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[17]: Access = 65516, Miss = 44340, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 44339, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44339, Miss_rate = 0.676, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 44372, Miss_rate = 0.676, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 44372, Miss_rate = 0.676, Pending_hits = 1466, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 975813
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 19537
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 446601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19228
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56325
	minimum = 6
	maximum = 44
Network latency average = 8.44089
	minimum = 6
	maximum = 42
Slowest packet = 2796006
Flit latency average = 6.91489
	minimum = 6
	maximum = 38
Slowest flit = 7707134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239046
	minimum = 0.0189164 (at node 0)
	maximum = 0.0283746 (at node 19)
Accepted packet rate average = 0.0239046
	minimum = 0.0189164 (at node 0)
	maximum = 0.0283746 (at node 19)
Injected flit rate average = 0.0658847
	minimum = 0.04359 (at node 0)
	maximum = 0.0873342 (at node 42)
Accepted flit rate average= 0.0658847
	minimum = 0.0606559 (at node 0)
	maximum = 0.0909839 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.97158 (31 samples)
	minimum = 6 (31 samples)
	maximum = 92.8065 (31 samples)
Network latency average = 8.71516 (31 samples)
	minimum = 6 (31 samples)
	maximum = 89.5484 (31 samples)
Flit latency average = 7.30346 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.7097 (31 samples)
Fragmentation average = 0.0301177 (31 samples)
	minimum = 0 (31 samples)
	maximum = 40.4194 (31 samples)
Injected packet rate average = 0.0229683 (31 samples)
	minimum = 0.0181757 (31 samples)
	maximum = 0.0272626 (31 samples)
Accepted packet rate average = 0.0229683 (31 samples)
	minimum = 0.0181757 (31 samples)
	maximum = 0.0272626 (31 samples)
Injected flit rate average = 0.0633045 (31 samples)
	minimum = 0.0418806 (31 samples)
	maximum = 0.0839294 (31 samples)
Accepted flit rate average = 0.0633045 (31 samples)
	minimum = 0.0582844 (31 samples)
	maximum = 0.0874215 (31 samples)
Injected packet size average = 2.75617 (31 samples)
Accepted packet size average = 2.75617 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 5 sec (4805 sec)
gpgpu_simulation_rate = 186121 (inst/sec)
gpgpu_simulation_rate = 1709 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39321
gpu_sim_insn = 28848876
gpu_ipc =     733.6760
gpu_tot_sim_cycle = 8477283
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     108.8986
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 17534
partiton_reqs_in_parallel = 865062
partiton_reqs_in_parallel_total    = 29157662
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5416
partiton_reqs_in_parallel_util = 865062
partiton_reqs_in_parallel_util_total    = 29157662
gpu_sim_cycle_parition_util = 39321
gpu_tot_sim_cycle_parition_util    = 1328192
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9543
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.0988 GB/Sec
L2_BW_total  =      16.6443 GB/Sec
gpu_total_sim_rate=187026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18531972
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154471, 148476, 148699, 154109, 154489, 148456, 148722, 154079, 43521, 41758, 41906, 28918, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 173047
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1052
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:963904	W0_Idle:1656527	W0_Scoreboard:41715746	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 398 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 8477282 
mrq_lat_table:658420 	102639 	71523 	159226 	196871 	155193 	90479 	42021 	10948 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	941099 	530826 	1541 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	42 	1326103 	60838 	466 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	842419 	159431 	2464 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2311 	215 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.324723  8.041889  8.341713  8.174270  7.383944  7.409807  8.343750  8.015528  8.239876  8.055838  7.741177  7.606936  9.212090  8.891504  7.768240  7.702127 
dram[1]:  8.448502  8.480263  7.518868  7.570812  7.141914  6.858954  9.260765  8.564159  8.748622  8.559871  7.605769  7.476370  8.410455  8.250712  8.044444  7.642736 
dram[2]:  8.785510  8.362976  8.543859  8.428846  6.958200  7.048860  8.621381  8.149474  8.749724  8.139487  7.894212  7.576628  9.078370  8.820305  7.226829  7.021327 
dram[3]:  8.431839  8.378181  7.743816  7.840787  7.153719  6.902711  9.128538  8.395879  8.056852  7.896517  7.692383  7.632752  8.443149  8.157746  8.022563  7.432274 
dram[4]:  9.151937  8.768791  8.560547  8.477757  6.998353  6.918567  8.370254  8.335084  8.362487  7.880834  8.379787  8.037755  8.678322  8.409487  7.391521  7.040380 
dram[5]:  8.106918  7.928823  7.886043  7.942171  7.186125  6.974548  9.098624  8.995465  7.535613  7.535613  8.006098  7.604247  8.783620  8.541790  7.619537  7.367026 
dram[6]:  8.978109  8.456420  8.583653  8.421699  7.075125  6.970395  8.460554  8.371308  8.450480  8.239876  8.055215  8.071721  8.067427  7.991533  7.434534  7.097656 
dram[7]:  8.239269  7.962930  7.914894  7.656947  7.691470  7.409091  9.099771  8.895740  7.195392  7.001794  8.303498  7.943898  8.821391  8.721766  7.458949  7.244817 
dram[8]:  8.519358  8.149955  8.359550  8.190825  7.201199  7.091906  8.977376  8.496788  8.495104  8.106957  7.866472  7.851167  8.304008  8.255588  7.745098  7.350324 
dram[9]:  8.104661  8.104661  7.845343  7.709845  7.802412  7.550269  8.477564  8.423567  7.317713  7.169880  8.252556  8.071000  8.677221  8.694984  7.282555  7.147910 
dram[10]:  8.588071  8.354487  7.970536  7.999104  7.316522  7.011667  9.162818  8.856027  8.141814  7.692611  7.864357  7.608238  8.036077  8.006452  7.765939  7.510135 
average row locality = 1491157/187056 = 7.971714
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6048      6047      6015      6015      5758      5758      5279      5279      5375      5375      5368      5368      5871      5871      6058      6058 
dram[1]:      6047      6047      5919      5919      5856      5856      5278      5278      5375      5375      5382      5382      5872      5872      6058      6057 
dram[2]:      6144      6144      5918      5918      5856      5856      5278      5278      5376      5376      5382      5382      5872      5872      5977      5977 
dram[3]:      6144      6144      5918      5918      5856      5856      5277      5277      5376      5376      5365      5365      5872      5872      5977      5977 
dram[4]:      6144      6144      5918      5918      5776      5776      5375      5375      5376      5376      5365      5365      5871      5871      5980      5980 
dram[5]:      6047      6047      5999      5999      5774      5775      5374      5374      5375      5375      5366      5366      5871      5871      5980      5980 
dram[6]:      6047      6047      5999      5999      5756      5756      5376      5376      5375      5375      5366      5366      5775      5775      6077      6077 
dram[7]:      6046      6046      6000      6000      5756      5756      5375      5375      5311      5311      5463      5463      5775      5775      6077      6077 
dram[8]:      6046      6046      6000      6000      5723      5723      5376      5376      5311      5311      5463      5463      5775      5775      6077      6077 
dram[9]:      6143      6143      6000      6000      5723      5723      5375      5375      5312      5312      5463      5463      5775      5775      5980      5980 
dram[10]:      6143      6143      5999      5999      5726      5726      5375      5375      5312      5312      5399      5399      5871      5871      5980      5980 
total reads: 1007317
bank skew: 6144/5277 = 1.16
chip skew: 91610/91542 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:        397       370       413       368       413       350       382       356       404       365       497       405       467       397       401       377
dram[1]:        396       371       413       366       412       350       379       358       404       364       494       404       467       397       400       377
dram[2]:        398       373       412       367       411       350       382       357       403       365       492       405       463       396       398       375
dram[3]:        398       373       414       367       412       349       380       359       405       365       496       407       464       397       397       375
dram[4]:        397       373       412       368       411       350       381       358       405       365       495       408       463       396       398       374
dram[5]:        397       370       414       367       411       351       381       357       404       366       497       408       464       396       396       374
dram[6]:        396       372       413       367       410       349       381       356       404       366       496       408       462       397       399       376
dram[7]:        396       370       413       366       409       350       382       357       401       361       494       406       462       399       399       376
dram[8]:        394       371       418       368       411       349       382       357       400       362       495       407       462       397       399       376
dram[9]:        397       373       418       368       410       349       381       357       401       361       494       406       460       398       398       373
dram[10]:        398       373       416       368       411       348       381       357       401       362       504       407       461       396       398       375
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1965353 n_act=16825 n_pre=16809 n_req=135511 n_rd=366172 n_write=175872 bw_util=0.4266
n_activity=1843270 dram_eff=0.5881
bk0: 24192a 2311011i bk1: 24188a 2321530i bk2: 24060a 2311196i bk3: 24060a 2320607i bk4: 23032a 2328020i bk5: 23032a 2329680i bk6: 21116a 2341217i bk7: 21116a 2349669i bk8: 21500a 2339930i bk9: 21500a 2342969i bk10: 21472a 2338190i bk11: 21472a 2346565i bk12: 23484a 2318003i bk13: 23484a 2328365i bk14: 24232a 2302878i bk15: 24232a 2310301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe658598280 :  mf: uid=20566052, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8477282), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964891 n_act=16997 n_pre=16981 n_req=135541 n_rd=366290 n_write=175872 bw_util=0.4267
n_activity=1846543 dram_eff=0.5872
bk0: 24188a 2308024i bk1: 24188a 2319159i bk2: 23676a 2315245i bk3: 23676a 2322529i bk4: 23424a 2322601i bk5: 23422a 2326417i bk6: 21112a 2343788i bk7: 21112a 2349261i bk8: 21500a 2340665i bk9: 21500a 2344335i bk10: 21528a 2340791i bk11: 21528a 2346295i bk12: 23488a 2314829i bk13: 23488a 2323457i bk14: 24232a 2303293i bk15: 24228a 2306999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36582
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964817 n_act=16903 n_pre=16887 n_req=135606 n_rd=366424 n_write=176000 bw_util=0.4269
n_activity=1842228 dram_eff=0.5889
bk0: 24576a 2304309i bk1: 24576a 2313643i bk2: 23672a 2314103i bk3: 23672a 2325057i bk4: 23424a 2324084i bk5: 23424a 2323865i bk6: 21112a 2342607i bk7: 21112a 2350743i bk8: 21504a 2340960i bk9: 21504a 2344180i bk10: 21528a 2339832i bk11: 21528a 2347542i bk12: 23488a 2320213i bk13: 23488a 2326163i bk14: 23908a 2303428i bk15: 23908a 2307240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964653 n_act=17121 n_pre=17105 n_req=135538 n_rd=366280 n_write=175872 bw_util=0.4267
n_activity=1843279 dram_eff=0.5882
bk0: 24576a 2304602i bk1: 24576a 2316120i bk2: 23672a 2315478i bk3: 23672a 2323015i bk4: 23424a 2321950i bk5: 23424a 2326906i bk6: 21108a 2342431i bk7: 21108a 2347439i bk8: 21504a 2336288i bk9: 21504a 2339771i bk10: 21460a 2340558i bk11: 21460a 2347124i bk12: 23488a 2313742i bk13: 23488a 2319060i bk14: 23908a 2307255i bk15: 23908a 2310032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964939 n_act=16834 n_pre=16818 n_req=135610 n_rd=366440 n_write=176000 bw_util=0.4269
n_activity=1843797 dram_eff=0.5884
bk0: 24576a 2306778i bk1: 24576a 2315740i bk2: 23672a 2315429i bk3: 23672a 2325426i bk4: 23104a 2324000i bk5: 23104a 2328563i bk6: 21500a 2337627i bk7: 21500a 2344741i bk8: 21504a 2337703i bk9: 21504a 2341728i bk10: 21460a 2342486i bk11: 21460a 2352887i bk12: 23484a 2317968i bk13: 23484a 2324105i bk14: 23920a 2306721i bk15: 23920a 2310740i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3439
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7fe65857a690 :  mf: uid=20566050, sid01:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (8477277), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964549 n_act=17167 n_pre=17151 n_req=135541 n_rd=366292 n_write=175872 bw_util=0.4267
n_activity=1845630 dram_eff=0.5875
bk0: 24188a 2309784i bk1: 24188a 2318331i bk2: 23996a 2312500i bk3: 23996a 2317073i bk4: 23096a 2326204i bk5: 23100a 2330606i bk6: 21496a 2337630i bk7: 21496a 2345628i bk8: 21500a 2337701i bk9: 21500a 2338522i bk10: 21464a 2343923i bk11: 21464a 2348193i bk12: 23484a 2315891i bk13: 23484a 2322809i bk14: 23920a 2311369i bk15: 23920a 2315135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3418
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1965115 n_act=16946 n_pre=16930 n_req=135510 n_rd=366168 n_write=175872 bw_util=0.4266
n_activity=1838877 dram_eff=0.5895
bk0: 24188a 2310026i bk1: 24188a 2319325i bk2: 23996a 2314353i bk3: 23996a 2320642i bk4: 23024a 2325878i bk5: 23024a 2332050i bk6: 21504a 2336680i bk7: 21504a 2346996i bk8: 21500a 2337089i bk9: 21500a 2341100i bk10: 21464a 2337496i bk11: 21464a 2349245i bk12: 23100a 2320439i bk13: 23100a 2326733i bk14: 24308a 2301937i bk15: 24308a 2304942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7fe65861d060 :  mf: uid=20566051, sid01:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (8477281), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964237 n_act=17129 n_pre=17113 n_req=135638 n_rd=366424 n_write=176128 bw_util=0.427
n_activity=1840512 dram_eff=0.5896
bk0: 24184a 2309413i bk1: 24184a 2318291i bk2: 24000a 2310589i bk3: 24000a 2317933i bk4: 23024a 2326651i bk5: 23024a 2330289i bk6: 21500a 2339719i bk7: 21500a 2344026i bk8: 21244a 2337594i bk9: 21244a 2343551i bk10: 21852a 2335297i bk11: 21852a 2340040i bk12: 23100a 2320891i bk13: 23100a 2325986i bk14: 24308a 2303875i bk15: 24308a 2306129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33469
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1965221 n_act=16893 n_pre=16877 n_req=135510 n_rd=366168 n_write=175872 bw_util=0.4266
n_activity=1841555 dram_eff=0.5887
bk0: 24184a 2310319i bk1: 24184a 2320014i bk2: 24000a 2315053i bk3: 24000a 2321618i bk4: 22892a 2332370i bk5: 22892a 2331966i bk6: 21504a 2338104i bk7: 21504a 2343180i bk8: 21244a 2340416i bk9: 21244a 2344782i bk10: 21852a 2335599i bk11: 21852a 2340182i bk12: 23100a 2317884i bk13: 23100a 2328063i bk14: 24308a 2299992i bk15: 24308a 2307044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34633
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964617 n_act=17195 n_pre=17179 n_req=135510 n_rd=366168 n_write=175872 bw_util=0.4266
n_activity=1842012 dram_eff=0.5885
bk0: 24572a 2304173i bk1: 24572a 2312631i bk2: 24000a 2309162i bk3: 24000a 2317385i bk4: 22892a 2330566i bk5: 22892a 2335137i bk6: 21500a 2336721i bk7: 21500a 2343512i bk8: 21248a 2340402i bk9: 21248a 2344373i bk10: 21852a 2334492i bk11: 21852a 2342076i bk12: 23100a 2319194i bk13: 23100a 2326499i bk14: 23920a 2306689i bk15: 23920a 2311002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33874
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2541031 n_nop=1964385 n_act=17047 n_pre=17031 n_req=135642 n_rd=366440 n_write=176128 bw_util=0.427
n_activity=1846675 dram_eff=0.5876
bk0: 24572a 2305636i bk1: 24572a 2314589i bk2: 23996a 2313976i bk3: 23996a 2319711i bk4: 22904a 2331775i bk5: 22904a 2332814i bk6: 21500a 2337701i bk7: 21500a 2344510i bk8: 21248a 2343057i bk9: 21248a 2346358i bk10: 21596a 2340323i bk11: 21596a 2344607i bk12: 23484a 2313445i bk13: 23484a 2323207i bk14: 23920a 2309555i bk15: 23920a 2310729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45772, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45771, Miss_rate = 0.677, Pending_hits = 1492, Reservation_fails = 1
L2_cache_bank[2]: Access = 67644, Miss = 45787, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45786, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45803, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45803, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45785, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45785, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 1
L2_cache_bank[8]: Access = 67692, Miss = 45805, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[9]: Access = 67708, Miss = 45805, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 1
L2_cache_bank[10]: Access = 67676, Miss = 45786, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45787, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 1
L2_cache_bank[12]: Access = 67612, Miss = 45771, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45771, Miss_rate = 0.677, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45803, Miss_rate = 0.676, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45803, Miss_rate = 0.676, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45771, Miss_rate = 0.676, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[17]: Access = 67628, Miss = 45771, Miss_rate = 0.677, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45771, Miss_rate = 0.677, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45771, Miss_rate = 0.676, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45805, Miss_rate = 0.676, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45805, Miss_rate = 0.676, Pending_hits = 1473, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1007317
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19669
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 461469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523459
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54463
	minimum = 6
	maximum = 44
Network latency average = 8.41835
	minimum = 6
	maximum = 44
Slowest packet = 2888477
Flit latency average = 6.88395
	minimum = 6
	maximum = 40
Slowest flit = 7961690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236541
	minimum = 0.0187182 (at node 5)
	maximum = 0.0280773 (at node 0)
Accepted packet rate average = 0.0236541
	minimum = 0.0187182 (at node 5)
	maximum = 0.0280773 (at node 0)
Injected flit rate average = 0.0651943
	minimum = 0.0431333 (at node 5)
	maximum = 0.0864191 (at node 42)
Accepted flit rate average= 0.0651943
	minimum = 0.0600203 (at node 5)
	maximum = 0.0900305 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.95824 (32 samples)
	minimum = 6 (32 samples)
	maximum = 91.2812 (32 samples)
Network latency average = 8.70589 (32 samples)
	minimum = 6 (32 samples)
	maximum = 88.125 (32 samples)
Flit latency average = 7.29035 (32 samples)
	minimum = 6 (32 samples)
	maximum = 84.2812 (32 samples)
Fragmentation average = 0.0291765 (32 samples)
	minimum = 0 (32 samples)
	maximum = 39.1562 (32 samples)
Injected packet rate average = 0.0229897 (32 samples)
	minimum = 0.0181927 (32 samples)
	maximum = 0.0272881 (32 samples)
Accepted packet rate average = 0.0229897 (32 samples)
	minimum = 0.0181927 (32 samples)
	maximum = 0.0272881 (32 samples)
Injected flit rate average = 0.0633636 (32 samples)
	minimum = 0.0419197 (32 samples)
	maximum = 0.0840072 (32 samples)
Accepted flit rate average = 0.0633636 (32 samples)
	minimum = 0.0583386 (32 samples)
	maximum = 0.0875031 (32 samples)
Injected packet size average = 2.75617 (32 samples)
Accepted packet size average = 2.75617 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 16 sec (4936 sec)
gpgpu_simulation_rate = 187026 (inst/sec)
gpgpu_simulation_rate = 1717 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38782
gpu_sim_insn = 28848876
gpu_ipc =     743.8728
gpu_tot_sim_cycle = 8738215
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     108.9482
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 18068
partiton_reqs_in_parallel = 853204
partiton_reqs_in_parallel_total    = 30022724
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5334
partiton_reqs_in_parallel_util = 853204
partiton_reqs_in_parallel_util_total    = 30022724
gpu_sim_cycle_parition_util = 38782
gpu_tot_sim_cycle_parition_util    = 1367513
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9555
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.6567 GB/Sec
L2_BW_total  =      16.6517 GB/Sec
gpu_total_sim_rate=189266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19111200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159298, 153116, 153346, 158927, 159316, 153100, 153369, 158896, 43521, 41758, 41906, 28918, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 173082
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:993907	W0_Idle:1671437	W0_Scoreboard:42838784	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 392 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 8738214 
mrq_lat_table:679454 	106526 	74063 	163716 	202443 	159930 	93602 	43183 	11027 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	973722 	544683 	1565 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1370346 	63093 	470 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	868632 	164535 	2531 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2386 	217 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.490876  8.205467  8.484375  8.316216  7.529819  7.555941  8.512247  8.181167  8.399384  8.213856  7.885659  7.750476  9.397905  9.074823  7.906858  7.840470 
dram[1]:  8.615741  8.647770  7.655085  7.707338  7.286999  7.000785  9.435656  8.734426  8.892391  8.703192  7.750000  7.619626  8.573066  8.412371  8.169729  7.767887 
dram[2]:  8.957587  8.531418  8.684615  8.553030  7.101195  7.192897  8.792079  8.316338  8.912854  8.298175  8.040434  7.720644  9.263158  9.003009  7.360353  7.153666 
dram[3]:  8.600905  8.546762  7.881326  7.978798  7.298935  7.045059  9.302677  8.564844  8.198397  8.021568  7.837838  7.777778  8.605945  8.318813  8.173797  7.579339 
dram[4]:  9.326791  8.940734  8.701348  8.618320  7.141224  7.060533  8.541189  8.505712  8.505198  8.021568  8.529411  8.185484  8.859822  8.588517  7.538208  7.172791 
dram[5]:  8.271111  8.091305  8.025306  8.081722  7.331098  7.117168  9.275198  9.171332  7.674484  7.674484  8.153614  7.749046  8.948155  8.705141  7.767993  7.513514 
dram[6]:  9.149459  8.623726  8.742395  8.579291  7.219190  7.113285  8.632244  8.542232  8.593488  8.382173  8.203031  8.219636  8.225867  8.149489  7.583333  7.232253 
dram[7]:  8.404697  8.125764  8.054291  7.794915  7.841869  7.556710  9.276331  9.070875  7.330601  7.123009  8.455284  8.093385  8.983624  8.883603  7.607955  7.391956 
dram[8]:  8.687208  8.314567  8.516666  8.346642  7.346056  7.235589  9.153072  8.668783  8.636266  8.246926  8.015414  8.000000  8.463838  8.415149  7.896378  7.486422 
dram[9]:  8.270670  8.270670  7.984375  7.848123  7.953168  7.698667  8.649419  8.594963  7.439002  7.290761  8.404040  8.221344  8.856710  8.874620  7.416330  7.280952 
dram[10]:  8.758525  8.522870  8.124558  8.153369  7.462533  7.154418  9.339795  9.030871  8.280864  7.829767  8.011742  7.753788  8.196347  8.166515  7.901809  7.645000 
average row locality = 1537781/189282 = 8.124286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6237      6236      6199      6199      5931      5931      5452      5452      5541      5541      5530      5530      6063      6063      6250      6250 
dram[1]:      6236      6236      6100      6100      6032      6032      5451      5451      5541      5541      5545      5545      6064      6064      6250      6249 
dram[2]:      6336      6336      6099      6099      6032      6032      5451      5451      5542      5542      5545      5545      6064      6064      6166      6166 
dram[3]:      6336      6336      6099      6099      6032      6032      5450      5450      5542      5542      5528      5528      6064      6064      6166      6166 
dram[4]:      6336      6336      6099      6099      5950      5950      5551      5551      5542      5542      5528      5528      6063      6063      6169      6169 
dram[5]:      6236      6236      6182      6182      5948      5949      5550      5550      5541      5541      5529      5529      6063      6063      6169      6169 
dram[6]:      6236      6236      6182      6182      5930      5930      5552      5552      5541      5541      5529      5529      5964      5964      6269      6269 
dram[7]:      6235      6235      6183      6183      5930      5930      5551      5551      5475      5475      5629      5629      5964      5964      6269      6269 
dram[8]:      6235      6235      6183      6183      5896      5896      5552      5552      5475      5475      5629      5629      5964      5964      6269      6269 
dram[9]:      6335      6335      6183      6183      5896      5896      5551      5551      5475      5475      5629      5629      5964      5964      6169      6169 
dram[10]:      6335      6335      6182      6182      5899      5899      5551      5551      5475      5475      5563      5563      6063      6063      6169      6169 
total reads: 1038821
bank skew: 6336/5450 = 1.16
chip skew: 94476/94404 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:        392       366       408       364       407       347       377       352       398       361       489       399       459       391       395       372
dram[1]:        391       366       408       362       407       347       374       353       398       360       485       399       459       391       395       372
dram[2]:        393       369       406       363       406       346       377       353       398       360       484       400       455       391       393       370
dram[3]:        393       368       409       363       407       346       375       355       399       361       487       401       456       391       391       371
dram[4]:        392       368       407       364       405       346       376       353       399       361       487       402       455       391       393       369
dram[5]:        392       366       408       363       405       347       376       353       399       361       488       402       456       390       391       369
dram[6]:        390       367       407       363       404       345       376       352       398       361       488       403       454       391       393       371
dram[7]:        391       366       408       362       404       346       378       353       396       357       486       401       454       393       394       371
dram[8]:        389       367       412       364       406       345       377       353       395       358       486       401       454       391       394       371
dram[9]:        392       368       413       364       405       346       376       353       396       357       486       400       452       393       393       368
dram[10]:        393       368       410       364       406       344       376       353       395       358       496       402       453       390       392       370
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2020024 n_act=17023 n_pre=17007 n_req=139747 n_rd=377620 n_write=181368 bw_util=0.4278
n_activity=1898759 dram_eff=0.5888
bk0: 24948a 2376325i bk1: 24944a 2387558i bk2: 24796a 2376617i bk3: 24796a 2386554i bk4: 23724a 2394231i bk5: 23724a 2395979i bk6: 21808a 2407351i bk7: 21808a 2416142i bk8: 22164a 2406315i bk9: 22164a 2409714i bk10: 22120a 2404521i bk11: 22120a 2413380i bk12: 24252a 2383135i bk13: 24252a 2394072i bk14: 25000a 2367568i bk15: 25000a 2375355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36837
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe6587247b0 :  mf: uid=21208696, sid07:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8738214), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019530 n_act=17207 n_pre=17191 n_req=139779 n_rd=377746 n_write=181368 bw_util=0.4279
n_activity=1902273 dram_eff=0.5878
bk0: 24944a 2373312i bk1: 24944a 2384966i bk2: 24400a 2380890i bk3: 24398a 2388416i bk4: 24128a 2388850i bk5: 24128a 2392580i bk6: 21804a 2410226i bk7: 21804a 2415250i bk8: 22164a 2406547i bk9: 22164a 2410311i bk10: 22180a 2407106i bk11: 22180a 2412834i bk12: 24256a 2379981i bk13: 24256a 2388915i bk14: 25000a 2368246i bk15: 24996a 2372210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36095
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019476 n_act=17103 n_pre=17087 n_req=139844 n_rd=377880 n_write=181496 bw_util=0.4281
n_activity=1898057 dram_eff=0.5894
bk0: 25344a 2369132i bk1: 25344a 2378721i bk2: 24396a 2379616i bk3: 24396a 2390975i bk4: 24128a 2390223i bk5: 24128a 2390403i bk6: 21804a 2408837i bk7: 21804a 2417233i bk8: 22168a 2407565i bk9: 22168a 2410722i bk10: 22180a 2406262i bk11: 22180a 2414235i bk12: 24256a 2385529i bk13: 24256a 2391753i bk14: 24664a 2368443i bk15: 24664a 2372097i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33123
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019304 n_act=17325 n_pre=17309 n_req=139776 n_rd=377736 n_write=181368 bw_util=0.4279
n_activity=1898752 dram_eff=0.5889
bk0: 25344a 2369451i bk1: 25344a 2382028i bk2: 24396a 2381079i bk3: 24396a 2388706i bk4: 24128a 2387764i bk5: 24128a 2393438i bk6: 21800a 2408627i bk7: 21800a 2413834i bk8: 22168a 2402379i bk9: 22168a 2406044i bk10: 22112a 2407022i bk11: 22112a 2413872i bk12: 24256a 2378771i bk13: 24256a 2384225i bk14: 24664a 2372447i bk15: 24664a 2375660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019582 n_act=17034 n_pre=17018 n_req=139852 n_rd=377904 n_write=181504 bw_util=0.4282
n_activity=1899574 dram_eff=0.589
bk0: 25344a 2371770i bk1: 25344a 2381438i bk2: 24396a 2380832i bk3: 24396a 2391521i bk4: 23800a 2390243i bk5: 23800a 2394877i bk6: 22204a 2403648i bk7: 22204a 2411029i bk8: 22168a 2403659i bk9: 22168a 2408158i bk10: 22112a 2409039i bk11: 22112a 2419460i bk12: 24252a 2382926i bk13: 24252a 2389472i bk14: 24676a 2371727i bk15: 24676a 2376110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33576
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019204 n_act=17369 n_pre=17353 n_req=139779 n_rd=377748 n_write=181368 bw_util=0.4279
n_activity=1901047 dram_eff=0.5882
bk0: 24944a 2375190i bk1: 24944a 2384143i bk2: 24728a 2378236i bk3: 24728a 2382865i bk4: 23792a 2392244i bk5: 23796a 2397029i bk6: 22200a 2403692i bk7: 22200a 2412033i bk8: 22164a 2403682i bk9: 22164a 2404920i bk10: 22116a 2410514i bk11: 22116a 2414992i bk12: 24252a 2380832i bk13: 24252a 2388285i bk14: 24676a 2376317i bk15: 24676a 2380760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33565
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019774 n_act=17146 n_pre=17130 n_req=139748 n_rd=377624 n_write=181368 bw_util=0.4278
n_activity=1894562 dram_eff=0.5901
bk0: 24944a 2375459i bk1: 24944a 2384967i bk2: 24728a 2379644i bk3: 24728a 2386197i bk4: 23720a 2391882i bk5: 23720a 2398032i bk6: 22208a 2402952i bk7: 22208a 2413238i bk8: 22164a 2402760i bk9: 22164a 2407469i bk10: 22116a 2403723i bk11: 22116a 2415974i bk12: 23856a 2385375i bk13: 23856a 2391998i bk14: 25076a 2366919i bk15: 25076a 2370377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35002
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2018872 n_act=17333 n_pre=17317 n_req=139880 n_rd=377888 n_write=181632 bw_util=0.4283
n_activity=1896358 dram_eff=0.5901
bk0: 24940a 2374507i bk1: 24940a 2384298i bk2: 24732a 2376157i bk3: 24732a 2383776i bk4: 23720a 2392971i bk5: 23720a 2396996i bk6: 22204a 2405683i bk7: 22204a 2410498i bk8: 21900a 2403786i bk9: 21900a 2409874i bk10: 22516a 2401477i bk11: 22516a 2406340i bk12: 23856a 2385831i bk13: 23856a 2391965i bk14: 25076a 2368890i bk15: 25076a 2371294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32813
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019880 n_act=17093 n_pre=17077 n_req=139748 n_rd=377624 n_write=181368 bw_util=0.4278
n_activity=1897143 dram_eff=0.5893
bk0: 24940a 2375651i bk1: 24940a 2386014i bk2: 24732a 2380615i bk3: 24732a 2387841i bk4: 23584a 2398853i bk5: 23584a 2398356i bk6: 22208a 2404493i bk7: 22208a 2409614i bk8: 21900a 2406352i bk9: 21900a 2411027i bk10: 22516a 2401880i bk11: 22516a 2406728i bk12: 23856a 2382820i bk13: 23856a 2393628i bk14: 25076a 2365209i bk15: 25076a 2372621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3393
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019272 n_act=17401 n_pre=17385 n_req=139746 n_rd=377616 n_write=181368 bw_util=0.4278
n_activity=1897601 dram_eff=0.5891
bk0: 25340a 2369206i bk1: 25340a 2378407i bk2: 24732a 2374477i bk3: 24732a 2383139i bk4: 23584a 2396973i bk5: 23584a 2401434i bk6: 22204a 2402609i bk7: 22204a 2409471i bk8: 21900a 2406470i bk9: 21900a 2410857i bk10: 22516a 2400896i bk11: 22516a 2408798i bk12: 23856a 2384331i bk13: 23856a 2392000i bk14: 24676a 2371709i bk15: 24676a 2376389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33225
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2613042 n_nop=2019032 n_act=17249 n_pre=17233 n_req=139882 n_rd=377896 n_write=181632 bw_util=0.4283
n_activity=1902318 dram_eff=0.5883
bk0: 25340a 2370894i bk1: 25340a 2380379i bk2: 24728a 2379516i bk3: 24728a 2385317i bk4: 23596a 2398086i bk5: 23596a 2398990i bk6: 22204a 2403853i bk7: 22204a 2410975i bk8: 21900a 2408697i bk9: 21900a 2412889i bk10: 22252a 2406314i bk11: 22252a 2411365i bk12: 24252a 2378734i bk13: 24252a 2388615i bk14: 24676a 2374594i bk15: 24676a 2376338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 47203, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 47202, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 1
L2_cache_bank[2]: Access = 69757, Miss = 47219, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 47218, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 47235, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 47235, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 47217, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 47217, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 1
L2_cache_bank[8]: Access = 69806, Miss = 47238, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[9]: Access = 69823, Miss = 47238, Miss_rate = 0.677, Pending_hits = 1533, Reservation_fails = 1
L2_cache_bank[10]: Access = 69790, Miss = 47218, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 47219, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 1
L2_cache_bank[12]: Access = 69724, Miss = 47203, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 47203, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 47236, Miss_rate = 0.676, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47236, Miss_rate = 0.676, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 47203, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[17]: Access = 69741, Miss = 47203, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 47202, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 47202, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 47237, Miss_rate = 0.676, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 47237, Miss_rate = 0.676, Pending_hits = 1476, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1038821
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19738
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 476400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19429
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539843
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58062
	minimum = 6
	maximum = 52
Network latency average = 8.45451
	minimum = 6
	maximum = 52
Slowest packet = 2979131
Flit latency average = 6.92846
	minimum = 6
	maximum = 48
Slowest flit = 8211215
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239829
	minimum = 0.0189784 (at node 0)
	maximum = 0.0284675 (at node 7)
Accepted packet rate average = 0.0239829
	minimum = 0.0189784 (at node 0)
	maximum = 0.0284675 (at node 7)
Injected flit rate average = 0.0661004
	minimum = 0.0437328 (at node 0)
	maximum = 0.0876202 (at node 42)
Accepted flit rate average= 0.0661004
	minimum = 0.0608545 (at node 0)
	maximum = 0.0912818 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.94679 (33 samples)
	minimum = 6 (33 samples)
	maximum = 90.0909 (33 samples)
Network latency average = 8.69827 (33 samples)
	minimum = 6 (33 samples)
	maximum = 87.0303 (33 samples)
Flit latency average = 7.27938 (33 samples)
	minimum = 6 (33 samples)
	maximum = 83.1818 (33 samples)
Fragmentation average = 0.0282924 (33 samples)
	minimum = 0 (33 samples)
	maximum = 37.9697 (33 samples)
Injected packet rate average = 0.0230198 (33 samples)
	minimum = 0.0182165 (33 samples)
	maximum = 0.0273238 (33 samples)
Accepted packet rate average = 0.0230198 (33 samples)
	minimum = 0.0182165 (33 samples)
	maximum = 0.0273238 (33 samples)
Injected flit rate average = 0.0634465 (33 samples)
	minimum = 0.0419746 (33 samples)
	maximum = 0.0841167 (33 samples)
Accepted flit rate average = 0.0634465 (33 samples)
	minimum = 0.0584149 (33 samples)
	maximum = 0.0876176 (33 samples)
Injected packet size average = 2.75617 (33 samples)
Accepted packet size average = 2.75617 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 50 sec (5030 sec)
gpgpu_simulation_rate = 189266 (inst/sec)
gpgpu_simulation_rate = 1737 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39355
gpu_sim_insn = 28848876
gpu_ipc =     733.0422
gpu_tot_sim_cycle = 8999720
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     108.9880
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 18375
partiton_reqs_in_parallel = 865810
partiton_reqs_in_parallel_total    = 30875928
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5270
partiton_reqs_in_parallel_util = 865810
partiton_reqs_in_parallel_util_total    = 30875928
gpu_sim_cycle_parition_util = 39355
gpu_tot_sim_cycle_parition_util    = 1406295
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9567
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.0019 GB/Sec
L2_BW_total  =      16.6576 GB/Sec
gpu_total_sim_rate=191387

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19690428
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164125, 157754, 157993, 163740, 164143, 157746, 158016, 163712, 43521, 41758, 41906, 28918, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 173141
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1146
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1023738	W0_Idle:1687044	W0_Scoreboard:43982136	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 387 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 8999719 
mrq_lat_table:698142 	108938 	76080 	169234 	209424 	165630 	97243 	44802 	11075 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1002024 	562867 	1583 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	1414555 	65379 	478 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	895167 	169351 	2564 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2462 	219 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.425307  8.097128  8.350000  8.191911  7.400000  7.436725  8.352284  8.057787  8.201362  8.060229  7.775718  7.648131  9.286720  8.979572  7.824247  7.736122 
dram[1]:  8.499113  8.529360  7.560877  7.585505  7.157198  6.858315  9.337117  8.595612  8.819037  8.673868  7.675799  7.565257  8.438757  8.332130  8.033417  7.667464 
dram[2]:  8.877606  8.397942  8.544954  8.451905  7.004570  7.101931  8.649842  8.185075  8.710744  8.154738  7.921772  7.620127  9.158731  8.894027  7.243098  7.027530 
dram[3]:  8.507385  8.470589  7.800670  7.906621  7.179547  6.909842  9.169454  8.418629  8.138996  7.969754  7.657823  7.657823  8.500921  8.198935  8.058874  7.460505 
dram[4]:  9.194366  8.750670  8.576427  8.451905  7.013986  6.949192  8.422578  8.322803  8.365079  7.880374  8.395185  8.086957  8.741477  8.468807  7.387021  7.003706 
dram[5]:  8.159149  7.975873  7.917362  7.984007  7.237370  6.991479  9.153094  9.074273  7.595496  7.595496  8.010527  7.644749  8.825047  8.594972  7.675061  7.421838 
dram[6]:  9.018815  8.491586  8.654197  8.529676  7.096927  7.030445  8.525784  8.406779  8.464859  8.249511  8.072324  8.103581  8.074240  7.946303  7.448302  7.097794 
dram[7]:  8.313964  8.035206  7.891847  7.637681  7.704021  7.424567  9.154181  8.959618  7.200521  7.029661  8.302032  7.992544  8.884843  8.755577  7.517913  7.323976 
dram[8]:  8.536064  8.144435  8.454545  8.277487  7.178313  7.087233  9.056928  8.560406  8.551546  8.148330  7.860678  7.875115  8.312155  8.281651  7.778405  7.346271 
dram[9]:  8.152373  8.125311  7.826733  7.674757  7.860158  7.605958  8.524773  8.473367  7.302817  7.176471  8.270010  8.082941  8.747093  8.747093  7.341104  7.190259 
dram[10]:  8.596137  8.404292  8.038136  8.079216  7.309894  7.011765  9.234392  8.921693  8.197628  7.724395  7.895229  7.665759  8.040941  7.999134  7.801816  7.546326 
average row locality = 1584405/197922 = 8.005199
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6426      6425      6391      6391      6118      6118      5609      5609      5711      5711      5704      5704      6239      6239      6437      6437 
dram[1]:      6425      6425      6289      6289      6222      6222      5608      5608      5711      5711      5719      5719      6240      6240      6437      6436 
dram[2]:      6528      6528      6288      6288      6222      6222      5608      5608      5712      5712      5719      5719      6240      6240      6351      6351 
dram[3]:      6528      6528      6288      6288      6222      6222      5607      5607      5712      5712      5701      5701      6240      6240      6351      6351 
dram[4]:      6528      6528      6288      6288      6137      6137      5711      5711      5712      5712      5701      5701      6239      6239      6354      6354 
dram[5]:      6425      6425      6374      6374      6135      6136      5710      5710      5711      5711      5702      5702      6239      6239      6354      6354 
dram[6]:      6425      6425      6374      6374      6116      6116      5712      5712      5711      5711      5702      5702      6137      6137      6457      6457 
dram[7]:      6424      6424      6375      6375      6116      6116      5711      5711      5643      5643      5805      5805      6137      6137      6457      6457 
dram[8]:      6424      6424      6375      6375      6081      6081      5712      5712      5643      5643      5805      5805      6137      6137      6457      6457 
dram[9]:      6527      6527      6375      6375      6081      6081      5711      5711      5644      5644      5805      5805      6137      6137      6354      6354 
dram[10]:      6527      6527      6374      6374      6084      6084      5711      5711      5644      5644      5737      5737      6239      6239      6354      6354 
total reads: 1070325
bank skew: 6528/5607 = 1.16
chip skew: 97340/97268 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:        387       362       402       359       401       342       372       348       393       357       481       394       453       387       390       368
dram[1]:        386       362       402       358       401       342       370       350       393       356       478       394       453       387       390       368
dram[2]:        388       365       401       359       400       342       373       349       393       356       477       394       449       386       388       365
dram[3]:        388       364       403       358       401       342       371       351       394       357       480       396       450       387       387       366
dram[4]:        387       364       401       359       399       342       371       349       394       357       479       397       449       386       388       365
dram[5]:        387       362       403       359       400       343       372       349       394       357       480       397       450       386       386       365
dram[6]:        386       363       402       358       399       341       371       348       393       357       480       397       448       387       388       367
dram[7]:        386       361       402       357       398       342       373       349       391       353       478       396       448       389       389       366
dram[8]:        384       363       407       360       400       341       373       349       390       354       479       396       448       387       389       367
dram[9]:        387       364       407       359       399       342       372       349       391       353       478       395       446       388       388       364
dram[10]:        388       364       405       360       400       340       372       349       390       354       488       396       447       386       388       366
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2074595 n_act=17799 n_pre=17783 n_req=143985 n_rd=389076 n_write=186864 bw_util=0.4288
n_activity=1957943 dram_eff=0.5883
bk0: 25704a 2442256i bk1: 25700a 2453565i bk2: 25564a 2441931i bk3: 25564a 2452391i bk4: 24472a 2460334i bk5: 24472a 2461975i bk6: 22436a 2474146i bk7: 22436a 2483310i bk8: 22844a 2472935i bk9: 22844a 2476282i bk10: 22816a 2471028i bk11: 22816a 2480190i bk12: 24956a 2449579i bk13: 24956a 2460322i bk14: 25748a 2433294i bk15: 25748a 2440975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2074139 n_act=17963 n_pre=17947 n_req=144017 n_rd=389204 n_write=186864 bw_util=0.4289
n_activity=1961175 dram_eff=0.5875
bk0: 25700a 2438769i bk1: 25700a 2450575i bk2: 25156a 2446074i bk3: 25156a 2454248i bk4: 24888a 2454523i bk5: 24888a 2458359i bk6: 22432a 2477035i bk7: 22432a 2482299i bk8: 22844a 2473202i bk9: 22844a 2477276i bk10: 22876a 2473694i bk11: 22876a 2479749i bk12: 24960a 2446621i bk13: 24960a 2455672i bk14: 25748a 2434135i bk15: 25744a 2437832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36729
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2074019 n_act=17885 n_pre=17869 n_req=144086 n_rd=389344 n_write=187000 bw_util=0.4291
n_activity=1956430 dram_eff=0.5892
bk0: 26112a 2434764i bk1: 26112a 2444319i bk2: 25152a 2444965i bk3: 25152a 2456520i bk4: 24888a 2456367i bk5: 24888a 2456328i bk6: 22432a 2475541i bk7: 22432a 2484218i bk8: 22848a 2474398i bk9: 22848a 2477536i bk10: 22876a 2472615i bk11: 22876a 2480997i bk12: 24960a 2452152i bk13: 24960a 2458308i bk14: 25404a 2434530i bk15: 25404a 2437653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33616
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2073887 n_act=18095 n_pre=18079 n_req=144014 n_rd=389192 n_write=186864 bw_util=0.4289
n_activity=1957508 dram_eff=0.5886
bk0: 26112a 2434783i bk1: 26112a 2447828i bk2: 25152a 2446379i bk3: 25152a 2454783i bk4: 24888a 2453390i bk5: 24888a 2458987i bk6: 22428a 2475575i bk7: 22428a 2480965i bk8: 22848a 2468913i bk9: 22848a 2473055i bk10: 22804a 2473607i bk11: 22804a 2480921i bk12: 24960a 2445087i bk13: 24960a 2450840i bk14: 25404a 2438081i bk15: 25404a 2441254i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe6593ac580 :  mf: uid=21851340, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8999719), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2074063 n_act=17856 n_pre=17840 n_req=144090 n_rd=389358 n_write=187000 bw_util=0.4291
n_activity=1958694 dram_eff=0.5885
bk0: 26112a 2437436i bk1: 26112a 2447076i bk2: 25152a 2446435i bk3: 25152a 2457194i bk4: 24548a 2455746i bk5: 24546a 2460966i bk6: 22844a 2470380i bk7: 22844a 2478052i bk8: 22848a 2470535i bk9: 22848a 2474899i bk10: 22804a 2475824i bk11: 22804a 2486392i bk12: 24956a 2449307i bk13: 24956a 2455723i bk14: 25416a 2436916i bk15: 25416a 2441424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2073795 n_act=18135 n_pre=18119 n_req=144017 n_rd=389204 n_write=186864 bw_util=0.4289
n_activity=1959591 dram_eff=0.5879
bk0: 25700a 2440698i bk1: 25700a 2449631i bk2: 25496a 2443585i bk3: 25496a 2448214i bk4: 24540a 2458022i bk5: 24544a 2462802i bk6: 22840a 2470324i bk7: 22840a 2478997i bk8: 22844a 2470042i bk9: 22844a 2471826i bk10: 22808a 2477545i bk11: 22808a 2481621i bk12: 24956a 2446994i bk13: 24956a 2454418i bk14: 25416a 2441930i bk15: 25416a 2446434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34038
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2074317 n_act=17940 n_pre=17924 n_req=143984 n_rd=389072 n_write=186864 bw_util=0.4288
n_activity=1953390 dram_eff=0.5897
bk0: 25700a 2441096i bk1: 25700a 2450752i bk2: 25496a 2444808i bk3: 25496a 2451987i bk4: 24464a 2457644i bk5: 24464a 2464048i bk6: 22848a 2469589i bk7: 22848a 2480105i bk8: 22844a 2469539i bk9: 22844a 2474082i bk10: 22808a 2470671i bk11: 22808a 2482687i bk12: 24548a 2451823i bk13: 24548a 2458301i bk14: 25828a 2432499i bk15: 25828a 2435818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35634
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2073411 n_act=18121 n_pre=18105 n_req=144120 n_rd=389344 n_write=187136 bw_util=0.4292
n_activity=1955062 dram_eff=0.5897
bk0: 25696a 2440142i bk1: 25696a 2450190i bk2: 25500a 2441482i bk3: 25500a 2449213i bk4: 24464a 2458879i bk5: 24464a 2462757i bk6: 22844a 2472156i bk7: 22844a 2477560i bk8: 22572a 2469894i bk9: 22572a 2476665i bk10: 23220a 2468016i bk11: 23220a 2472874i bk12: 24548a 2452593i bk13: 24548a 2458344i bk14: 25828a 2434457i bk15: 25828a 2437129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3349
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe6592aa350 :  mf: uid=21851339, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8999716), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2074419 n_act=17889 n_pre=17873 n_req=143984 n_rd=389072 n_write=186864 bw_util=0.4288
n_activity=1955821 dram_eff=0.5889
bk0: 25696a 2441434i bk1: 25696a 2451982i bk2: 25500a 2446001i bk3: 25500a 2453776i bk4: 24324a 2464511i bk5: 24324a 2464487i bk6: 22848a 2471351i bk7: 22848a 2476532i bk8: 22572a 2472910i bk9: 22572a 2478078i bk10: 23220a 2468211i bk11: 23220a 2473220i bk12: 24548a 2449437i bk13: 24548a 2460503i bk14: 25828a 2430980i bk15: 25828a 2438055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34483
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2073787 n_act=18205 n_pre=18189 n_req=143984 n_rd=389072 n_write=186864 bw_util=0.4288
n_activity=1956228 dram_eff=0.5888
bk0: 26108a 2434436i bk1: 26108a 2443795i bk2: 25500a 2439464i bk3: 25500a 2448365i bk4: 24324a 2462789i bk5: 24324a 2467486i bk6: 22844a 2469084i bk7: 22844a 2476507i bk8: 22576a 2473034i bk9: 22576a 2477869i bk10: 23220a 2467245i bk11: 23220a 2475328i bk12: 24548a 2450814i bk13: 24548a 2458449i bk14: 25416a 2437599i bk15: 25416a 2441920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2686117 n_nop=2073567 n_act=18035 n_pre=18019 n_req=144124 n_rd=389360 n_write=187136 bw_util=0.4292
n_activity=1961105 dram_eff=0.5879
bk0: 26108a 2435910i bk1: 26108a 2446129i bk2: 25496a 2445177i bk3: 25496a 2451293i bk4: 24336a 2463956i bk5: 24336a 2465382i bk6: 22844a 2470640i bk7: 22844a 2477873i bk8: 22576a 2475576i bk9: 22576a 2479347i bk10: 22948a 2473012i bk11: 22948a 2477844i bk12: 24956a 2445394i bk13: 24956a 2454930i bk14: 25416a 2440139i bk15: 25416a 2442214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35204

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48635, Miss_rate = 0.676, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48634, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 1
L2_cache_bank[2]: Access = 71870, Miss = 48651, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48650, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48668, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48668, Miss_rate = 0.677, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48649, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48649, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 1
L2_cache_bank[8]: Access = 71921, Miss = 48670, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 71938, Miss = 48670, Miss_rate = 0.677, Pending_hits = 1542, Reservation_fails = 1
L2_cache_bank[10]: Access = 71904, Miss = 48650, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48651, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 1
L2_cache_bank[12]: Access = 71836, Miss = 48634, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48634, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48668, Miss_rate = 0.676, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48668, Miss_rate = 0.676, Pending_hits = 1509, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48634, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[17]: Access = 71853, Miss = 48634, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48634, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48634, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48670, Miss_rate = 0.676, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48670, Miss_rate = 0.676, Pending_hits = 1482, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1070325
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19873
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 491265
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 556227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53377
	minimum = 6
	maximum = 44
Network latency average = 8.4087
	minimum = 6
	maximum = 40
Slowest packet = 3078711
Flit latency average = 6.87356
	minimum = 6
	maximum = 36
Slowest flit = 8485907
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236337
	minimum = 0.018702 (at node 0)
	maximum = 0.0280531 (at node 15)
Accepted packet rate average = 0.0236337
	minimum = 0.018702 (at node 0)
	maximum = 0.0280531 (at node 15)
Injected flit rate average = 0.065138
	minimum = 0.043096 (at node 0)
	maximum = 0.0863445 (at node 42)
Accepted flit rate average= 0.065138
	minimum = 0.0599685 (at node 0)
	maximum = 0.0899527 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93465 (34 samples)
	minimum = 6 (34 samples)
	maximum = 88.7353 (34 samples)
Network latency average = 8.68975 (34 samples)
	minimum = 6 (34 samples)
	maximum = 85.6471 (34 samples)
Flit latency average = 7.26745 (34 samples)
	minimum = 6 (34 samples)
	maximum = 81.7941 (34 samples)
Fragmentation average = 0.0274603 (34 samples)
	minimum = 0 (34 samples)
	maximum = 36.8529 (34 samples)
Injected packet rate average = 0.0230379 (34 samples)
	minimum = 0.0182308 (34 samples)
	maximum = 0.0273452 (34 samples)
Accepted packet rate average = 0.0230379 (34 samples)
	minimum = 0.0182308 (34 samples)
	maximum = 0.0273452 (34 samples)
Injected flit rate average = 0.0634963 (34 samples)
	minimum = 0.0420076 (34 samples)
	maximum = 0.0841822 (34 samples)
Accepted flit rate average = 0.0634963 (34 samples)
	minimum = 0.0584605 (34 samples)
	maximum = 0.0876863 (34 samples)
Injected packet size average = 2.75617 (34 samples)
Accepted packet size average = 2.75617 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 25 sec (5125 sec)
gpgpu_simulation_rate = 191387 (inst/sec)
gpgpu_simulation_rate = 1756 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38842
gpu_sim_insn = 28848876
gpu_ipc =     742.7238
gpu_tot_sim_cycle = 9260712
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     109.0316
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 18940
partiton_reqs_in_parallel = 854524
partiton_reqs_in_parallel_total    = 31741738
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5198
partiton_reqs_in_parallel_util = 854524
partiton_reqs_in_parallel_util_total    = 31741738
gpu_sim_cycle_parition_util = 38842
gpu_tot_sim_cycle_parition_util    = 1445650
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9579
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.4812 GB/Sec
L2_BW_total  =      16.6642 GB/Sec
gpu_total_sim_rate=193468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20269656
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168953, 162388, 162640, 168556, 168975, 162386, 162669, 168536, 48356, 46401, 46563, 30116, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 173172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1177
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1053830	W0_Idle:1702456	W0_Scoreboard:45108023	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 383 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 9260711 
mrq_lat_table:719917 	113030 	78652 	173686 	214803 	170108 	100014 	45795 	11187 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1035195 	576157 	1626 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	1458947 	67477 	489 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	921452 	174374 	2640 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2537 	221 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.582608  8.251672  8.484402  8.325681  7.537520  7.574590  8.511045  8.214148  8.351299  8.209083  7.912007  7.783589  9.462227  9.152884  7.955020  7.866561 
dram[1]:  8.657018  8.687500  7.689406  7.714170  7.293982  6.991864  9.502242  8.756198  8.954593  8.809137  7.812105  7.700801  8.592058  8.484848  8.164881  7.797638 
dram[2]:  9.040359  8.556876  8.677536  8.584229  7.139728  7.238132  8.810811  8.342520  8.864147  8.288444  8.059646  7.756054  9.333333  9.066667  7.368939  7.141704 
dram[3]:  8.667240  8.630137  7.930464  8.036913  7.316564  7.043964  9.333700  8.577935  8.256898  8.087605  7.794570  7.794570  8.654546  8.350877  8.187711  7.587364 
dram[4]:  9.359331  8.912467  8.709091  8.584229  7.148690  7.083206  8.583992  8.483398  8.499510  8.012927  8.536175  8.226361  8.912921  8.637931  7.513514  7.128205 
dram[5]:  8.314238  8.129325  8.048680  8.115641  7.374404  7.125960  9.319742  9.240425  7.712889  7.712889  8.149480  7.781391  8.980188  8.749081  7.802727  7.548487 
dram[6]:  9.180465  8.649430  8.804152  8.678825  7.232812  7.165635  8.688000  8.568048  8.599604  8.383574  8.211630  8.243062  8.223498  8.094783  7.576982  7.224564 
dram[7]:  8.470387  8.189212  8.023026  7.767516  7.845763  7.563725  9.320815  9.125000  7.315339  7.143933  8.444976  8.133640  9.037864  8.908134  7.646923  7.452024 
dram[8]:  8.694273  8.299411  8.603174  8.424870  7.314490  7.222484  9.222930  8.722892  8.667006  8.280311  8.000907  8.015441  8.462728  8.432065  7.908512  7.474436 
dram[9]:  8.309151  8.281840  7.957586  7.804800  8.002613  7.746206  8.687000  8.635189  7.417029  7.290350  8.412774  8.224604  8.899617  8.899617  7.455939  7.315790 
dram[10]:  8.756733  8.563296  8.183724  8.225126  7.447326  7.146190  9.401515  9.086820  8.312561  7.839302  8.034227  7.803235  8.191911  8.149829  7.929910  7.673501 
average row locality = 1631029/200184 = 8.147649
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6615      6614      6575      6575      6291      6291      5782      5782      5877      5877      5866      5866      6431      6431      6629      6629 
dram[1]:      6614      6614      6470      6470      6398      6398      5781      5781      5877      5877      5882      5882      6432      6432      6629      6628 
dram[2]:      6720      6720      6469      6469      6398      6398      5781      5781      5878      5878      5882      5882      6432      6432      6540      6540 
dram[3]:      6720      6720      6469      6469      6398      6398      5780      5780      5878      5878      5864      5864      6432      6432      6540      6540 
dram[4]:      6720      6720      6469      6469      6311      6311      5887      5887      5878      5878      5864      5864      6431      6431      6543      6543 
dram[5]:      6614      6614      6557      6557      6309      6310      5886      5886      5877      5877      5865      5865      6431      6431      6543      6543 
dram[6]:      6614      6614      6557      6557      6290      6290      5888      5888      5877      5877      5865      5865      6326      6326      6649      6649 
dram[7]:      6613      6613      6558      6558      6290      6290      5887      5887      5807      5807      5971      5971      6326      6326      6649      6649 
dram[8]:      6613      6613      6558      6558      6254      6254      5888      5888      5807      5807      5971      5971      6326      6326      6649      6649 
dram[9]:      6719      6719      6558      6558      6254      6254      5887      5887      5807      5807      5971      5971      6326      6326      6543      6543 
dram[10]:      6719      6719      6557      6557      6257      6257      5887      5887      5807      5807      5901      5901      6431      6431      6543      6543 
total reads: 1101829
bank skew: 6720/5780 = 1.16
chip skew: 100206/100130 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:        382       358       397       356       397       339       368       344       388       353       473       389       446       382       385       363
dram[1]:        382       358       397       354       396       339       366       346       388       352       470       388       446       381       385       364
dram[2]:        384       360       396       355       395       339       369       345       388       352       469       389       442       381       383       361
dram[3]:        384       360       398       355       396       338       366       347       389       353       472       391       443       381       382       362
dram[4]:        382       360       397       355       395       338       367       345       389       353       471       392       442       381       383       361
dram[5]:        382       357       398       355       395       340       367       345       389       353       473       392       443       381       381       361
dram[6]:        381       359       397       355       394       338       367       344       389       353       473       392       441       382       383       363
dram[7]:        381       357       397       354       393       339       369       345       386       349       471       390       441       384       384       362
dram[8]:        379       359       402       356       395       338       369       345       385       350       471       391       441       382       384       363
dram[9]:        382       360       402       356       395       338       367       345       386       349       471       390       440       383       383       360
dram[10]:        383       360       400       356       395       337       367       345       386       350       480       391       440       381       383       362
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2129378 n_act=17997 n_pre=17981 n_req=148221 n_rd=400524 n_write=192360 bw_util=0.4299
n_activity=2013185 dram_eff=0.589
bk0: 26460a 2507468i bk1: 26456a 2519574i bk2: 26300a 2507727i bk3: 26300a 2518293i bk4: 25164a 2526862i bk5: 25164a 2528270i bk6: 23128a 2540080i bk7: 23128a 2549983i bk8: 23508a 2539329i bk9: 23508a 2542459i bk10: 23464a 2537036i bk11: 23464a 2547351i bk12: 25724a 2515123i bk13: 25724a 2526303i bk14: 26516a 2498667i bk15: 26516a 2506099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36634
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe659c2aec0 :  mf: uid=22493984, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9260711), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128899 n_act=18169 n_pre=18153 n_req=148255 n_rd=400659 n_write=192360 bw_util=0.43
n_activity=2017070 dram_eff=0.588
bk0: 26456a 2503897i bk1: 26456a 2516626i bk2: 25880a 2512081i bk3: 25879a 2520338i bk4: 25592a 2520872i bk5: 25592a 2524925i bk6: 23124a 2543222i bk7: 23124a 2549020i bk8: 23508a 2539304i bk9: 23508a 2543892i bk10: 23528a 2539900i bk11: 23528a 2546534i bk12: 25728a 2512171i bk13: 25728a 2521407i bk14: 26516a 2499418i bk15: 26512a 2503146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128786 n_act=18087 n_pre=18071 n_req=148324 n_rd=400800 n_write=192496 bw_util=0.4302
n_activity=2012220 dram_eff=0.5897
bk0: 26880a 2499946i bk1: 26880a 2510137i bk2: 25876a 2510807i bk3: 25876a 2522470i bk4: 25592a 2522671i bk5: 25592a 2522547i bk6: 23124a 2541967i bk7: 23124a 2550760i bk8: 23512a 2540818i bk9: 23512a 2543863i bk10: 23528a 2538951i bk11: 23528a 2547684i bk12: 25728a 2517566i bk13: 25728a 2524123i bk14: 26160a 2499627i bk15: 26160a 2503326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32227
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128638 n_act=18305 n_pre=18289 n_req=148252 n_rd=400648 n_write=192360 bw_util=0.43
n_activity=2013198 dram_eff=0.5891
bk0: 26880a 2500282i bk1: 26880a 2513931i bk2: 25876a 2512030i bk3: 25876a 2520488i bk4: 25592a 2519513i bk5: 25592a 2525863i bk6: 23120a 2541915i bk7: 23120a 2547383i bk8: 23512a 2535055i bk9: 23512a 2539217i bk10: 23456a 2540267i bk11: 23456a 2547907i bk12: 25728a 2510621i bk13: 25728a 2516621i bk14: 26160a 2503468i bk15: 26160a 2506950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34894
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128812 n_act=18058 n_pre=18042 n_req=148332 n_rd=400824 n_write=192504 bw_util=0.4302
n_activity=2014229 dram_eff=0.5891
bk0: 26880a 2502669i bk1: 26880a 2512810i bk2: 25876a 2512387i bk3: 25876a 2523541i bk4: 25244a 2522294i bk5: 25244a 2527371i bk6: 23548a 2536453i bk7: 23548a 2544448i bk8: 23512a 2536650i bk9: 23512a 2541277i bk10: 23456a 2542120i bk11: 23456a 2553035i bk12: 25724a 2513923i bk13: 25724a 2521182i bk14: 26172a 2502169i bk15: 26172a 2507134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128546 n_act=18345 n_pre=18329 n_req=148255 n_rd=400660 n_write=192360 bw_util=0.43
n_activity=2015190 dram_eff=0.5885
bk0: 26456a 2506252i bk1: 26456a 2515797i bk2: 26228a 2509405i bk3: 26228a 2514119i bk4: 25236a 2524705i bk5: 25240a 2529156i bk6: 23544a 2536356i bk7: 23544a 2545373i bk8: 23508a 2536203i bk9: 23508a 2538078i bk10: 23460a 2544015i bk11: 23460a 2548325i bk12: 25724a 2512544i bk13: 25724a 2519759i bk14: 26172a 2507656i bk15: 26172a 2511992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33182
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2129084 n_act=18142 n_pre=18126 n_req=148222 n_rd=400528 n_write=192360 bw_util=0.4299
n_activity=2009101 dram_eff=0.5902
bk0: 26456a 2506620i bk1: 26456a 2516712i bk2: 26228a 2510604i bk3: 26228a 2518226i bk4: 25160a 2524037i bk5: 25160a 2530543i bk6: 23552a 2535446i bk7: 23552a 2546610i bk8: 23508a 2535656i bk9: 23508a 2540465i bk10: 23460a 2537042i bk11: 23460a 2549474i bk12: 25304a 2516844i bk13: 25304a 2523926i bk14: 26596a 2497896i bk15: 26596a 2501437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34771
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128146 n_act=18331 n_pre=18315 n_req=148362 n_rd=400808 n_write=192640 bw_util=0.4303
n_activity=2010727 dram_eff=0.5903
bk0: 26452a 2505895i bk1: 26452a 2516309i bk2: 26232a 2507447i bk3: 26232a 2514991i bk4: 25160a 2525317i bk5: 25160a 2529397i bk6: 23548a 2538376i bk7: 23548a 2544047i bk8: 23228a 2536107i bk9: 23228a 2542938i bk10: 23884a 2534041i bk11: 23884a 2539482i bk12: 25304a 2518499i bk13: 25304a 2523874i bk14: 26596a 2499639i bk15: 26596a 2502398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32432
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2129182 n_act=18093 n_pre=18077 n_req=148222 n_rd=400528 n_write=192360 bw_util=0.4299
n_activity=2011360 dram_eff=0.5895
bk0: 26452a 2506744i bk1: 26452a 2517654i bk2: 26232a 2511786i bk3: 26232a 2520042i bk4: 25016a 2531015i bk5: 25016a 2531368i bk6: 23552a 2537375i bk7: 23552a 2543098i bk8: 23228a 2539147i bk9: 23228a 2544397i bk10: 23884a 2534408i bk11: 23884a 2539886i bk12: 25304a 2514545i bk13: 25304a 2525779i bk14: 26596a 2495892i bk15: 26596a 2503102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33413
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128542 n_act=18417 n_pre=18401 n_req=148220 n_rd=400520 n_write=192360 bw_util=0.4299
n_activity=2011763 dram_eff=0.5894
bk0: 26876a 2499868i bk1: 26876a 2509888i bk2: 26232a 2505381i bk3: 26232a 2514354i bk4: 25016a 2529236i bk5: 25016a 2534059i bk6: 23548a 2535208i bk7: 23548a 2542979i bk8: 23228a 2539478i bk9: 23228a 2544381i bk10: 23884a 2533216i bk11: 23884a 2541914i bk12: 25304a 2516098i bk13: 25304a 2523599i bk14: 26172a 2502767i bk15: 26172a 2507292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33174
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2758240 n_nop=2128318 n_act=18241 n_pre=18225 n_req=148364 n_rd=400816 n_write=192640 bw_util=0.4303
n_activity=2017158 dram_eff=0.5884
bk0: 26876a 2501068i bk1: 26876a 2511839i bk2: 26228a 2510927i bk3: 26228a 2517560i bk4: 25028a 2531197i bk5: 25028a 2532263i bk6: 23548a 2536619i bk7: 23548a 2544093i bk8: 23228a 2542022i bk9: 23228a 2546115i bk10: 23604a 2538778i bk11: 23604a 2544770i bk12: 25724a 2510846i bk13: 25724a 2520398i bk14: 26172a 2505864i bk15: 26172a 2507850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 50066, Miss_rate = 0.676, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 50065, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 1
L2_cache_bank[2]: Access = 73983, Miss = 50083, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 50082, Miss_rate = 0.677, Pending_hits = 1528, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 50100, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 50100, Miss_rate = 0.677, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 50081, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 50081, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 1
L2_cache_bank[8]: Access = 74035, Miss = 50103, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[9]: Access = 74053, Miss = 50103, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 1
L2_cache_bank[10]: Access = 74018, Miss = 50082, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 50083, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 1
L2_cache_bank[12]: Access = 73948, Miss = 50066, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 50066, Miss_rate = 0.677, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 50101, Miss_rate = 0.676, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 50101, Miss_rate = 0.676, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 50066, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[17]: Access = 73966, Miss = 50066, Miss_rate = 0.677, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 50065, Miss_rate = 0.677, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 50065, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 50102, Miss_rate = 0.676, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 50102, Miss_rate = 0.676, Pending_hits = 1485, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1101829
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 19944
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58067
	minimum = 6
	maximum = 58
Network latency average = 8.45238
	minimum = 6
	maximum = 44
Slowest packet = 3165142
Flit latency average = 6.92332
	minimum = 6
	maximum = 40
Slowest flit = 8723878
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239458
	minimum = 0.018949 (at node 1)
	maximum = 0.0284236 (at node 23)
Accepted packet rate average = 0.0239458
	minimum = 0.018949 (at node 1)
	maximum = 0.0284236 (at node 23)
Injected flit rate average = 0.0659983
	minimum = 0.0436652 (at node 1)
	maximum = 0.0874849 (at node 42)
Accepted flit rate average= 0.0659983
	minimum = 0.0607605 (at node 1)
	maximum = 0.0911408 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.92453 (35 samples)
	minimum = 6 (35 samples)
	maximum = 87.8571 (35 samples)
Network latency average = 8.68297 (35 samples)
	minimum = 6 (35 samples)
	maximum = 84.4571 (35 samples)
Flit latency average = 7.25761 (35 samples)
	minimum = 6 (35 samples)
	maximum = 80.6 (35 samples)
Fragmentation average = 0.0266757 (35 samples)
	minimum = 0 (35 samples)
	maximum = 35.8 (35 samples)
Injected packet rate average = 0.0230638 (35 samples)
	minimum = 0.0182513 (35 samples)
	maximum = 0.0273761 (35 samples)
Accepted packet rate average = 0.0230638 (35 samples)
	minimum = 0.0182513 (35 samples)
	maximum = 0.0273761 (35 samples)
Injected flit rate average = 0.0635678 (35 samples)
	minimum = 0.042055 (35 samples)
	maximum = 0.0842766 (35 samples)
Accepted flit rate average = 0.0635678 (35 samples)
	minimum = 0.0585263 (35 samples)
	maximum = 0.087785 (35 samples)
Injected packet size average = 2.75617 (35 samples)
Accepted packet size average = 2.75617 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 26 min, 59 sec (5219 sec)
gpgpu_simulation_rate = 193468 (inst/sec)
gpgpu_simulation_rate = 1774 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39145
gpu_sim_insn = 28848876
gpu_ipc =     736.9747
gpu_tot_sim_cycle = 9522007
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     109.0694
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 19218
partiton_reqs_in_parallel = 861190
partiton_reqs_in_parallel_total    = 32596262
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5137
partiton_reqs_in_parallel_util = 861190
partiton_reqs_in_parallel_util_total    = 32596262
gpu_sim_cycle_parition_util = 39145
gpu_tot_sim_cycle_parition_util    = 1484492
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9589
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.6028 GB/Sec
L2_BW_total  =      16.6698 GB/Sec
gpu_total_sim_rate=195438

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20848884
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173780, 167031, 167287, 173366, 173802, 167029, 167316, 173342, 48356, 46401, 46563, 30116, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 173210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1215
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1084038	W0_Idle:1718228	W0_Scoreboard:46250053	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 378 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 9522006 
mrq_lat_table:738440 	115393 	80686 	179334 	221909 	176010 	103448 	47392 	11204 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1063425 	594419 	1638 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1503179 	69739 	498 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	947897 	179273 	2680 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2613 	223 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.431893  8.094896  8.399167  8.247954  7.368421  7.414330  8.343870  8.095725  8.227650  8.093382  7.834215  7.698440  9.300666  9.025854  7.826287  7.742966 
dram[1]:  8.559022  8.573480  7.575269  7.563650  7.202663  6.877119  9.365591  8.658051  8.882587  8.726295  7.739130  7.580920  8.523104  8.334186  8.036306  7.712879 
dram[2]:  8.930233  8.429268  8.590592  8.457976  7.025974  7.139296  8.623762  8.201507  8.744369  8.168344  7.960644  7.646048  9.179342  8.895359  7.278748  7.013324 
dram[3]:  8.561520  8.498361  7.826984  7.914928  7.224036  6.935897  9.186708  8.438953  8.123749  7.992838  7.666955  7.627367  8.552931  8.208228  8.078352  7.497002 
dram[4]:  9.232413  8.823830  8.590592  8.501724  7.007331  6.946221  8.421699  8.327425  8.398871  7.921916  8.440952  8.131192  8.782570  8.448574  7.415864  7.040112 
dram[5]:  8.206144  8.005521  7.932859  8.008772  7.294656  7.006598  9.202062  9.126789  7.597447  7.623399  8.043557  7.667820  8.878292  8.658105  7.665900  7.426875 
dram[6]:  9.071492  8.508801  8.687716  8.613208  7.116418  7.022091  8.601156  8.454545  8.542583  8.319665  8.117216  8.162063  8.053075  7.932780  7.493402  7.127615 
dram[7]:  8.340180  8.061954  7.933649  7.667176  7.702746  7.426791  9.222108  8.998992  7.193284  7.043304  8.346507  8.036283  8.942002  8.785846  7.548745  7.353238 
dram[8]:  8.565401  8.178888  8.454545  8.287128  7.201674  7.093703  9.110204  8.634429  8.585533  8.185461  7.951839  7.924084  8.304953  8.276191  7.832184  7.385116 
dram[9]:  8.208235  8.118246  7.871473  7.702454  7.846601  7.594703  8.583653  8.567179  7.313905  7.205906  8.346507  8.137096  8.793928  8.777778  7.361295  7.217893 
dram[10]:  8.631973  8.435313  8.060193  8.086151  7.315301  7.011852  9.279626  8.980886  8.278982  7.766578  7.993739  7.717617  8.071841  7.979592  7.809524  7.533133 
average row locality = 1677653/208848 = 8.032890
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6804      6803      6767      6767      6478      6478      5939      5939      6047      6047      6040      6040      6607      6607      6816      6816 
dram[1]:      6803      6803      6659      6659      6588      6588      5938      5938      6047      6047      6056      6056      6608      6608      6816      6815 
dram[2]:      6912      6912      6658      6658      6588      6588      5938      5938      6048      6048      6056      6056      6608      6608      6725      6725 
dram[3]:      6912      6912      6658      6658      6588      6588      5937      5937      6048      6048      6037      6037      6608      6608      6725      6725 
dram[4]:      6912      6912      6658      6658      6498      6498      6047      6047      6048      6048      6037      6037      6607      6607      6728      6728 
dram[5]:      6803      6803      6749      6749      6496      6497      6046      6046      6047      6047      6038      6038      6607      6607      6728      6728 
dram[6]:      6803      6803      6749      6749      6476      6476      6048      6048      6047      6047      6038      6038      6499      6499      6837      6837 
dram[7]:      6802      6802      6750      6750      6476      6476      6047      6047      5975      5975      6147      6147      6499      6499      6837      6837 
dram[8]:      6802      6802      6750      6750      6439      6439      6048      6048      5975      5975      6147      6147      6499      6499      6837      6837 
dram[9]:      6911      6911      6750      6750      6439      6439      6047      6047      5976      5976      6147      6147      6499      6499      6728      6728 
dram[10]:      6911      6911      6749      6749      6442      6442      6047      6047      5976      5976      6075      6075      6607      6607      6728      6728 
total reads: 1133333
bank skew: 6912/5937 = 1.16
chip skew: 103070/102994 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:        378       354       392       352       391       336       364       341       384       349       466       384       441       378       381       359
dram[1]:        377       354       392       350       391       336       362       343       384       348       464       384       440       377       380       360
dram[2]:        379       357       391       351       390       335       365       342       383       349       462       385       436       377       379       357
dram[3]:        379       356       393       351       391       335       363       344       385       349       465       386       438       377       377       358
dram[4]:        378       356       392       352       390       335       363       342       384       349       465       387       437       377       379       357
dram[5]:        378       354       393       351       390       336       363       342       384       350       466       387       437       377       377       357
dram[6]:        377       355       392       351       389       334       363       341       384       349       466       387       436       378       379       359
dram[7]:        377       353       392       350       388       335       365       342       382       345       464       386       436       380       380       358
dram[8]:        375       355       397       352       390       334       365       342       380       346       465       386       436       378       379       359
dram[9]:        378       356       397       352       389       335       364       342       381       345       464       385       434       379       379       356
dram[10]:        379       356       395       352       390       333       363       342       381       346       473       386       435       377       378       358
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2183499 n_act=18803 n_pre=18787 n_req=152459 n_rd=411980 n_write=197856 bw_util=0.4308
n_activity=2072493 dram_eff=0.5885
bk0: 27216a 2572742i bk1: 27212a 2585188i bk2: 27068a 2572902i bk3: 27068a 2583975i bk4: 25912a 2592084i bk5: 25912a 2593973i bk6: 23756a 2606589i bk7: 23756a 2617033i bk8: 24188a 2605646i bk9: 24188a 2608820i bk10: 24160a 2602956i bk11: 24160a 2613813i bk12: 26428a 2581017i bk13: 26428a 2592608i bk14: 27264a 2563857i bk15: 27264a 2571693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe65a216710 :  mf: uid=23136628, sid05:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9522006), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2183093 n_act=18939 n_pre=18923 n_req=152493 n_rd=412114 n_write=197856 bw_util=0.4309
n_activity=2076022 dram_eff=0.5876
bk0: 27212a 2569568i bk1: 27212a 2581740i bk2: 26636a 2576963i bk3: 26636a 2585371i bk4: 26352a 2586161i bk5: 26350a 2590445i bk6: 23752a 2609466i bk7: 23752a 2615385i bk8: 24188a 2605915i bk9: 24188a 2610849i bk10: 24224a 2606592i bk11: 24224a 2612751i bk12: 26432a 2577761i bk13: 26432a 2587734i bk14: 27264a 2564846i bk15: 27260a 2568578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36486
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2182903 n_act=18887 n_pre=18871 n_req=152566 n_rd=412264 n_write=198000 bw_util=0.4311
n_activity=2070973 dram_eff=0.5894
bk0: 27648a 2565108i bk1: 27648a 2575531i bk2: 26632a 2576180i bk3: 26632a 2587732i bk4: 26352a 2587876i bk5: 26352a 2588032i bk6: 23752a 2608551i bk7: 23752a 2617427i bk8: 24192a 2607191i bk9: 24192a 2610240i bk10: 24224a 2604864i bk11: 24224a 2614099i bk12: 26432a 2583223i bk13: 26432a 2590363i bk14: 26900a 2564852i bk15: 26900a 2568448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32921
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7fe65a314940 :  mf: uid=23136627, sid05:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (9522006), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2182763 n_act=19109 n_pre=19093 n_req=152490 n_rd=412104 n_write=197856 bw_util=0.4309
n_activity=2071999 dram_eff=0.5888
bk0: 27648a 2565305i bk1: 27648a 2579114i bk2: 26632a 2577525i bk3: 26632a 2585818i bk4: 26352a 2584917i bk5: 26352a 2591142i bk6: 23748a 2608111i bk7: 23748a 2613917i bk8: 24192a 2601295i bk9: 24192a 2605412i bk10: 24148a 2606475i bk11: 24148a 2614257i bk12: 26432a 2576559i bk13: 26432a 2582831i bk14: 26900a 2568447i bk15: 26900a 2572617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2182965 n_act=18848 n_pre=18832 n_req=152570 n_rd=412280 n_write=198000 bw_util=0.4312
n_activity=2072982 dram_eff=0.5888
bk0: 27648a 2568316i bk1: 27648a 2578165i bk2: 26632a 2577468i bk3: 26632a 2588758i bk4: 25992a 2587191i bk5: 25992a 2592779i bk6: 24188a 2602550i bk7: 24188a 2610814i bk8: 24192a 2602852i bk9: 24192a 2607533i bk10: 24148a 2608381i bk11: 24148a 2619656i bk12: 26428a 2579681i bk13: 26428a 2587217i bk14: 26912a 2567551i bk15: 26912a 2572470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2182703 n_act=19133 n_pre=19117 n_req=152493 n_rd=412116 n_write=197856 bw_util=0.4309
n_activity=2074471 dram_eff=0.5881
bk0: 27212a 2571134i bk1: 27212a 2581503i bk2: 26996a 2574546i bk3: 26996a 2579351i bk4: 25984a 2590247i bk5: 25988a 2594551i bk6: 24184a 2602402i bk7: 24184a 2611884i bk8: 24188a 2602283i bk9: 24188a 2604734i bk10: 24152a 2610529i bk11: 24152a 2615096i bk12: 26428a 2578644i bk13: 26428a 2586238i bk14: 26912a 2573126i bk15: 26912a 2577365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2183285 n_act=18912 n_pre=18896 n_req=152458 n_rd=411976 n_write=197856 bw_util=0.4308
n_activity=2067593 dram_eff=0.5899
bk0: 27212a 2572253i bk1: 27212a 2582156i bk2: 26996a 2575494i bk3: 26996a 2583721i bk4: 25904a 2589529i bk5: 25904a 2596167i bk6: 24192a 2601771i bk7: 24192a 2613176i bk8: 24188a 2601704i bk9: 24188a 2606888i bk10: 24152a 2603119i bk11: 24152a 2615916i bk12: 25996a 2582701i bk13: 25996a 2590287i bk14: 27348a 2563323i bk15: 27348a 2566714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35112
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2182291 n_act=19121 n_pre=19105 n_req=152602 n_rd=412264 n_write=198144 bw_util=0.4312
n_activity=2069047 dram_eff=0.59
bk0: 27208a 2571040i bk1: 27208a 2581736i bk2: 27000a 2572554i bk3: 27000a 2580180i bk4: 25904a 2590628i bk5: 25904a 2594752i bk6: 24188a 2604752i bk7: 24188a 2610598i bk8: 23900a 2602157i bk9: 23900a 2609069i bk10: 24588a 2600114i bk11: 24588a 2606066i bk12: 25996a 2584582i bk13: 25996a 2589692i bk14: 27348a 2564961i bk15: 27348a 2568161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32964
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2183375 n_act=18867 n_pre=18851 n_req=152458 n_rd=411976 n_write=197856 bw_util=0.4308
n_activity=2070066 dram_eff=0.5892
bk0: 27208a 2572503i bk1: 27208a 2583251i bk2: 27000a 2577234i bk3: 27000a 2585366i bk4: 25756a 2597109i bk5: 25756a 2597105i bk6: 24192a 2603655i bk7: 24192a 2609545i bk8: 23900a 2605401i bk9: 23900a 2610491i bk10: 24588a 2600537i bk11: 24588a 2606082i bk12: 25996a 2580550i bk13: 25996a 2592032i bk14: 27348a 2561678i bk15: 27348a 2568603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33739
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2182711 n_act=19199 n_pre=19183 n_req=152458 n_rd=411976 n_write=197856 bw_util=0.4308
n_activity=2070254 dram_eff=0.5891
bk0: 27644a 2564975i bk1: 27644a 2574993i bk2: 27000a 2570566i bk3: 27000a 2579783i bk4: 25756a 2594885i bk5: 25756a 2599789i bk6: 24188a 2601651i bk7: 24188a 2609542i bk8: 23904a 2605738i bk9: 23904a 2610657i bk10: 24588a 2599396i bk11: 24588a 2608357i bk12: 25996a 2581977i bk13: 25996a 2589978i bk14: 26912a 2568156i bk15: 26912a 2572569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33677
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2830925 n_nop=2182455 n_act=19031 n_pre=19015 n_req=152606 n_rd=412280 n_write=198144 bw_util=0.4313
n_activity=2076050 dram_eff=0.5881
bk0: 27644a 2566535i bk1: 27644a 2577063i bk2: 26996a 2575632i bk3: 26996a 2582736i bk4: 25768a 2596670i bk5: 25768a 2597699i bk6: 24188a 2602729i bk7: 24188a 2610823i bk8: 23904a 2608439i bk9: 23904a 2612658i bk10: 24300a 2605177i bk11: 24300a 2611519i bk12: 26428a 2576741i bk13: 26428a 2586426i bk14: 26912a 2571496i bk15: 26912a 2573023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51498, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51497, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 1
L2_cache_bank[2]: Access = 76096, Miss = 51515, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51514, Miss_rate = 0.677, Pending_hits = 1540, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51533, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51533, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51513, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51513, Miss_rate = 0.677, Pending_hits = 1520, Reservation_fails = 1
L2_cache_bank[8]: Access = 76150, Miss = 51535, Miss_rate = 0.677, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[9]: Access = 76168, Miss = 51535, Miss_rate = 0.677, Pending_hits = 1557, Reservation_fails = 1
L2_cache_bank[10]: Access = 76132, Miss = 51514, Miss_rate = 0.677, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51515, Miss_rate = 0.677, Pending_hits = 1533, Reservation_fails = 1
L2_cache_bank[12]: Access = 76060, Miss = 51497, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51497, Miss_rate = 0.677, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51533, Miss_rate = 0.676, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51533, Miss_rate = 0.676, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51497, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[17]: Access = 76078, Miss = 51497, Miss_rate = 0.677, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51497, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51497, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51535, Miss_rate = 0.676, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51535, Miss_rate = 0.676, Pending_hits = 1494, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1133333
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20123
L2_total_cache_reservation_fails = 4
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 521015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 588995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54575
	minimum = 6
	maximum = 46
Network latency average = 8.41888
	minimum = 6
	maximum = 42
Slowest packet = 3259191
Flit latency average = 6.88345
	minimum = 6
	maximum = 38
Slowest flit = 9163144
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237605
	minimum = 0.0188024 (at node 0)
	maximum = 0.0282036 (at node 3)
Accepted packet rate average = 0.0237605
	minimum = 0.0188024 (at node 0)
	maximum = 0.0282036 (at node 3)
Injected flit rate average = 0.0654874
	minimum = 0.0433272 (at node 0)
	maximum = 0.0868077 (at node 42)
Accepted flit rate average= 0.0654874
	minimum = 0.0602902 (at node 0)
	maximum = 0.0904353 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91401 (36 samples)
	minimum = 6 (36 samples)
	maximum = 86.6944 (36 samples)
Network latency average = 8.67564 (36 samples)
	minimum = 6 (36 samples)
	maximum = 83.2778 (36 samples)
Flit latency average = 7.24722 (36 samples)
	minimum = 6 (36 samples)
	maximum = 79.4167 (36 samples)
Fragmentation average = 0.0259347 (36 samples)
	minimum = 0 (36 samples)
	maximum = 34.8056 (36 samples)
Injected packet rate average = 0.0230832 (36 samples)
	minimum = 0.0182666 (36 samples)
	maximum = 0.027399 (36 samples)
Accepted packet rate average = 0.0230832 (36 samples)
	minimum = 0.0182666 (36 samples)
	maximum = 0.027399 (36 samples)
Injected flit rate average = 0.0636211 (36 samples)
	minimum = 0.0420903 (36 samples)
	maximum = 0.0843469 (36 samples)
Accepted flit rate average = 0.0636211 (36 samples)
	minimum = 0.0585753 (36 samples)
	maximum = 0.0878586 (36 samples)
Injected packet size average = 2.75617 (36 samples)
Accepted packet size average = 2.75617 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 34 sec (5314 sec)
gpgpu_simulation_rate = 195438 (inst/sec)
gpgpu_simulation_rate = 1791 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38777
gpu_sim_insn = 28848876
gpu_ipc =     743.9688
gpu_tot_sim_cycle = 9782934
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     109.1092
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 19853
partiton_reqs_in_parallel = 853094
partiton_reqs_in_parallel_total    = 33457452
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5072
partiton_reqs_in_parallel_util = 853094
partiton_reqs_in_parallel_util_total    = 33457452
gpu_sim_cycle_parition_util = 38777
gpu_tot_sim_cycle_parition_util    = 1523637
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9600
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.6714 GB/Sec
L2_BW_total  =      16.6757 GB/Sec
gpu_total_sim_rate=197375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428112
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178607, 171668, 171934, 178180, 178629, 171671, 171963, 178154, 48356, 46401, 46563, 30116, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 173234
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1239
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1114340	W0_Idle:1733391	W0_Scoreboard:47374582	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 374 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 9782933 
mrq_lat_table:760226 	119498 	83135 	183696 	227348 	180498 	106385 	48365 	11289 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1096362 	607956 	1668 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	1547614 	71801 	504 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	974268 	184180 	2786 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2688 	225 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.580592  8.240916  8.526360  8.374596  7.498081  7.544402  8.493839  8.243791  8.369526  8.234291  7.963351  7.826758  9.466604  9.173200  7.949886  7.866266 
dram[1]:  8.708681  8.723244  7.696808  7.673485  7.332355  7.003504  9.521786  8.810226  9.010805  8.854247  7.868330  7.709106  8.668389  8.478518  8.147860  7.824365 
dram[2]:  9.084399  8.579710  8.701031  8.583051  7.153901  7.268363  8.775710  8.350419  8.889535  8.309783  8.091150  7.774660  9.344476  9.042228  7.397842  7.131068 
dram[3]:  8.713001  8.649351  7.949765  8.038095  7.353937  7.062898  9.342023  8.589645  8.235188  8.104240  7.796233  7.756388  8.713420  8.365752  8.187102  7.617037 
dram[4]:  9.388546  8.977254  8.701031  8.626917  7.134545  7.072819  8.574229  8.479224  8.526022  8.047368  8.574388  8.263158  8.944889  8.608212  7.546588  7.157968 
dram[5]:  8.353083  8.150782  8.057032  8.133281  7.424678  7.133818  9.359837  9.284125  7.708404  7.734401  8.175045  7.797089  9.041329  8.819457  7.786525  7.546588 
dram[6]:  9.224580  8.658092  8.814530  8.739831  7.245004  7.149745  8.755005  8.607310  8.653773  8.446593  8.249094  8.294171  8.194005  8.073010  7.626270  7.257596 
dram[7]:  8.488202  8.207710  8.057813  7.790030  7.836669  7.558301  9.379979  9.155534  7.301780  7.151347  8.481818  8.169877  9.103608  8.930127  7.670803  7.474395 
dram[8]:  8.715121  8.325619  8.580699  8.412724  7.330566  7.221561  9.267406  8.788517  8.677885  8.295036  8.084922  8.056994  8.461737  8.418306  7.967400  7.517168 
dram[9]:  8.356863  8.266098  7.995349  7.825493  7.981101  7.727128  8.737393  8.720798  7.434102  7.313614  8.481818  8.271276  8.954504  8.922030  7.469862  7.336662 
dram[10]:  8.784006  8.585818  8.197933  8.210987  7.445211  7.138868  9.437821  9.137314  8.371985  7.861498  8.125664  7.847863  8.228127  8.121873  7.930609  7.653274 
average row locality = 1724277/211114 = 8.167516
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6993      6992      6951      6951      6651      6651      6112      6112      6213      6213      6202      6202      6799      6799      7008      7008 
dram[1]:      6992      6992      6840      6840      6764      6764      6111      6111      6213      6213      6219      6219      6800      6800      7008      7007 
dram[2]:      7104      7104      6839      6839      6764      6764      6111      6111      6214      6214      6219      6219      6800      6800      6914      6914 
dram[3]:      7104      7104      6839      6839      6764      6764      6110      6110      6214      6214      6200      6200      6800      6800      6914      6914 
dram[4]:      7104      7104      6839      6839      6672      6672      6223      6223      6214      6214      6200      6200      6799      6799      6917      6917 
dram[5]:      6992      6992      6932      6932      6670      6671      6222      6222      6213      6213      6201      6201      6799      6799      6917      6917 
dram[6]:      6992      6992      6932      6932      6650      6650      6224      6224      6213      6213      6201      6201      6688      6688      7029      7029 
dram[7]:      6991      6991      6933      6933      6650      6650      6223      6223      6139      6139      6313      6313      6688      6688      7029      7029 
dram[8]:      6991      6991      6933      6933      6612      6612      6224      6224      6139      6139      6313      6313      6688      6688      7029      7029 
dram[9]:      7103      7103      6933      6933      6612      6612      6223      6223      6139      6139      6313      6313      6688      6688      6917      6917 
dram[10]:      7103      7103      6932      6932      6615      6615      6223      6223      6139      6139      6239      6239      6799      6799      6917      6917 
total reads: 1164837
bank skew: 7104/6110 = 1.16
chip skew: 105936/105856 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        374       350       388       348       387       333       360       337       379       346       460       380       434       373       376       356
dram[1]:        373       351       388       347       387       333       358       339       380       345       457       379       434       373       376       356
dram[2]:        375       353       387       348       386       333       361       338       379       345       456       380       430       372       374       353
dram[3]:        375       352       389       347       386       332       359       340       380       346       459       381       432       373       373       354
dram[4]:        374       353       387       348       385       332       359       339       380       346       458       382       430       373       374       353
dram[5]:        374       350       388       348       386       333       359       338       380       346       459       382       431       372       373       353
dram[6]:        372       352       388       347       385       331       359       338       380       346       459       383       429       373       375       355
dram[7]:        373       350       388       347       384       332       361       338       377       342       458       381       429       375       375       354
dram[8]:        371       351       392       349       386       331       361       339       376       343       458       382       430       373       375       355
dram[9]:        374       352       393       348       385       332       360       339       377       342       458       380       428       375       374       352
dram[10]:        374       352       390       349       386       331       360       338       377       343       466       382       429       372       374       354
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2238157 n_act=19003 n_pre=18987 n_req=156695 n_rd=423428 n_write=203352 bw_util=0.4318
n_activity=2127879 dram_eff=0.5891
bk0: 27972a 2637951i bk1: 27968a 2650996i bk2: 27804a 2638219i bk3: 27804a 2649766i bk4: 26604a 2658607i bk5: 26604a 2660536i bk6: 24448a 2672410i bk7: 24448a 2683461i bk8: 24852a 2671498i bk9: 24852a 2675087i bk10: 24808a 2668998i bk11: 24808a 2680516i bk12: 27196a 2645862i bk13: 27196a 2657608i bk14: 28032a 2628808i bk15: 28032a 2637043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7fe65a86f7f0 :  mf: uid=23779272, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9782933), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237719 n_act=19151 n_pre=19135 n_req=156731 n_rd=423570 n_write=203352 bw_util=0.4319
n_activity=2132021 dram_eff=0.5881
bk0: 27968a 2634867i bk1: 27968a 2647469i bk2: 27360a 2642860i bk3: 27358a 2651556i bk4: 27056a 2652315i bk5: 27056a 2656267i bk6: 24444a 2675642i bk7: 24444a 2681920i bk8: 24852a 2672079i bk9: 24852a 2677048i bk10: 24876a 2672720i bk11: 24876a 2679619i bk12: 27200a 2643373i bk13: 27200a 2653426i bk14: 28032a 2629764i bk15: 28028a 2633743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237549 n_act=19089 n_pre=19073 n_req=156804 n_rd=423720 n_write=203496 bw_util=0.4321
n_activity=2126431 dram_eff=0.5899
bk0: 28416a 2630166i bk1: 28416a 2641134i bk2: 27356a 2641296i bk3: 27356a 2653729i bk4: 27056a 2654092i bk5: 27056a 2654424i bk6: 24444a 2674468i bk7: 24444a 2683656i bk8: 24856a 2673126i bk9: 24856a 2676582i bk10: 24876a 2670669i bk11: 24876a 2680664i bk12: 27200a 2648282i bk13: 27200a 2655847i bk14: 27656a 2630182i bk15: 27656a 2633879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237397 n_act=19317 n_pre=19301 n_req=156728 n_rd=423560 n_write=203352 bw_util=0.4319
n_activity=2127643 dram_eff=0.5893
bk0: 28416a 2630218i bk1: 28416a 2645037i bk2: 27356a 2643419i bk3: 27356a 2652071i bk4: 27056a 2650983i bk5: 27056a 2657735i bk6: 24440a 2674238i bk7: 24440a 2680042i bk8: 24856a 2667198i bk9: 24856a 2671612i bk10: 24800a 2672716i bk11: 24800a 2680843i bk12: 27200a 2642221i bk13: 27200a 2648466i bk14: 27656a 2633257i bk15: 27656a 2637837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34549
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237595 n_act=19050 n_pre=19034 n_req=156812 n_rd=423744 n_write=203504 bw_util=0.4321
n_activity=2128343 dram_eff=0.5894
bk0: 28416a 2633520i bk1: 28416a 2643931i bk2: 27356a 2642984i bk3: 27356a 2654216i bk4: 26688a 2653740i bk5: 26688a 2659247i bk6: 24892a 2668367i bk7: 24892a 2676755i bk8: 24856a 2668546i bk9: 24856a 2673434i bk10: 24800a 2674370i bk11: 24800a 2686214i bk12: 27196a 2644695i bk13: 27196a 2652627i bk14: 27668a 2632946i bk15: 27668a 2637535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32554
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7fe65a84d190 :  mf: uid=23779270, sid11:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (9782933), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237341 n_act=19339 n_pre=19323 n_req=156731 n_rd=423572 n_write=203352 bw_util=0.4319
n_activity=2130487 dram_eff=0.5885
bk0: 27968a 2636323i bk1: 27968a 2647465i bk2: 27728a 2640371i bk3: 27728a 2645375i bk4: 26680a 2656394i bk5: 26684a 2660791i bk6: 24888a 2668243i bk7: 24888a 2678053i bk8: 24852a 2668462i bk9: 24852a 2670949i bk10: 24804a 2676930i bk11: 24804a 2681569i bk12: 27196a 2643718i bk13: 27196a 2651718i bk14: 27668a 2638171i bk15: 27668a 2642790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32858
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237927 n_act=19116 n_pre=19100 n_req=156696 n_rd=423432 n_write=203352 bw_util=0.4318
n_activity=2122799 dram_eff=0.5905
bk0: 27968a 2637612i bk1: 27968a 2648160i bk2: 27728a 2640839i bk3: 27728a 2649523i bk4: 26600a 2655896i bk5: 26600a 2662696i bk6: 24896a 2667702i bk7: 24896a 2679524i bk8: 24852a 2667610i bk9: 24852a 2672986i bk10: 24804a 2669012i bk11: 24804a 2682516i bk12: 26752a 2647845i bk13: 26752a 2655742i bk14: 28116a 2628193i bk15: 28116a 2631375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34197
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7fe65a9fe430 :  mf: uid=23779271, sid11:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9782930), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2236909 n_act=19329 n_pre=19313 n_req=156844 n_rd=423728 n_write=203648 bw_util=0.4322
n_activity=2124536 dram_eff=0.5906
bk0: 27964a 2636581i bk1: 27964a 2647694i bk2: 27732a 2637888i bk3: 27732a 2645876i bk4: 26600a 2656726i bk5: 26600a 2661079i bk6: 24892a 2670328i bk7: 24892a 2676471i bk8: 24556a 2668252i bk9: 24556a 2675663i bk10: 25252a 2666418i bk11: 25252a 2672045i bk12: 26752a 2649656i bk13: 26752a 2654938i bk14: 28116a 2630130i bk15: 28116a 2633358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31991
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2238013 n_act=19073 n_pre=19057 n_req=156696 n_rd=423432 n_write=203352 bw_util=0.4318
n_activity=2125849 dram_eff=0.5897
bk0: 27964a 2637782i bk1: 27964a 2649160i bk2: 27732a 2642808i bk3: 27732a 2650911i bk4: 26448a 2663160i bk5: 26448a 2663426i bk6: 24896a 2669442i bk7: 24896a 2675946i bk8: 24556a 2671505i bk9: 24556a 2676775i bk10: 25252a 2666463i bk11: 25252a 2672300i bk12: 26752a 2646287i bk13: 26752a 2657793i bk14: 28116a 2627049i bk15: 28116a 2633692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33156
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237353 n_act=19407 n_pre=19391 n_req=156694 n_rd=423424 n_write=203352 bw_util=0.4318
n_activity=2126097 dram_eff=0.5896
bk0: 28412a 2630279i bk1: 28412a 2640930i bk2: 27732a 2636037i bk3: 27732a 2645759i bk4: 26448a 2661497i bk5: 26448a 2666381i bk6: 24892a 2667501i bk7: 24892a 2675573i bk8: 24556a 2671936i bk9: 24556a 2676850i bk10: 25252a 2665999i bk11: 25252a 2674773i bk12: 26752a 2647277i bk13: 26752a 2655348i bk14: 27668a 2632892i bk15: 27668a 2638076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32634
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2902927 n_nop=2237077 n_act=19241 n_pre=19225 n_req=156846 n_rd=423736 n_write=203648 bw_util=0.4322
n_activity=2131787 dram_eff=0.5886
bk0: 28412a 2631520i bk1: 28412a 2642860i bk2: 27728a 2641638i bk3: 27728a 2648686i bk4: 26460a 2662595i bk5: 26460a 2664290i bk6: 24892a 2668563i bk7: 24892a 2677075i bk8: 24556a 2674686i bk9: 24556a 2678927i bk10: 24956a 2671230i bk11: 24956a 2678020i bk12: 27196a 2642190i bk13: 27196a 2652075i bk14: 27668a 2636447i bk15: 27668a 2638022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52929, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52928, Miss_rate = 0.677, Pending_hits = 1517, Reservation_fails = 1
L2_cache_bank[2]: Access = 78209, Miss = 52947, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52946, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52965, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52965, Miss_rate = 0.677, Pending_hits = 1536, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52945, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52945, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 1
L2_cache_bank[8]: Access = 78264, Miss = 52968, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[9]: Access = 78283, Miss = 52968, Miss_rate = 0.677, Pending_hits = 1560, Reservation_fails = 1
L2_cache_bank[10]: Access = 78246, Miss = 52946, Miss_rate = 0.677, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52947, Miss_rate = 0.677, Pending_hits = 1538, Reservation_fails = 1
L2_cache_bank[12]: Access = 78172, Miss = 52929, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52929, Miss_rate = 0.677, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52966, Miss_rate = 0.676, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52966, Miss_rate = 0.676, Pending_hits = 1529, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52929, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[17]: Access = 78191, Miss = 52929, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52928, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 1
L2_cache_bank[19]: Access = 78227, Miss = 52928, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52967, Miss_rate = 0.676, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52967, Miss_rate = 0.676, Pending_hits = 1497, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1164837
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20189
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 535949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 605379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56415
	minimum = 6
	maximum = 44
Network latency average = 8.4355
	minimum = 6
	maximum = 44
Slowest packet = 3350190
Flit latency average = 6.89238
	minimum = 6
	maximum = 40
Slowest flit = 9233758
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023986
	minimum = 0.0189808 (at node 0)
	maximum = 0.0284712 (at node 11)
Accepted packet rate average = 0.023986
	minimum = 0.0189808 (at node 0)
	maximum = 0.0284712 (at node 11)
Injected flit rate average = 0.0661089
	minimum = 0.0437384 (at node 0)
	maximum = 0.0876315 (at node 42)
Accepted flit rate average= 0.0661089
	minimum = 0.0608624 (at node 0)
	maximum = 0.0912936 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90456 (37 samples)
	minimum = 6 (37 samples)
	maximum = 85.5405 (37 samples)
Network latency average = 8.66915 (37 samples)
	minimum = 6 (37 samples)
	maximum = 82.2162 (37 samples)
Flit latency average = 7.23763 (37 samples)
	minimum = 6 (37 samples)
	maximum = 78.3514 (37 samples)
Fragmentation average = 0.0252338 (37 samples)
	minimum = 0 (37 samples)
	maximum = 33.8649 (37 samples)
Injected packet rate average = 0.0231076 (37 samples)
	minimum = 0.0182859 (37 samples)
	maximum = 0.027428 (37 samples)
Accepted packet rate average = 0.0231076 (37 samples)
	minimum = 0.0182859 (37 samples)
	maximum = 0.027428 (37 samples)
Injected flit rate average = 0.0636883 (37 samples)
	minimum = 0.0421349 (37 samples)
	maximum = 0.0844357 (37 samples)
Accepted flit rate average = 0.0636883 (37 samples)
	minimum = 0.0586371 (37 samples)
	maximum = 0.0879514 (37 samples)
Injected packet size average = 2.75617 (37 samples)
Accepted packet size average = 2.75617 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 30 min, 8 sec (5408 sec)
gpgpu_simulation_rate = 197375 (inst/sec)
gpgpu_simulation_rate = 1808 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39068
gpu_sim_insn = 28848876
gpu_ipc =     738.4272
gpu_tot_sim_cycle = 10044152
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     109.1438
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 20279
partiton_reqs_in_parallel = 859496
partiton_reqs_in_parallel_total    = 34310546
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5015
partiton_reqs_in_parallel_util = 859496
partiton_reqs_in_parallel_util_total    = 34310546
gpu_sim_cycle_parition_util = 39068
gpu_tot_sim_cycle_parition_util    = 1562414
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9609
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.8247 GB/Sec
L2_BW_total  =      16.6809 GB/Sec
gpu_total_sim_rate=199210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22007340
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183434, 176308, 176581, 182997, 183456, 176308, 176610, 182972, 48356, 46401, 46563, 30116, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 173259
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1264
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1144281	W0_Idle:1749111	W0_Scoreboard:48516812	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 370 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 10044151 
mrq_lat_table:778560 	121945 	85158 	189249 	234549 	186212 	109911 	50170 	11310 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1124600 	626203 	1687 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1591826 	74078 	517 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1000711 	189061 	2846 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2764 	227 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.451104  8.105144  8.457075  8.298752  7.383542  7.416236  8.397261  8.187890  8.280316  8.179688  7.874055  7.731245  9.330018  8.988676  7.828114  7.760289 
dram[1]:  8.558307  8.572000  7.621523  7.599270  7.233638  6.903291  9.449126  8.731244  8.889623  8.741187  7.770885  7.594988  8.514852  8.349515  8.050937  7.742795 
dram[2]:  8.948487  8.444445  8.617550  8.532787  7.084080  7.163066  8.681775  8.245740  8.774674  8.180555  7.968617  7.707137  9.197861  8.896552  7.300830  7.028628 
dram[3]:  8.570086  8.483721  7.910334  7.970903  7.243834  6.949966  9.257805  8.488458  8.138169  7.986441  7.713108  7.662571  8.628762  8.295820  8.095859  7.519231 
dram[4]:  9.219882  8.832930  8.603306  8.546798  7.040474  6.953136  8.481548  8.405888  8.429338  7.972927  8.391031  8.058570  8.819658  8.430555  7.452364  7.101547 
dram[5]:  8.286930  7.996269  7.994721  8.067732  7.378932  7.039777  9.246320  9.174294  7.611470  7.648539  8.073339  7.713933  8.973043  8.744915  7.702407  7.431386 
dram[6]:  9.103653  8.551476  8.732290  8.632736  7.154229  7.034242  8.622141  8.497746  8.550817  8.383452  8.115352  8.172052  8.085737  7.958202  7.555322  7.183089 
dram[7]:  8.363778  8.037509  7.959459  7.704942  7.760987  7.450777  9.265487  9.034515  7.242969  7.087921  8.357454  8.075821  8.993761  8.828522  7.597888  7.359482 
dram[8]:  8.591821  8.184874  8.495193  8.308778  7.212275  7.129907  9.122943  8.717854  8.568392  8.233570  7.994996  7.902720  8.381229  8.298520  7.869438  7.399863 
dram[9]:  8.209302  8.099926  7.935629  7.784141  7.859166  7.573162  8.605479  8.605479  7.347068  7.232450  8.357454  8.158298  8.882922  8.805410  7.379455  7.252747 
dram[10]:  8.636938  8.437162  8.067732  8.104740  7.341660  7.031668  9.357497  9.051873  8.278571  7.817875  8.015293  7.739130  8.176703  7.999225  7.874721  7.564470 
average row locality = 1770901/219608 = 8.063918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7182      7181      7143      7143      6838      6838      6269      6269      6383      6383      6376      6376      6975      6975      7195      7195 
dram[1]:      7181      7181      7029      7029      6954      6954      6268      6268      6383      6383      6393      6393      6976      6976      7195      7194 
dram[2]:      7296      7296      7028      7028      6954      6954      6268      6268      6384      6384      6393      6393      6976      6976      7099      7099 
dram[3]:      7296      7296      7028      7028      6954      6954      6267      6267      6384      6384      6373      6373      6976      6976      7099      7099 
dram[4]:      7296      7296      7028      7028      6859      6859      6383      6383      6384      6384      6373      6373      6975      6975      7102      7102 
dram[5]:      7181      7181      7124      7124      6857      6858      6382      6382      6383      6383      6374      6374      6975      6975      7102      7102 
dram[6]:      7181      7181      7124      7124      6836      6836      6384      6384      6383      6383      6374      6374      6861      6861      7217      7217 
dram[7]:      7180      7180      7125      7125      6836      6836      6383      6383      6307      6307      6489      6489      6861      6861      7217      7217 
dram[8]:      7180      7180      7125      7125      6797      6797      6384      6384      6307      6307      6489      6489      6861      6861      7217      7217 
dram[9]:      7295      7295      7125      7125      6797      6797      6383      6383      6308      6308      6489      6489      6861      6861      7102      7102 
dram[10]:      7295      7295      7124      7124      6800      6800      6383      6383      6308      6308      6413      6413      6975      6975      7102      7102 
total reads: 1196341
bank skew: 7296/6267 = 1.16
chip skew: 108800/108720 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        370       347       384       345       382       329       357       334       375       342       454       375       429       370       373       352
dram[1]:        369       347       384       343       382       329       355       336       376       341       451       375       429       369       372       353
dram[2]:        371       350       382       344       381       329       357       335       375       342       450       376       425       369       370       350
dram[3]:        371       349       385       344       382       329       355       337       376       342       452       377       427       369       369       351
dram[4]:        370       349       383       345       381       329       356       336       376       342       452       378       426       369       370       350
dram[5]:        370       347       384       344       381       330       356       335       376       343       453       378       426       369       369       350
dram[6]:        369       348       383       344       380       328       355       335       375       343       453       378       425       370       371       352
dram[7]:        369       347       383       343       379       329       357       335       373       339       451       377       425       372       371       351
dram[8]:        367       348       388       345       381       328       357       336       372       340       452       378       425       370       371       352
dram[9]:        370       349       388       345       381       329       356       336       373       339       451       376       423       371       371       349
dram[10]:        371       349       386       345       381       327       356       335       373       340       460       377       424       369       370       351
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2292211 n_act=19771 n_pre=19755 n_req=160933 n_rd=434884 n_write=208848 bw_util=0.4327
n_activity=2187256 dram_eff=0.5886
bk0: 28728a 2703100i bk1: 28724a 2716632i bk2: 28572a 2703472i bk3: 28572a 2715096i bk4: 27352a 2724196i bk5: 27352a 2726010i bk6: 25076a 2738979i bk7: 25076a 2750372i bk8: 25532a 2737493i bk9: 25532a 2741633i bk10: 25504a 2735117i bk11: 25504a 2747359i bk12: 27900a 2711703i bk13: 27900a 2723705i bk14: 28780a 2693908i bk15: 28780a 2701989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3689
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7fe65b1b1c90 :  mf: uid=24421916, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10044151), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291753 n_act=19929 n_pre=19913 n_req=160969 n_rd=435026 n_write=208848 bw_util=0.4328
n_activity=2191304 dram_eff=0.5877
bk0: 28724a 2699920i bk1: 28724a 2712838i bk2: 28116a 2708109i bk3: 28116a 2717077i bk4: 27816a 2717651i bk5: 27814a 2721799i bk6: 25072a 2742158i bk7: 25072a 2748954i bk8: 25532a 2738100i bk9: 25532a 2743531i bk10: 25572a 2739214i bk11: 25572a 2745900i bk12: 27904a 2709248i bk13: 27904a 2719618i bk14: 28780a 2694823i bk15: 28776a 2698807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291579 n_act=19861 n_pre=19845 n_req=161046 n_rd=435184 n_write=209000 bw_util=0.433
n_activity=2185351 dram_eff=0.5895
bk0: 29184a 2695253i bk1: 29184a 2706088i bk2: 28112a 2706321i bk3: 28112a 2719277i bk4: 27816a 2719461i bk5: 27816a 2720012i bk6: 25072a 2740520i bk7: 25072a 2750378i bk8: 25536a 2739477i bk9: 25536a 2743257i bk10: 25572a 2736754i bk11: 25572a 2747369i bk12: 27904a 2714118i bk13: 27904a 2722100i bk14: 28396a 2695300i bk15: 28396a 2698962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32553
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291455 n_act=20083 n_pre=20067 n_req=160966 n_rd=435016 n_write=208848 bw_util=0.4328
n_activity=2186381 dram_eff=0.589
bk0: 29184a 2695192i bk1: 29184a 2710137i bk2: 28112a 2709026i bk3: 28112a 2717698i bk4: 27816a 2716534i bk5: 27816a 2723148i bk6: 25068a 2740600i bk7: 25068a 2746569i bk8: 25536a 2733394i bk9: 25536a 2737922i bk10: 25492a 2738510i bk11: 25492a 2747059i bk12: 27904a 2708018i bk13: 27904a 2714133i bk14: 28396a 2698546i bk15: 28396a 2702792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3517
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291597 n_act=19844 n_pre=19828 n_req=161050 n_rd=435200 n_write=209000 bw_util=0.433
n_activity=2187509 dram_eff=0.589
bk0: 29184a 2698723i bk1: 29184a 2709371i bk2: 28112a 2708090i bk3: 28112a 2719791i bk4: 27436a 2718859i bk5: 27436a 2724570i bk6: 25532a 2734266i bk7: 25532a 2743334i bk8: 25536a 2734628i bk9: 25536a 2740286i bk10: 25492a 2740570i bk11: 25492a 2752715i bk12: 27900a 2710685i bk13: 27900a 2718829i bk14: 28408a 2697824i bk15: 28408a 2702537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33206
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291443 n_act=20083 n_pre=20067 n_req=160969 n_rd=435028 n_write=208848 bw_util=0.4328
n_activity=2189132 dram_eff=0.5882
bk0: 28724a 2701508i bk1: 28724a 2712817i bk2: 28496a 2705416i bk3: 28496a 2710911i bk4: 27428a 2722264i bk5: 27432a 2726294i bk6: 25528a 2734410i bk7: 25528a 2744704i bk8: 25532a 2734497i bk9: 25532a 2737203i bk10: 25496a 2743284i bk11: 25496a 2748141i bk12: 27900a 2709760i bk13: 27900a 2717901i bk14: 28408a 2703612i bk15: 28408a 2708315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33555
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291993 n_act=19882 n_pre=19866 n_req=160932 n_rd=434880 n_write=208848 bw_util=0.4327
n_activity=2181545 dram_eff=0.5902
bk0: 28724a 2702799i bk1: 28724a 2713624i bk2: 28496a 2705739i bk3: 28496a 2714804i bk4: 27344a 2720846i bk5: 27344a 2728378i bk6: 25536a 2733814i bk7: 25536a 2746168i bk8: 25532a 2733783i bk9: 25532a 2739332i bk10: 25496a 2734965i bk11: 25496a 2748918i bk12: 27444a 2714012i bk13: 27444a 2721844i bk14: 28868a 2693203i bk15: 28868a 2696323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2290943 n_act=20103 n_pre=20087 n_req=161084 n_rd=435184 n_write=209152 bw_util=0.4331
n_activity=2183508 dram_eff=0.5902
bk0: 28720a 2701535i bk1: 28720a 2712787i bk2: 28500a 2702893i bk3: 28500a 2711023i bk4: 27344a 2722269i bk5: 27344a 2726660i bk6: 25532a 2736283i bk7: 25532a 2743229i bk8: 25228a 2734350i bk9: 25228a 2741967i bk10: 25956a 2732362i bk11: 25956a 2738313i bk12: 27444a 2715542i bk13: 27444a 2721134i bk14: 28868a 2695625i bk15: 28868a 2698653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32786
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2292059 n_act=19849 n_pre=19833 n_req=160932 n_rd=434880 n_write=208848 bw_util=0.4327
n_activity=2185065 dram_eff=0.5892
bk0: 28720a 2703105i bk1: 28720a 2714373i bk2: 28500a 2708046i bk3: 28500a 2716364i bk4: 27188a 2728766i bk5: 27188a 2729046i bk6: 25536a 2735773i bk7: 25536a 2742737i bk8: 25228a 2737574i bk9: 25228a 2743354i bk10: 25956a 2732755i bk11: 25956a 2738629i bk12: 27444a 2712410i bk13: 27444a 2724039i bk14: 28868a 2692329i bk15: 28868a 2698742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33875
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291363 n_act=20197 n_pre=20181 n_req=160932 n_rd=434880 n_write=208848 bw_util=0.4327
n_activity=2184701 dram_eff=0.5893
bk0: 29180a 2695122i bk1: 29180a 2705440i bk2: 28500a 2700956i bk3: 28500a 2711301i bk4: 27188a 2727129i bk5: 27188a 2731931i bk6: 25532a 2733347i bk7: 25532a 2742402i bk8: 25232a 2737985i bk9: 25232a 2743449i bk10: 25956a 2731911i bk11: 25956a 2740987i bk12: 27444a 2713086i bk13: 27444a 2721932i bk14: 28408a 2698181i bk15: 28408a 2703435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33272
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2975469 n_nop=2291119 n_act=20007 n_pre=19991 n_req=161088 n_rd=435200 n_write=209152 bw_util=0.4331
n_activity=2191054 dram_eff=0.5882
bk0: 29180a 2696821i bk1: 29180a 2708323i bk2: 28496a 2706691i bk3: 28496a 2714219i bk4: 27200a 2728162i bk5: 27200a 2729869i bk6: 25532a 2734871i bk7: 25532a 2743761i bk8: 25232a 2741062i bk9: 25232a 2745662i bk10: 25652a 2737461i bk11: 25652a 2744506i bk12: 27900a 2708224i bk13: 27900a 2718074i bk14: 28408a 2701931i bk15: 28408a 2703345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54361, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 54360, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 1
L2_cache_bank[2]: Access = 80322, Miss = 54379, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 54378, Miss_rate = 0.677, Pending_hits = 1553, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54398, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54398, Miss_rate = 0.677, Pending_hits = 1542, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 54377, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 54377, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 1
L2_cache_bank[8]: Access = 80379, Miss = 54400, Miss_rate = 0.677, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[9]: Access = 80398, Miss = 54400, Miss_rate = 0.677, Pending_hits = 1567, Reservation_fails = 1
L2_cache_bank[10]: Access = 80360, Miss = 54378, Miss_rate = 0.677, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 54379, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 1
L2_cache_bank[12]: Access = 80284, Miss = 54360, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 54360, Miss_rate = 0.677, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54398, Miss_rate = 0.676, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54398, Miss_rate = 0.676, Pending_hits = 1537, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 54360, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[17]: Access = 80303, Miss = 54360, Miss_rate = 0.677, Pending_hits = 1544, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 54360, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 1
L2_cache_bank[19]: Access = 80341, Miss = 54360, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54400, Miss_rate = 0.676, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 54400, Miss_rate = 0.676, Pending_hits = 1504, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1196341
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20318
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 550820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 621763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56149
	minimum = 6
	maximum = 46
Network latency average = 8.43333
	minimum = 6
	maximum = 46
Slowest packet = 3447776
Flit latency average = 6.90756
	minimum = 6
	maximum = 42
Slowest flit = 9631488
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238073
	minimum = 0.0188394 (at node 0)
	maximum = 0.0282591 (at node 19)
Accepted packet rate average = 0.0238073
	minimum = 0.0188394 (at node 0)
	maximum = 0.0282591 (at node 19)
Injected flit rate average = 0.0656165
	minimum = 0.0434126 (at node 0)
	maximum = 0.0869788 (at node 42)
Accepted flit rate average= 0.0656165
	minimum = 0.060409 (at node 0)
	maximum = 0.0906136 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89553 (38 samples)
	minimum = 6 (38 samples)
	maximum = 84.5 (38 samples)
Network latency average = 8.66294 (38 samples)
	minimum = 6 (38 samples)
	maximum = 81.2632 (38 samples)
Flit latency average = 7.22894 (38 samples)
	minimum = 6 (38 samples)
	maximum = 77.3947 (38 samples)
Fragmentation average = 0.0245697 (38 samples)
	minimum = 0 (38 samples)
	maximum = 32.9737 (38 samples)
Injected packet rate average = 0.023126 (38 samples)
	minimum = 0.0183005 (38 samples)
	maximum = 0.0274499 (38 samples)
Accepted packet rate average = 0.023126 (38 samples)
	minimum = 0.0183005 (38 samples)
	maximum = 0.0274499 (38 samples)
Injected flit rate average = 0.0637391 (38 samples)
	minimum = 0.0421685 (38 samples)
	maximum = 0.0845026 (38 samples)
Accepted flit rate average = 0.0637391 (38 samples)
	minimum = 0.0586837 (38 samples)
	maximum = 0.0880215 (38 samples)
Injected packet size average = 2.75617 (38 samples)
Accepted packet size average = 2.75617 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 43 sec (5503 sec)
gpgpu_simulation_rate = 199210 (inst/sec)
gpgpu_simulation_rate = 1825 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38897
gpu_sim_insn = 28848876
gpu_ipc =     741.6735
gpu_tot_sim_cycle = 10305199
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     109.1785
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 20940
partiton_reqs_in_parallel = 855734
partiton_reqs_in_parallel_total    = 35170042
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4959
partiton_reqs_in_parallel_util = 855734
partiton_reqs_in_parallel_util_total    = 35170042
gpu_sim_cycle_parition_util = 38897
gpu_tot_sim_cycle_parition_util    = 1601482
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9619
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.3207 GB/Sec
L2_BW_total  =      16.6861 GB/Sec
gpu_total_sim_rate=201019

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22586568
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188262, 180943, 181229, 187812, 188291, 180948, 181261, 187796, 53196, 51048, 51226, 34953, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 173279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1284
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1174704	W0_Idle:1764327	W0_Scoreboard:49639969	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 366 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 10305198 
mrq_lat_table:800084 	125891 	87704 	193612 	239811 	190706 	112989 	51466 	11425 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1157452 	639815 	1727 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1636139 	76257 	525 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1026742 	194316 	2944 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2839 	229 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.592188  8.243629  8.577830  8.418982  7.506560  7.539532  8.539783  8.314260  8.415144  8.313844  7.996675  7.853061  9.487477  9.143966  7.945284  7.877231 
dram[1]:  8.700158  8.713946  7.736957  7.714595  7.356843  7.023334  9.597561  8.875940  9.011184  8.862512  7.893530  7.716573  8.652529  8.486400  8.156689  7.848506 
dram[2]:  9.094737  8.587156  8.736498  8.651540  7.205883  7.285615  8.826168  8.387212  8.912442  8.314703  8.092360  7.829407  9.354497  9.051194  7.413816  7.140316 
dram[3]:  8.713732  8.626728  8.027068  8.087879  7.367133  7.070470  9.405378  8.631627  8.243819  8.092051  7.835918  7.785077  8.766942  8.432432  8.223824  7.643865 
dram[4]:  9.367806  8.978417  8.722222  8.665585  7.161357  7.073187  8.626559  8.535274  8.549955  8.092051  8.517303  8.183290  8.973773  8.581716  7.576520  7.223185 
dram[5]:  8.426820  8.133876  8.112686  8.185994  7.502903  7.160665  9.396116  9.323699  7.729017  7.753809  8.198121  7.836735  9.112543  8.883585  7.828159  7.555401 
dram[6]:  9.248949  8.693280  8.867047  8.752818  7.276446  7.155340  8.768116  8.642858  8.671749  8.503958  8.240343  8.297320  8.219493  8.091264  7.681692  7.306728 
dram[7]:  8.504253  8.175465  8.077266  7.821583  7.888379  7.575624  9.415370  9.183112  7.345946  7.190476  8.485764  8.202669  9.131162  8.965427  7.724547  7.474359 
dram[8]:  8.733916  8.323997  8.628572  8.427907  7.334527  7.251416  9.272031  8.864469  8.687672  8.352063  8.121387  8.028571  8.516420  8.433333  7.997834  7.525136 
dram[9]:  8.350186  8.239912  8.053333  7.901163  7.986740  7.698496  8.751356  8.751356  7.461176  7.334619  8.485764  8.285594  9.020000  8.942242  7.492743  7.365489 
dram[10]:  8.781079  8.579832  8.198340  8.235606  7.465014  7.152235  9.507858  9.200570  8.396293  7.920899  8.140454  7.862713  8.312696  8.134202  7.989683  7.678470 
average row locality = 1817525/221846 = 8.192733
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7371      7370      7327      7327      7011      7011      6442      6442      6549      6549      6538      6538      7167      7167      7387      7387 
dram[1]:      7370      7370      7210      7210      7130      7130      6441      6441      6549      6549      6556      6556      7168      7168      7387      7386 
dram[2]:      7488      7488      7209      7209      7130      7130      6441      6441      6550      6550      6556      6556      7168      7168      7288      7288 
dram[3]:      7488      7488      7209      7209      7130      7130      6440      6440      6550      6550      6536      6536      7168      7168      7288      7288 
dram[4]:      7488      7488      7209      7209      7033      7033      6559      6559      6550      6550      6536      6536      7167      7167      7291      7291 
dram[5]:      7370      7370      7307      7307      7031      7032      6558      6558      6549      6549      6537      6537      7167      7167      7291      7291 
dram[6]:      7370      7370      7307      7307      7010      7010      6560      6560      6549      6549      6537      6537      7050      7050      7409      7409 
dram[7]:      7369      7369      7308      7308      7010      7010      6559      6559      6471      6471      6655      6655      7050      7050      7409      7409 
dram[8]:      7369      7369      7308      7308      6970      6970      6560      6560      6471      6471      6655      6655      7050      7050      7409      7409 
dram[9]:      7487      7487      7308      7308      6970      6970      6559      6559      6471      6471      6655      6655      7050      7050      7291      7291 
dram[10]:      7487      7487      7307      7307      6973      6973      6559      6559      6471      6471      6577      6577      7167      7167      7291      7291 
total reads: 1227845
bank skew: 7488/6440 = 1.16
chip skew: 111666/111582 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        366       344       380       342       379       327       353       331       371       339       448       371       424       366       369       349
dram[1]:        366       344       380       340       378       327       351       333       372       338       445       371       423       365       368       349
dram[2]:        368       346       378       341       378       327       354       332       371       339       444       372       420       365       366       347
dram[3]:        368       346       381       341       378       326       352       334       373       339       446       373       421       365       365       347
dram[4]:        366       346       379       342       377       326       352       333       372       339       446       374       420       365       367       346
dram[5]:        366       343       380       341       377       327       352       332       372       340       447       374       421       364       365       346
dram[6]:        365       345       379       341       376       326       352       332       372       339       447       374       419       366       367       348
dram[7]:        365       343       380       340       376       327       354       332       369       336       446       373       419       367       367       347
dram[8]:        363       344       384       342       378       325       354       332       368       337       446       373       419       365       367       348
dram[9]:        366       346       384       342       377       326       353       332       369       336       446       372       418       367       367       345
dram[10]:        367       345       382       342       378       325       353       332       369       337       454       373       418       365       366       347
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2347092 n_act=19971 n_pre=19955 n_req=165169 n_rd=446332 n_write=214344 bw_util=0.4336
n_activity=2243225 dram_eff=0.589
bk0: 29484a 2769146i bk1: 29480a 2782945i bk2: 29308a 2769509i bk3: 29308a 2781076i bk4: 28044a 2790968i bk5: 28044a 2792790i bk6: 25768a 2805268i bk7: 25768a 2816985i bk8: 26196a 2803776i bk9: 26196a 2807980i bk10: 26152a 2801661i bk11: 26152a 2814380i bk12: 28668a 2777215i bk13: 28668a 2789555i bk14: 29548a 2759149i bk15: 29548a 2767346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346604 n_act=20139 n_pre=20123 n_req=165207 n_rd=446484 n_write=214344 bw_util=0.4337
n_activity=2247243 dram_eff=0.5881
bk0: 29480a 2765257i bk1: 29480a 2778810i bk2: 28840a 2774033i bk3: 28840a 2783203i bk4: 28520a 2783875i bk5: 28520a 2788474i bk6: 25764a 2808691i bk7: 25764a 2815816i bk8: 26196a 2804844i bk9: 26196a 2810420i bk10: 26224a 2805488i bk11: 26224a 2812628i bk12: 28672a 2774898i bk13: 28672a 2785221i bk14: 29548a 2760153i bk15: 29544a 2764204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7fe65b8d9320 :  mf: uid=25064558, sid01:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (10305198), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346456 n_act=20059 n_pre=20043 n_req=165284 n_rd=446640 n_write=214496 bw_util=0.4339
n_activity=2241191 dram_eff=0.59
bk0: 29952a 2760965i bk1: 29952a 2772033i bk2: 28836a 2772204i bk3: 28836a 2785183i bk4: 28520a 2786154i bk5: 28520a 2786815i bk6: 25764a 2806657i bk7: 25764a 2817256i bk8: 26200a 2806035i bk9: 26200a 2809682i bk10: 26224a 2803261i bk11: 26224a 2814172i bk12: 28672a 2779699i bk13: 28672a 2788023i bk14: 29152a 2760807i bk15: 29152a 2764399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346316 n_act=20289 n_pre=20273 n_req=165204 n_rd=446472 n_write=214344 bw_util=0.4336
n_activity=2242259 dram_eff=0.5894
bk0: 29952a 2760416i bk1: 29952a 2776277i bk2: 28836a 2775001i bk3: 28836a 2784023i bk4: 28520a 2783090i bk5: 28520a 2789664i bk6: 25760a 2806936i bk7: 25760a 2813270i bk8: 26200a 2799399i bk9: 26200a 2804491i bk10: 26144a 2805379i bk11: 26144a 2813944i bk12: 28672a 2773334i bk13: 28672a 2779604i bk14: 29152a 2764121i bk15: 29152a 2768784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7fe65b8c6260 :  mf: uid=25064559, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (10305194), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346454 n_act=20044 n_pre=20028 n_req=165292 n_rd=446664 n_write=214504 bw_util=0.4339
n_activity=2243085 dram_eff=0.5895
bk0: 29952a 2764350i bk1: 29952a 2775287i bk2: 28836a 2773992i bk3: 28836a 2785521i bk4: 28132a 2785448i bk5: 28132a 2791015i bk6: 26236a 2800210i bk7: 26236a 2809980i bk8: 26200a 2800998i bk9: 26200a 2806903i bk10: 26144a 2807036i bk11: 26144a 2819547i bk12: 28668a 2776154i bk13: 28668a 2784770i bk14: 29164a 2763102i bk15: 29164a 2768233i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346308 n_act=20287 n_pre=20271 n_req=165207 n_rd=446484 n_write=214344 bw_util=0.4337
n_activity=2245139 dram_eff=0.5887
bk0: 29480a 2767287i bk1: 29480a 2778901i bk2: 29228a 2771210i bk3: 29228a 2776686i bk4: 28124a 2788900i bk5: 28128a 2792606i bk6: 26232a 2800932i bk7: 26232a 2811249i bk8: 26196a 2800778i bk9: 26196a 2803612i bk10: 26148a 2809924i bk11: 26148a 2815049i bk12: 28668a 2775423i bk13: 28668a 2783268i bk14: 29164a 2769352i bk15: 29164a 2774348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346866 n_act=20082 n_pre=20066 n_req=165170 n_rd=446336 n_write=214344 bw_util=0.4336
n_activity=2237069 dram_eff=0.5907
bk0: 29480a 2768175i bk1: 29480a 2779943i bk2: 29228a 2771982i bk3: 29228a 2780968i bk4: 28040a 2787369i bk5: 28040a 2794774i bk6: 26240a 2799695i bk7: 26240a 2813035i bk8: 26196a 2800252i bk9: 26196a 2805546i bk10: 26148a 2801328i bk11: 26148a 2815647i bk12: 28200a 2779356i bk13: 28200a 2787481i bk14: 29636a 2758350i bk15: 29636a 2761556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34667
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2345784 n_act=20311 n_pre=20295 n_req=165326 n_rd=446648 n_write=214656 bw_util=0.434
n_activity=2239440 dram_eff=0.5906
bk0: 29476a 2766990i bk1: 29476a 2778588i bk2: 29232a 2769058i bk3: 29232a 2776892i bk4: 28040a 2788974i bk5: 28040a 2793542i bk6: 26236a 2802800i bk7: 26236a 2809591i bk8: 25884a 2800874i bk9: 25884a 2808222i bk10: 26620a 2798565i bk11: 26620a 2804531i bk12: 28200a 2780965i bk13: 28200a 2786975i bk14: 29636a 2761084i bk15: 29636a 2763966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32497
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346932 n_act=20049 n_pre=20033 n_req=165170 n_rd=446336 n_write=214344 bw_util=0.4336
n_activity=2241024 dram_eff=0.5896
bk0: 29476a 2768884i bk1: 29476a 2780394i bk2: 29232a 2774181i bk3: 29232a 2782716i bk4: 27880a 2795269i bk5: 27880a 2795477i bk6: 26240a 2801851i bk7: 26240a 2809455i bk8: 25884a 2804068i bk9: 25884a 2810083i bk10: 26620a 2799093i bk11: 26620a 2805296i bk12: 28200a 2777778i bk13: 28200a 2789755i bk14: 29636a 2757548i bk15: 29636a 2764119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33388
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7fe65b854300 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10305198), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2346229 n_act=20405 n_pre=20389 n_req=165168 n_rd=446327 n_write=214344 bw_util=0.4336
n_activity=2240573 dram_eff=0.5897
bk0: 29948a 2760525i bk1: 29948a 2771248i bk2: 29232a 2766985i bk3: 29231a 2777638i bk4: 27880a 2794163i bk5: 27880a 2799010i bk6: 26236a 2799885i bk7: 26236a 2808906i bk8: 25884a 2804153i bk9: 25884a 2809900i bk10: 26620a 2798335i bk11: 26620a 2807562i bk12: 28200a 2778665i bk13: 28200a 2787405i bk14: 29164a 2763838i bk15: 29164a 2768804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3047694 n_nop=2345976 n_act=20211 n_pre=20195 n_req=165328 n_rd=446656 n_write=214656 bw_util=0.434
n_activity=2247135 dram_eff=0.5886
bk0: 29948a 2762258i bk1: 29948a 2774513i bk2: 29228a 2772515i bk3: 29228a 2780489i bk4: 27892a 2794821i bk5: 27892a 2796503i bk6: 26236a 2801349i bk7: 26236a 2810330i bk8: 25884a 2807552i bk9: 25884a 2812298i bk10: 26308a 2804067i bk11: 26308a 2811473i bk12: 28668a 2773694i bk13: 28668a 2783594i bk14: 29164a 2767530i bk15: 29164a 2768835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55792, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55791, Miss_rate = 0.677, Pending_hits = 1523, Reservation_fails = 1
L2_cache_bank[2]: Access = 82435, Miss = 55811, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55810, Miss_rate = 0.677, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55830, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55830, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55809, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55809, Miss_rate = 0.677, Pending_hits = 1530, Reservation_fails = 1
L2_cache_bank[8]: Access = 82493, Miss = 55833, Miss_rate = 0.677, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[9]: Access = 82513, Miss = 55833, Miss_rate = 0.677, Pending_hits = 1570, Reservation_fails = 1
L2_cache_bank[10]: Access = 82474, Miss = 55810, Miss_rate = 0.677, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55811, Miss_rate = 0.677, Pending_hits = 1547, Reservation_fails = 1
L2_cache_bank[12]: Access = 82396, Miss = 55792, Miss_rate = 0.677, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55792, Miss_rate = 0.677, Pending_hits = 1560, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55831, Miss_rate = 0.676, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55831, Miss_rate = 0.676, Pending_hits = 1540, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55792, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[17]: Access = 82416, Miss = 55792, Miss_rate = 0.677, Pending_hits = 1547, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55791, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 1
L2_cache_bank[19]: Access = 82454, Miss = 55791, Miss_rate = 0.677, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55832, Miss_rate = 0.676, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55832, Miss_rate = 0.676, Pending_hits = 1508, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1227845
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20383
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 565755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60654
	minimum = 6
	maximum = 44
Network latency average = 8.47421
	minimum = 6
	maximum = 38
Slowest packet = 3536215
Flit latency average = 6.95987
	minimum = 6
	maximum = 34
Slowest flit = 9819072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023912
	minimum = 0.0189223 (at node 5)
	maximum = 0.0283834 (at node 0)
Accepted packet rate average = 0.023912
	minimum = 0.0189223 (at node 5)
	maximum = 0.0283834 (at node 0)
Injected flit rate average = 0.065905
	minimum = 0.0436035 (at node 5)
	maximum = 0.0873612 (at node 42)
Accepted flit rate average= 0.065905
	minimum = 0.0606746 (at node 5)
	maximum = 0.0910119 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88812 (39 samples)
	minimum = 6 (39 samples)
	maximum = 83.4615 (39 samples)
Network latency average = 8.6581 (39 samples)
	minimum = 6 (39 samples)
	maximum = 80.1538 (39 samples)
Flit latency average = 7.22204 (39 samples)
	minimum = 6 (39 samples)
	maximum = 76.2821 (39 samples)
Fragmentation average = 0.0239397 (39 samples)
	minimum = 0 (39 samples)
	maximum = 32.1282 (39 samples)
Injected packet rate average = 0.0231462 (39 samples)
	minimum = 0.0183164 (39 samples)
	maximum = 0.0274738 (39 samples)
Accepted packet rate average = 0.0231462 (39 samples)
	minimum = 0.0183164 (39 samples)
	maximum = 0.0274738 (39 samples)
Injected flit rate average = 0.0637946 (39 samples)
	minimum = 0.0422053 (39 samples)
	maximum = 0.0845759 (39 samples)
Accepted flit rate average = 0.0637946 (39 samples)
	minimum = 0.0587348 (39 samples)
	maximum = 0.0880982 (39 samples)
Injected packet size average = 2.75616 (39 samples)
Accepted packet size average = 2.75616 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 17 sec (5597 sec)
gpgpu_simulation_rate = 201019 (inst/sec)
gpgpu_simulation_rate = 1841 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39205
gpu_sim_insn = 28848876
gpu_ipc =     735.8469
gpu_tot_sim_cycle = 10566554
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     109.2083
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 83902
gpu_stall_icnt2sh    = 21409
partiton_reqs_in_parallel = 862510
partiton_reqs_in_parallel_total    = 36025776
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4910
partiton_reqs_in_parallel_util = 862510
partiton_reqs_in_parallel_util_total    = 36025776
gpu_sim_cycle_parition_util = 39205
gpu_tot_sim_cycle_parition_util    = 1640379
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9628
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.4304 GB/Sec
L2_BW_total  =      16.6905 GB/Sec
gpu_total_sim_rate=202732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 3324
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23165796
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3324
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193089, 185582, 185876, 192625, 193118, 185591, 185908, 192607, 53196, 51048, 51226, 34953, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 173323
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1328
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170551
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1204872	W0_Idle:1779894	W0_Scoreboard:50779078	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1769 
maxdqlatency = 0 
maxmflatency = 39968 
averagemflatency = 363 
max_icnt2mem_latency = 39704 
max_icnt2sh_latency = 10566553 
mrq_lat_table:819640 	128389 	89802 	199252 	246785 	195955 	116135 	52906 	11448 	3805 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1186378 	657379 	1741 	345 	1673 	874 	4266 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	57 	1680633 	78251 	540 	27 	86414 	11 	11 	214 	273 	1869 	604 	4228 	7290 	242 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1053465 	198909 	3012 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3052 	12068 	30240 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2915 	231 	2 	3 	6 	4 	9 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     30783     30836     31652     32079     32079     32494     31399     31663     32211     32429     30509     30426     30047     30500     30923     31316 
dram[1]:     30812     30739     31720     32086     32044     32456     31401     31725     32267     32553     30451     30327     30178     30617     30914     31269 
dram[2]:     30711     31129     31720     31811     32145     32545     31415     31772     32294     32506     30494     30427     30169     30573     30953     31322 
dram[3]:     30769     31164     31726     31906     32099     32489     31383     31748     32391     32624     30500     30386     30181     30560     30953     31282 
dram[4]:     30672     31091     31734     31708     32136     32542     31413     31742     32313     32551     30604     30675     30147     30583     31032     31404 
dram[5]:     30856     31219     31755     32112     32094     32377     31416     31762     32322     32624     30624     30908     30186     30576     31018     31405 
dram[6]:     31011     31368     31757     32224     32237     32692     31411     31800     32254     32536     30626     31091     30144     30098     30939     31385 
dram[7]:     30930     31286     31789     32197     32090     32199     31426     31790     32369     32604     30671     30571     30149     30099     30987     31413 
dram[8]:     31027     31351     31815     32216     32184     32579     31397     31747     32286     32534     30627     30667     30189     30059     30950     31315 
dram[9]:     30802     31229     31727     32129     32008     32426     31393     31731     32177     32434     30526     30435     30078     29996     30941     31156 
dram[10]:     31012     31343     31786     32198     32151     32569     31415     31761     32243     32536     30529     30582     30132     30580     30844     30994 
average row accesses per activate:
dram[0]:  8.417911  8.126081  8.471255  8.320208  7.428371  7.428371  8.401910  8.161045  8.286550  8.163786  7.922954  7.797788  9.292558  8.955482  7.829758  7.754626 
dram[1]:  8.583714  8.649540  7.610417  7.599861  7.194149  6.882952  9.506876  8.782214  8.911950  8.770115  7.762951  7.596006  8.507440  8.376253  8.087205  7.759259 
dram[2]:  8.937160  8.433382  8.655608  8.560938  7.090433  7.165563  8.718919  8.271795  8.740088  8.151192  8.014586  7.738654  9.167933  8.854115  7.311184  7.024652 
dram[3]:  8.616305  8.520710  7.883453  8.010234  7.213333  6.927017  9.269157  8.548587  8.151192  8.006456  7.742925  7.682527  8.670391  8.350499  8.111679  7.559864 
dram[4]:  9.193934  8.814078  8.601255  8.534268  7.042440  6.914062  8.492294  8.420204  8.399661  7.955092  8.461340  8.126238  8.838893  8.453696  7.455399  7.084767 
dram[5]:  8.263003  7.999291  8.016523  8.062861  7.414804  7.079333  9.234637  9.149446  7.659460  7.683191  8.100329  7.731554  9.014937  8.795952  7.735560  7.475454 
dram[6]:  9.147608  8.564161  8.731612  8.636997  7.169147  7.007936  8.656196  8.522337  8.543497  8.398814  8.153974  8.235785  8.066059  7.945400  7.591578  7.206218 
dram[7]:  8.385130  8.038489  7.937411  7.685950  7.779736  7.504249  9.235568  9.033698  7.277405  7.087146  8.381229  8.098716  9.056266  8.882107  7.591578  7.308237 
dram[8]:  8.655411  8.226112  8.480243  8.303572  7.192203  7.123984  9.185185  8.732394  8.598238  8.291419  7.983386  7.908307  8.331765  8.305708  7.925332  7.432591 
dram[9]:  8.175302  8.083508  7.937411  7.750000  7.894144  7.608538  8.610243  8.595321  7.366038  7.234989  8.381229  8.164240  8.904443  8.801160  7.346992  7.227568 
dram[10]:  8.654395  8.438828  8.109738  8.157164  7.294036  6.984064  9.410816  9.066728  8.306383  7.814251  8.021810  7.698450  8.198490  8.052631  7.934333  7.603283 
average row locality = 1864149/230866 = 8.074593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7560      7559      7519      7519      7198      7198      6599      6599      6719      6719      6712      6712      7343      7343      7574      7574 
dram[1]:      7559      7559      7399      7399      7320      7320      6598      6598      6719      6719      6730      6730      7344      7344      7574      7573 
dram[2]:      7680      7680      7398      7398      7320      7320      6598      6598      6720      6720      6730      6730      7344      7344      7473      7473 
dram[3]:      7680      7680      7398      7398      7320      7320      6597      6597      6720      6720      6709      6709      7344      7344      7473      7473 
dram[4]:      7680      7680      7398      7398      7220      7220      6719      6719      6720      6720      6709      6709      7343      7343      7476      7476 
dram[5]:      7559      7559      7499      7499      7218      7219      6718      6718      6719      6719      6710      6710      7343      7343      7476      7476 
dram[6]:      7559      7559      7499      7499      7196      7196      6720      6720      6719      6719      6710      6710      7223      7223      7597      7597 
dram[7]:      7558      7558      7500      7500      7196      7196      6719      6719      6639      6639      6831      6831      7223      7223      7597      7597 
dram[8]:      7558      7558      7500      7500      7155      7155      6720      6720      6639      6639      6831      6831      7223      7223      7597      7597 
dram[9]:      7679      7679      7500      7500      7155      7155      6719      6719      6640      6640      6831      6831      7223      7223      7476      7476 
dram[10]:      7679      7679      7499      7499      7158      7158      6719      6719      6640      6640      6751      6751      7343      7343      7476      7476 
total reads: 1259349
bank skew: 7680/6597 = 1.16
chip skew: 114530/114446 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        363       341       376       339       374       324       350       328       368       336       442       367       419       363       365       346
dram[1]:        362       341       376       337       374       324       348       330       368       335       439       367       419       362       365       346
dram[2]:        364       343       375       338       373       324       351       330       367       336       438       368       415       362       363       344
dram[3]:        364       343       377       338       374       323       349       331       369       336       441       369       417       362       362       344
dram[4]:        363       343       375       339       373       323       349       330       368       336       440       370       416       362       363       343
dram[5]:        363       340       376       338       373       324       349       329       368       337       442       370       416       361       361       343
dram[6]:        361       342       375       338       372       323       349       329       368       336       442       370       415       362       363       345
dram[7]:        362       340       376       337       371       324       351       330       366       333       440       369       415       364       364       344
dram[8]:        360       341       380       339       373       322       350       330       365       334       440       370       415       362       364       345
dram[9]:        362       343       380       339       373       323       349       330       366       333       440       368       414       364       363       342
dram[10]:        363       342       378       339       373       322       349       329       365       334       448       369       414       362       363       344
maximum mf latency per bank:
dram[0]:      30215     30228     29783     29393     29341     28869     28542     28210     28905     28504     39950     30621     39742     30421     30443     30157
dram[1]:      30056     29517     29918     29747     28992     28755     28383     27921     28786     28035     39946     30590     39755     30581     30154     29680
dram[2]:      30560     30410     29798     29355     29480     29025     28575     28185     28992     28626     39951     30573     39747     30396     30471     30156
dram[3]:      30309     29854     30033     29761     29390     29026     28668     28190     28600     28114     39957     30667     39748     30479     29988     29627
dram[4]:      30299     30288     29700     29261     29237     28872     28602     28267     28292     27680     39954     30627     39746     30583     30376     30000
dram[5]:      30203     30019     30266     29915     29119     28731     28567     28191     28524     28151     39968     30626     39756     30486     30089     29830
dram[6]:      30103     29652     30146     29944     29356     29042     28386     27890     28127     27781     39945     30692     39736     38324     30354     30010
dram[7]:      30251     29906     30286     29818     29033     28672     28537     28140     28920     28489     39952     30617     39765     39247     30257     29918
dram[8]:      29936     29439     29907     29558     29510     29169     28370     28057     28318     28054     39959     30553     39758     30499     30420     30104
dram[9]:      30251     30463     29700     29384     29077     28744     28466     28114     28854     28501     39948     30426     39759     30315     30339     30043
dram[10]:      30177     29590     29964     29708     29431     29115     28276     28014     28530     28119     39954     30679     39752     30458     30216     29769
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2401293 n_act=20793 n_pre=20777 n_req=169407 n_rd=457788 n_write=219840 bw_util=0.4343
n_activity=2302817 dram_eff=0.5885
bk0: 30240a 2834629i bk1: 30236a 2848869i bk2: 30076a 2835208i bk3: 30076a 2846987i bk4: 28792a 2856623i bk5: 28792a 2858634i bk6: 26396a 2871450i bk7: 26396a 2883782i bk8: 26876a 2870106i bk9: 26876a 2874321i bk10: 26848a 2868158i bk11: 26848a 2880925i bk12: 29372a 2843339i bk13: 29372a 2855918i bk14: 30296a 2824527i bk15: 30296a 2833029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36542
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2400833 n_act=20947 n_pre=20931 n_req=169445 n_rd=457940 n_write=219840 bw_util=0.4344
n_activity=2307115 dram_eff=0.5876
bk0: 30236a 2830744i bk1: 30236a 2844875i bk2: 29596a 2839504i bk3: 29596a 2848807i bk4: 29280a 2849139i bk5: 29280a 2854171i bk6: 26392a 2875649i bk7: 26392a 2882696i bk8: 26876a 2871180i bk9: 26876a 2877090i bk10: 26920a 2871891i bk11: 26920a 2879363i bk12: 29376a 2841031i bk13: 29376a 2851595i bk14: 30296a 2825660i bk15: 30292a 2830203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35749
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2400613 n_act=20895 n_pre=20879 n_req=169526 n_rd=458104 n_write=220000 bw_util=0.4346
n_activity=2300591 dram_eff=0.5895
bk0: 30720a 2826275i bk1: 30720a 2837540i bk2: 29592a 2837240i bk3: 29592a 2850901i bk4: 29280a 2851502i bk5: 29280a 2852427i bk6: 26392a 2873287i bk7: 26392a 2884011i bk8: 26880a 2872609i bk9: 26880a 2876400i bk10: 26920a 2869763i bk11: 26920a 2880898i bk12: 29376a 2846129i bk13: 29376a 2854381i bk14: 29892a 2826139i bk15: 29892a 2829986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2400561 n_act=21089 n_pre=21073 n_req=169442 n_rd=457928 n_write=219840 bw_util=0.4344
n_activity=2301435 dram_eff=0.589
bk0: 30720a 2825930i bk1: 30720a 2841998i bk2: 29592a 2840112i bk3: 29592a 2849752i bk4: 29280a 2848718i bk5: 29280a 2854959i bk6: 26388a 2873334i bk7: 26388a 2880136i bk8: 26880a 2865661i bk9: 26880a 2870934i bk10: 26836a 2871953i bk11: 26836a 2880892i bk12: 29376a 2839410i bk13: 29376a 2845863i bk14: 29892a 2829482i bk15: 29892a 2834468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7fe650041410 :  mf: uid=25707203, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10566550), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2400615 n_act=20886 n_pre=20870 n_req=169530 n_rd=458120 n_write=220000 bw_util=0.4346
n_activity=2302441 dram_eff=0.589
bk0: 30720a 2829636i bk1: 30720a 2840799i bk2: 29592a 2839577i bk3: 29592a 2851713i bk4: 28880a 2851011i bk5: 28880a 2856404i bk6: 26876a 2866462i bk7: 26876a 2876739i bk8: 26880a 2867320i bk9: 26880a 2873377i bk10: 26836a 2873627i bk11: 26836a 2886687i bk12: 29372a 2842402i bk13: 29372a 2851114i bk14: 29904a 2828370i bk15: 29904a 2833631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2400565 n_act=21081 n_pre=21065 n_req=169445 n_rd=457940 n_write=219840 bw_util=0.4344
n_activity=2304932 dram_eff=0.5881
bk0: 30236a 2832884i bk1: 30236a 2844411i bk2: 29996a 2836536i bk3: 29996a 2842108i bk4: 28872a 2854618i bk5: 28876a 2858491i bk6: 26872a 2867478i bk7: 26872a 2877981i bk8: 26876a 2867176i bk9: 26876a 2869983i bk10: 26840a 2876518i bk11: 26840a 2881882i bk12: 29372a 2842098i bk13: 29372a 2849767i bk14: 29904a 2835139i bk15: 29904a 2839985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33196
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2401099 n_act=20892 n_pre=20876 n_req=169406 n_rd=457784 n_write=219840 bw_util=0.4343
n_activity=2296437 dram_eff=0.5902
bk0: 30236a 2833743i bk1: 30236a 2845630i bk2: 29996a 2837662i bk3: 29996a 2846744i bk4: 28784a 2852888i bk5: 28784a 2860318i bk6: 26880a 2865807i bk7: 26880a 2879692i bk8: 26876a 2866857i bk9: 26876a 2872566i bk10: 26840a 2867766i bk11: 26840a 2882488i bk12: 28892a 2845826i bk13: 28892a 2854226i bk14: 30388a 2823350i bk15: 30388a 2827284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34614
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2399965 n_act=21139 n_pre=21123 n_req=169566 n_rd=458104 n_write=220160 bw_util=0.4347
n_activity=2298444 dram_eff=0.5902
bk0: 30232a 2832606i bk1: 30232a 2843990i bk2: 30000a 2834131i bk3: 30000a 2842585i bk4: 28784a 2854686i bk5: 28784a 2859584i bk6: 26876a 2869061i bk7: 26876a 2876274i bk8: 26556a 2867319i bk9: 26556a 2874898i bk10: 27324a 2865170i bk11: 27324a 2871418i bk12: 28892a 2847375i bk13: 28892a 2853535i bk14: 30388a 2826436i bk15: 30388a 2829101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32501
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7fe661bb3040 :  mf: uid=25707204, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10566553), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2401174 n_act=20855 n_pre=20839 n_req=169406 n_rd=457783 n_write=219840 bw_util=0.4343
n_activity=2300590 dram_eff=0.5891
bk0: 30232a 2834596i bk1: 30232a 2846321i bk2: 30000a 2839662i bk3: 30000a 2848526i bk4: 28620a 2861014i bk5: 28619a 2861202i bk6: 26880a 2868452i bk7: 26880a 2876194i bk8: 26556a 2870684i bk9: 26556a 2876995i bk10: 27324a 2865264i bk11: 27324a 2871993i bk12: 28892a 2843849i bk13: 28892a 2856362i bk14: 30388a 2823036i bk15: 30388a 2830026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33277
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2400353 n_act=21265 n_pre=21249 n_req=169406 n_rd=457784 n_write=219840 bw_util=0.4343
n_activity=2300117 dram_eff=0.5892
bk0: 30716a 2825683i bk1: 30716a 2836571i bk2: 30000a 2832345i bk3: 30000a 2843296i bk4: 28620a 2860146i bk5: 28620a 2865161i bk6: 26876a 2866210i bk7: 26876a 2875497i bk8: 26560a 2870404i bk9: 26560a 2876072i bk10: 27324a 2864954i bk11: 27324a 2874045i bk12: 28892a 2844889i bk13: 28892a 2854139i bk14: 29904a 2829334i bk15: 29904a 2833962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32789
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7fe6615db810 :  mf: uid=25707202, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (10566553), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3120491 n_nop=2400177 n_act=21025 n_pre=21009 n_req=169570 n_rd=458120 n_write=220160 bw_util=0.4347
n_activity=2306369 dram_eff=0.5882
bk0: 30716a 2827544i bk1: 30716a 2839753i bk2: 29996a 2838116i bk3: 29996a 2846264i bk4: 28632a 2860360i bk5: 28632a 2862028i bk6: 26876a 2868076i bk7: 26876a 2876894i bk8: 26560a 2874089i bk9: 26560a 2878908i bk10: 27004a 2870442i bk11: 27004a 2877810i bk12: 29372a 2839912i bk13: 29372a 2849758i bk14: 29904a 2833471i bk15: 29904a 2834980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57224, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 57223, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 1
L2_cache_bank[2]: Access = 84548, Miss = 57243, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 57242, Miss_rate = 0.677, Pending_hits = 1563, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 57263, Miss_rate = 0.677, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 57263, Miss_rate = 0.677, Pending_hits = 1552, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 57241, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 57241, Miss_rate = 0.677, Pending_hits = 1536, Reservation_fails = 1
L2_cache_bank[8]: Access = 84608, Miss = 57265, Miss_rate = 0.677, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[9]: Access = 84628, Miss = 57265, Miss_rate = 0.677, Pending_hits = 1576, Reservation_fails = 1
L2_cache_bank[10]: Access = 84588, Miss = 57242, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 57243, Miss_rate = 0.677, Pending_hits = 1554, Reservation_fails = 1
L2_cache_bank[12]: Access = 84508, Miss = 57223, Miss_rate = 0.677, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 57223, Miss_rate = 0.677, Pending_hits = 1566, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 57263, Miss_rate = 0.676, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 57263, Miss_rate = 0.676, Pending_hits = 1547, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 57223, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[17]: Access = 84528, Miss = 57223, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 57223, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 1
L2_cache_bank[19]: Access = 84568, Miss = 57223, Miss_rate = 0.677, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 57265, Miss_rate = 0.676, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 57265, Miss_rate = 0.676, Pending_hits = 1517, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1259349
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 20514
L2_total_cache_reservation_fails = 5
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 580624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 282
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50257
	minimum = 6
	maximum = 49
Network latency average = 8.37975
	minimum = 6
	maximum = 40
Slowest packet = 3629081
Flit latency average = 6.83095
	minimum = 6
	maximum = 36
Slowest flit = 10002141
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237241
	minimum = 0.0187736 (at node 0)
	maximum = 0.0281604 (at node 7)
Accepted packet rate average = 0.0237241
	minimum = 0.0187736 (at node 0)
	maximum = 0.0281604 (at node 7)
Injected flit rate average = 0.0653872
	minimum = 0.0432609 (at node 0)
	maximum = 0.0866748 (at node 42)
Accepted flit rate average= 0.0653872
	minimum = 0.0601979 (at node 0)
	maximum = 0.0902969 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87848 (40 samples)
	minimum = 6 (40 samples)
	maximum = 82.6 (40 samples)
Network latency average = 8.65114 (40 samples)
	minimum = 6 (40 samples)
	maximum = 79.15 (40 samples)
Flit latency average = 7.21227 (40 samples)
	minimum = 6 (40 samples)
	maximum = 75.275 (40 samples)
Fragmentation average = 0.0233412 (40 samples)
	minimum = 0 (40 samples)
	maximum = 31.325 (40 samples)
Injected packet rate average = 0.0231606 (40 samples)
	minimum = 0.0183279 (40 samples)
	maximum = 0.027491 (40 samples)
Accepted packet rate average = 0.0231606 (40 samples)
	minimum = 0.0183279 (40 samples)
	maximum = 0.027491 (40 samples)
Injected flit rate average = 0.0638344 (40 samples)
	minimum = 0.0422317 (40 samples)
	maximum = 0.0846284 (40 samples)
Accepted flit rate average = 0.0638344 (40 samples)
	minimum = 0.0587713 (40 samples)
	maximum = 0.0881531 (40 samples)
Injected packet size average = 2.75616 (40 samples)
Accepted packet size average = 2.75616 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 52 sec (5692 sec)
gpgpu_simulation_rate = 202732 (inst/sec)
gpgpu_simulation_rate = 1856 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62723 Tlb_miss: 3503 Tlb_hit_rate: 0.947105
Shader1: Tlb_access: 66812 Tlb_hit: 63075 Tlb_miss: 3737 Tlb_hit_rate: 0.944067
Shader2: Tlb_access: 66812 Tlb_hit: 63018 Tlb_miss: 3794 Tlb_hit_rate: 0.943214
Shader3: Tlb_access: 66812 Tlb_hit: 63188 Tlb_miss: 3624 Tlb_hit_rate: 0.945758
Shader4: Tlb_access: 66812 Tlb_hit: 63184 Tlb_miss: 3628 Tlb_hit_rate: 0.945698
Shader5: Tlb_access: 66812 Tlb_hit: 63153 Tlb_miss: 3659 Tlb_hit_rate: 0.945234
Shader6: Tlb_access: 66812 Tlb_hit: 63099 Tlb_miss: 3713 Tlb_hit_rate: 0.944426
Shader7: Tlb_access: 66812 Tlb_hit: 63176 Tlb_miss: 3636 Tlb_hit_rate: 0.945579
Shader8: Tlb_access: 66812 Tlb_hit: 63201 Tlb_miss: 3611 Tlb_hit_rate: 0.945953
Shader9: Tlb_access: 66812 Tlb_hit: 63148 Tlb_miss: 3664 Tlb_hit_rate: 0.945160
Shader10: Tlb_access: 66812 Tlb_hit: 63087 Tlb_miss: 3725 Tlb_hit_rate: 0.944247
Shader11: Tlb_access: 66812 Tlb_hit: 63296 Tlb_miss: 3516 Tlb_hit_rate: 0.947375
Shader12: Tlb_access: 66812 Tlb_hit: 63305 Tlb_miss: 3507 Tlb_hit_rate: 0.947509
Shader13: Tlb_access: 66226 Tlb_hit: 62665 Tlb_miss: 3561 Tlb_hit_rate: 0.946230
Shader14: Tlb_access: 66226 Tlb_hit: 62639 Tlb_miss: 3587 Tlb_hit_rate: 0.945837
Shader15: Tlb_access: 66076 Tlb_hit: 62512 Tlb_miss: 3564 Tlb_hit_rate: 0.946062
Shader16: Tlb_access: 66076 Tlb_hit: 62536 Tlb_miss: 3540 Tlb_hit_rate: 0.946425
Shader17: Tlb_access: 66076 Tlb_hit: 62403 Tlb_miss: 3673 Tlb_hit_rate: 0.944412
Shader18: Tlb_access: 66076 Tlb_hit: 62349 Tlb_miss: 3727 Tlb_hit_rate: 0.943595
Shader19: Tlb_access: 66226 Tlb_hit: 62704 Tlb_miss: 3522 Tlb_hit_rate: 0.946818
Shader20: Tlb_access: 66226 Tlb_hit: 62705 Tlb_miss: 3521 Tlb_hit_rate: 0.946834
Shader21: Tlb_access: 66226 Tlb_hit: 62671 Tlb_miss: 3555 Tlb_hit_rate: 0.946320
Shader22: Tlb_access: 66226 Tlb_hit: 62602 Tlb_miss: 3624 Tlb_hit_rate: 0.945278
Shader23: Tlb_access: 66076 Tlb_hit: 62525 Tlb_miss: 3551 Tlb_hit_rate: 0.946259
Shader24: Tlb_access: 66076 Tlb_hit: 62559 Tlb_miss: 3517 Tlb_hit_rate: 0.946773
Shader25: Tlb_access: 66076 Tlb_hit: 62410 Tlb_miss: 3666 Tlb_hit_rate: 0.944518
Shader26: Tlb_access: 66076 Tlb_hit: 62367 Tlb_miss: 3709 Tlb_hit_rate: 0.943868
Shader27: Tlb_access: 66226 Tlb_hit: 62704 Tlb_miss: 3522 Tlb_hit_rate: 0.946818
Tlb_tot_access: 1860160 Tlb_tot_hit: 1759004, Tlb_tot_miss: 101156, Tlb_tot_hit_rate: 0.945620
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3503 Page_hit: 3039 Page_miss: 464 Page_hit_rate: 0.867542 Page_fault: 1 Page_pending: 462
Shader1: Page_table_access:3737 Page_hit: 3072 Page_miss: 665 Page_hit_rate: 0.822050 Page_fault: 2 Page_pending: 663
Shader2: Page_table_access:3794 Page_hit: 3126 Page_miss: 668 Page_hit_rate: 0.823933 Page_fault: 4 Page_pending: 662
Shader3: Page_table_access:3624 Page_hit: 2912 Page_miss: 712 Page_hit_rate: 0.803532 Page_fault: 2 Page_pending: 711
Shader4: Page_table_access:3628 Page_hit: 2912 Page_miss: 716 Page_hit_rate: 0.802646 Page_fault: 0 Page_pending: 715
Shader5: Page_table_access:3659 Page_hit: 2963 Page_miss: 696 Page_hit_rate: 0.809784 Page_fault: 0 Page_pending: 696
Shader6: Page_table_access:3713 Page_hit: 3017 Page_miss: 696 Page_hit_rate: 0.812550 Page_fault: 0 Page_pending: 696
Shader7: Page_table_access:3636 Page_hit: 2988 Page_miss: 648 Page_hit_rate: 0.821782 Page_fault: 0 Page_pending: 648
Shader8: Page_table_access:3611 Page_hit: 2963 Page_miss: 648 Page_hit_rate: 0.820548 Page_fault: 0 Page_pending: 648
Shader9: Page_table_access:3664 Page_hit: 3200 Page_miss: 464 Page_hit_rate: 0.873362 Page_fault: 0 Page_pending: 464
Shader10: Page_table_access:3725 Page_hit: 3261 Page_miss: 464 Page_hit_rate: 0.875436 Page_fault: 0 Page_pending: 464
Shader11: Page_table_access:3516 Page_hit: 3052 Page_miss: 464 Page_hit_rate: 0.868032 Page_fault: 0 Page_pending: 464
Shader12: Page_table_access:3507 Page_hit: 3043 Page_miss: 464 Page_hit_rate: 0.867693 Page_fault: 0 Page_pending: 464
Shader13: Page_table_access:3561 Page_hit: 3097 Page_miss: 464 Page_hit_rate: 0.869700 Page_fault: 0 Page_pending: 464
Shader14: Page_table_access:3587 Page_hit: 3123 Page_miss: 464 Page_hit_rate: 0.870644 Page_fault: 0 Page_pending: 464
Shader15: Page_table_access:3564 Page_hit: 3100 Page_miss: 464 Page_hit_rate: 0.869809 Page_fault: 2 Page_pending: 464
Shader16: Page_table_access:3540 Page_hit: 3076 Page_miss: 464 Page_hit_rate: 0.868927 Page_fault: 1 Page_pending: 464
Shader17: Page_table_access:3673 Page_hit: 3209 Page_miss: 464 Page_hit_rate: 0.873673 Page_fault: 0 Page_pending: 464
Shader18: Page_table_access:3727 Page_hit: 3263 Page_miss: 464 Page_hit_rate: 0.875503 Page_fault: 0 Page_pending: 464
Shader19: Page_table_access:3522 Page_hit: 3058 Page_miss: 464 Page_hit_rate: 0.868257 Page_fault: 0 Page_pending: 464
Shader20: Page_table_access:3521 Page_hit: 3057 Page_miss: 464 Page_hit_rate: 0.868219 Page_fault: 0 Page_pending: 464
Shader21: Page_table_access:3555 Page_hit: 3091 Page_miss: 464 Page_hit_rate: 0.869480 Page_fault: 0 Page_pending: 464
Shader22: Page_table_access:3624 Page_hit: 3160 Page_miss: 464 Page_hit_rate: 0.871965 Page_fault: 0 Page_pending: 464
Shader23: Page_table_access:3551 Page_hit: 3087 Page_miss: 464 Page_hit_rate: 0.869333 Page_fault: 0 Page_pending: 464
Shader24: Page_table_access:3517 Page_hit: 3053 Page_miss: 464 Page_hit_rate: 0.868069 Page_fault: 0 Page_pending: 464
Shader25: Page_table_access:3666 Page_hit: 3202 Page_miss: 464 Page_hit_rate: 0.873432 Page_fault: 0 Page_pending: 464
Shader26: Page_table_access:3709 Page_hit: 3245 Page_miss: 464 Page_hit_rate: 0.874899 Page_fault: 0 Page_pending: 464
Shader27: Page_table_access:3522 Page_hit: 3058 Page_miss: 464 Page_hit_rate: 0.868257 Page_fault: 0 Page_pending: 464
Page_talbe_tot_access: 101156 Page_tot_hit: 86427, Page_tot_miss 14729, Page_tot_hit_rate: 0.854393 Page_tot_fault: 12 Page_tot_pending: 14717
Total_memory_access_page_fault: 12, Average_latency 254516.937500
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.693916
[0-25]: 0.050013, [26-50]: 0.000000, [51-75]: 0.949987, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   363844 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(95.674545)
F:   223546----T:   224706 	 St: c0000000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.783255)
F:   224706----T:   226084 	 St: c0007000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.930452)
F:   226084----T:   227244 	 St: c0010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.783255)
F:   227244----T:   228622 	 St: c0017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.930452)
F:   228835----T:   229486 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   229486----T:   233409 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(2.648886)
F:   233409----T:   234060 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   234060----T:   236120 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   236120----T:   236771 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   236771----T:   238831 	 St: c0221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   238831----T:   239482 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   239482----T:   247162 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(5.185685)
F:   247162----T:   247813 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   247813----T:   251736 	 St: c0231000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(2.648886)
F:   251736----T:   252387 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   252387----T:   260067 	 St: c0251000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(5.185685)
F:   260067----T:   260718 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   260718----T:   275927 	 St: c0081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(10.269413)
F:   277669----T:   278320 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   278320----T:   293529 	 St: c0291000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(10.269413)
F:   293529----T:   294180 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   294180----T:   324452 	 St: c0101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(20.440243)
F:   326210----T:   328385 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(1.468602)
F:   328385----T:   329036 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   329036----T:   357425 	 St: c0311000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(19.168804)
F:   585994----T:   627730 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.180960)
F:   849880----T:   891286 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.958136)
F:  1113436----T:  1155196 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.197165)
F:  1377346----T:  1418724 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(27.939230)
F:  1640874----T:  1682471 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.087103)
F:  1904621----T:  1946025 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(27.956785)
F:  2168175----T:  2207676 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.671843)
F:  2429826----T:  2468724 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.264687)
F:  2690874----T:  2730216 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.564484)
F:  2952366----T:  2991304 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.291695)
F:  3213454----T:  3252864 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.610399)
F:  3475014----T:  3514049 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.357191)
F:  3736199----T:  3775730 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.692101)
F:  3997880----T:  4037007 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.419312)
F:  4259157----T:  4298555 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.602295)
F:  4520705----T:  4559557 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.233625)
F:  4781707----T:  4820777 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.380823)
F:  5042927----T:  5081675 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.163403)
F:  5303825----T:  5343240 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.613775)
F:  5565390----T:  5604276 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.256584)
F:  5826426----T:  5865578 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.436192)
F:  6087728----T:  6126487 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.170830)
F:  6348637----T:  6387817 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.455097)
F:  6609967----T:  6648780 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.207293)
F:  6870930----T:  6910271 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.563808)
F:  7132421----T:  7171274 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.234301)
F:  7393424----T:  7432507 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.389601)
F:  7654657----T:  7693489 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.220121)
F:  7915639----T:  7954753 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.410534)
F:  8176903----T:  8215812 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.272114)
F:  8437962----T:  8477283 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.550304)
F:  8699433----T:  8738215 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.186361)
F:  8960365----T:  8999720 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.573261)
F:  9221870----T:  9260712 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.226873)
F:  9482862----T:  9522007 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.431465)
F:  9744157----T:  9782934 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.182985)
F: 10005084----T: 10044152 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.379473)
F: 10266302----T: 10305199 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.264011)
F: 10527349----T: 10566554 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.471979)
F: 10566554----T: 10567205 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10566554----T: 10568614 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F: 10569265----T: 10569916 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10569265----T: 10571325 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F: 10571976----T: 10572627 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10571976----T: 10575899 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(2.648886)
F: 10576550----T: 10577201 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10576550----T: 10584230 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(5.185685)
F: 10584881----T: 10585532 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10584881----T: 10600090 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(10.269413)
F: 10600741----T: 10601392 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10600741----T: 10631013 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(20.440243)
F: 10631664----T: 10632315 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10631664----T: 10633724 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F: 10634375----T: 10635026 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10634375----T: 10636435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F: 10637086----T: 10637737 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10637086----T: 10641009 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(2.648886)
F: 10641660----T: 10642311 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10641660----T: 10649340 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(5.185685)
F: 10649991----T: 10650642 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10649991----T: 10665200 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(10.269413)
F: 10665851----T: 10666502 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F: 10665851----T: 10688591 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(15.354490)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1680554(cycle), 1134.742798(us)
Tot_kernel_exec_time_and_fault_time: 2480294(cycle), 1674.742798(us)
Tot_memcpy_h2d_time: 130166(cycle), 87.890617(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 130166(cycle), 87.890617(us)
Tot_devicesync_time: 122688(cycle), 82.841324(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 122688(cycle), 82.841324(us)
GPGPU-Sim: *** exit detected ***
