# Pipelined-Processor-Simulator

Cache simulator is capable of simulating fully associative, direct mapped and set associative caches with different replacement policies like random replacement, least recently used, tree based pseudo least recently used.

The pipelined processor simulator is capable of executing basic RISC instruction set based commands provided in its instruction cache. It also has a data cache and a register file. The instruction execution is broken down into 5 stages as follows - 
1) 
