

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Fri Oct 20 21:35:31 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8921091|  8921091|  8921091|  8921091|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                 |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Row_Loop_Filter2_Loop_W_Col_Loop_Filter1_Loop  |  8921089|  8921089|         6|          4|          1|  2230272|    yes   |
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    834|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    299|    -|
|Register         |        -|      -|     420|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      7|     791|   2077|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_2_fadd_32ns_cud_U1  |conv_2_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_2_fcmp_32ns_eOg_U3  |conv_2_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_2_fmul_32ns_dEe_U2  |conv_2_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_2_mac_muladdfYi_U4  |conv_2_mac_muladdfYi  | i0 + i1 * i2 |
    |conv_2_mac_muladdfYi_U5  |conv_2_mac_muladdfYi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        1|  0|   0|    0|     64|   32|     1|         2048|
    |conv_2_weights_U  |conv_2_conv_2_weibkb  |       64|  0|   0|    0|  18432|   32|     1|       589824|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |       65|  0|   0|    0|  18496|   64|     2|       591872|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_1030_p2     |     +    |      0|  0|  26|          19|           1|
    |add_ln15_1_fu_1024_p2     |     +    |      0|  0|  23|          16|           1|
    |add_ln19_1_fu_1018_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln22_fu_1004_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln31_1_fu_371_p2      |     +    |      0|  0|  13|           4|           4|
    |add_ln31_2_fu_735_p2      |     +    |      0|  0|  13|           4|           4|
    |add_ln31_3_fu_847_p2      |     +    |      0|  0|   8|          10|          10|
    |add_ln31_4_fu_859_p2      |     +    |      0|  0|  13|           4|           4|
    |add_ln31_6_fu_950_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln31_7_fu_964_p2      |     +    |      0|  0|  23|          16|          16|
    |add_ln31_8_fu_975_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln31_fu_361_p2        |     +    |      0|  0|  13|           4|           4|
    |add_ln39_1_fu_1109_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln9_fu_1036_p2        |     +    |      0|  0|  29|          22|           1|
    |c_fu_505_p2               |     +    |      0|  0|  13|           1|           4|
    |ch_fu_1082_p2             |     +    |      0|  0|  15|           6|           1|
    |f_fu_591_p2               |     +    |      0|  0|  15|           1|           7|
    |r_fu_383_p2               |     +    |      0|  0|  13|           1|           4|
    |wc_fu_799_p2              |     +    |      0|  0|  10|           1|           2|
    |wr_fu_675_p2              |     +    |      0|  0|  10|           1|           2|
    |sub_ln31_fu_729_p2        |     -    |      0|  0|   8|          10|          10|
    |and_ln19_1_fu_793_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln19_fu_787_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln31_1_fu_657_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln31_2_fu_663_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln31_3_fu_669_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln31_fu_643_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln33_1_fu_998_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_992_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln38_fu_1156_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln39_10_fu_585_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln39_1_fu_451_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_2_fu_463_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_3_fu_475_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_4_fu_487_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_5_fu_499_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_6_fu_553_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_7_fu_567_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_8_fu_573_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_9_fu_579_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln39_fu_431_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_389_p2       |   icmp   |      0|  0|  18|          19|          18|
    |icmp_ln15_fu_493_p2       |   icmp   |      0|  0|  13|          16|          15|
    |icmp_ln19_fu_481_p2       |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln22_fu_469_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln25_fu_457_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln27_fu_936_p2       |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln33_1_fu_445_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_2_fu_986_p2     |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln33_3_fu_753_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_4_fu_888_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_fu_425_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln38_1_fu_1144_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln38_fu_1138_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_377_p2        |   icmp   |      0|  0|  18|          22|          22|
    |or_ln19_1_fu_687_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_781_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_681_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln22_1_fu_811_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln22_2_fu_817_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln22_fu_805_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln27_2_fu_922_p2       |    or    |      0|  0|   2|           2|           2|
    |or_ln27_fu_906_p2         |    or    |      0|  0|   2|           2|           2|
    |or_ln31_1_fu_603_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln31_fu_597_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln38_fu_1150_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln39_1_fu_547_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln39_fu_511_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |select_ln12_fu_1093_p3    |  select  |      0|  0|  19|           1|           1|
    |select_ln15_fu_1076_p3    |  select  |      0|  0|  16|           1|           1|
    |select_ln19_1_fu_705_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln19_2_fu_741_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln19_3_fu_759_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln19_4_fu_767_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln19_5_fu_1087_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln19_fu_693_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln22_1_fu_835_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln22_2_fu_865_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln22_3_fu_894_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln22_4_fu_1010_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln22_fu_823_p3     |  select  |      0|  0|   6|           1|           1|
    |select_ln27_fu_1068_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln31_1_fu_617_p3   |  select  |      0|  0|   7|           1|           7|
    |select_ln31_2_fu_1061_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln31_3_fu_629_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln31_4_fu_649_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln31_fu_609_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln39_1_fu_403_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln39_2_fu_411_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln39_3_fu_437_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln39_4_fu_517_p3   |  select  |      0|  0|   7|           1|           1|
    |select_ln39_5_fu_525_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln39_6_fu_1055_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln39_7_fu_533_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln39_8_fu_559_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln39_fu_395_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln19_fu_775_p2        |    xor   |      0|  0|   2|           2|           1|
    |xor_ln31_fu_637_p2        |    xor   |      0|  0|   2|           2|           1|
    |xor_ln39_1_fu_541_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln39_fu_419_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 834|         376|         417|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_241_p4                |   9|          2|    4|          8|
    |ap_phi_mux_ch_0_phi_fu_318_p4               |   9|          2|    6|         12|
    |ap_phi_mux_f_0_phi_fu_263_p4                |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten126_phi_fu_230_p4  |   9|          2|   19|         38|
    |ap_phi_mux_indvar_flatten195_phi_fu_207_p4  |   9|          2|   22|         44|
    |ap_phi_mux_indvar_flatten23_phi_fu_274_p4   |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten68_phi_fu_252_p4   |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_296_p4     |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_219_p4                |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_307_p4               |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_285_p4               |   9|          2|    2|          4|
    |c_0_reg_237                                 |   9|          2|    4|          8|
    |ch_0_reg_314                                |   9|          2|    6|         12|
    |conv_2_bias_address0                        |  15|          3|    6|         18|
    |f_0_reg_259                                 |   9|          2|    7|         14|
    |grp_fu_325_p0                               |  15|          3|   32|         96|
    |grp_fu_325_p1                               |  15|          3|   32|         96|
    |indvar_flatten126_reg_226                   |   9|          2|   19|         38|
    |indvar_flatten195_reg_203                   |   9|          2|   22|         44|
    |indvar_flatten23_reg_270                    |   9|          2|    9|         18|
    |indvar_flatten68_reg_248                    |   9|          2|   16|         32|
    |indvar_flatten_reg_292                      |   9|          2|    8|         16|
    |r_0_reg_215                                 |   9|          2|    4|          8|
    |w_sum_3_fu_140                              |   9|          2|   32|         64|
    |wc_0_reg_303                                |   9|          2|    2|          4|
    |wr_0_reg_281                                |   9|          2|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 299|         64|  302|        679|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln12_1_reg_1297                |  19|   0|   19|          0|
    |add_ln15_1_reg_1292                |  16|   0|   16|          0|
    |add_ln19_1_reg_1287                |   9|   0|    9|          0|
    |add_ln39_reg_1312                  |   8|   0|    8|          0|
    |add_ln9_reg_1307                   |  22|   0|   22|          0|
    |and_ln33_1_reg_1278                |   1|   0|    1|          0|
    |and_ln33_1_reg_1278_pp0_iter1_reg  |   1|   0|    1|          0|
    |and_ln39_10_reg_1227               |   1|   0|    1|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |c_0_reg_237                        |   4|   0|    4|          0|
    |ch_0_reg_314                       |   6|   0|    6|          0|
    |ch_reg_1357                        |   6|   0|    6|          0|
    |conv_2_bias_load_reg_1302          |  32|   0|   32|          0|
    |conv_out_addr_reg_1372             |  13|   0|   13|          0|
    |f_0_reg_259                        |   7|   0|    7|          0|
    |f_reg_1232                         |   7|   0|    7|          0|
    |icmp_ln12_reg_1204                 |   1|   0|    1|          0|
    |icmp_ln27_reg_1263                 |   1|   0|    1|          0|
    |icmp_ln9_reg_1200                  |   1|   0|    1|          0|
    |indvar_flatten126_reg_226          |  19|   0|   19|          0|
    |indvar_flatten195_reg_203          |  22|   0|   22|          0|
    |indvar_flatten23_reg_270           |   9|   0|    9|          0|
    |indvar_flatten68_reg_248           |  16|   0|   16|          0|
    |indvar_flatten_reg_292             |   8|   0|    8|          0|
    |or_ln31_1_reg_1237                 |   1|   0|    1|          0|
    |or_ln39_reg_1215                   |   1|   0|    1|          0|
    |r_0_reg_215                        |   4|   0|    4|          0|
    |select_ln12_reg_1367               |  19|   0|   19|          0|
    |select_ln15_reg_1347               |  16|   0|   16|          0|
    |select_ln19_1_reg_1248             |   2|   0|    2|          0|
    |select_ln19_5_reg_1362             |   9|   0|    9|          0|
    |select_ln22_1_reg_1258             |   2|   0|    2|          0|
    |select_ln22_4_reg_1282             |   8|   0|    8|          0|
    |select_ln22_reg_1253               |   6|   0|    6|          0|
    |select_ln31_1_reg_1242             |   7|   0|    7|          0|
    |select_ln31_2_reg_1332             |  32|   0|   32|          0|
    |select_ln39_1_reg_1209             |   4|   0|    4|          0|
    |select_ln39_5_reg_1221             |   4|   0|    4|          0|
    |w_sum_3_fu_140                     |  32|   0|   32|          0|
    |w_sum_reg_1352                     |  32|   0|   32|          0|
    |wc_0_reg_303                       |   2|   0|    2|          0|
    |wr_0_reg_281                       |   2|   0|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 420|   0|  420|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv_2     | return value |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_q0        |  in |   32|  ap_memory | max_pool_1_out |     array    |
|conv_out_address0        | out |   13|  ap_memory |    conv_out    |     array    |
|conv_out_ce0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_we0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_d0              | out |   32|  ap_memory |    conv_out    |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

