{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SP_unit.qsys SP_unit.BAK.qsys " "Backing up file \"SP_unit.qsys\" to \"SP_unit.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1711376551467 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SP_unit/synthesis/SP_unit.v SP_unit.BAK.v " "Backing up file \"SP_unit/synthesis/SP_unit.v\" to \"SP_unit.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1711376551474 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_in_system_sources_probes SP_unit.qsys " "Started upgrading IP component altera_in_system_sources_probes with file \"SP_unit.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1711376551474 ""}
{ "Info" "" "" "2024.03.25.17:22:33 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.03.25.17:22:33 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1711376553913 ""}
{ "Info" "" "" "2024.03.25.17:22:33 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.03.25.17:22:33 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1711376553917 ""}
{ "Info" "SP_unit_generation.rpt" "" "2024.03.25.17:22:36 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit" 0 0 "Shell" 0 -1 1711376556388 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1711376556388 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.03.25.17:22:36 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1711376556391 ""}
{ "Info" "SP_unit.qsys" "" "2024.03.25.17:22:36 Info: Loading lab_PD2" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Loading lab_PD2" 0 0 "Shell" 0 -1 1711376556406 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Reading input file" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Reading input file" 0 0 "Shell" 0 -1 1711376556668 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" 0 0 "Shell" 0 -1 1711376556669 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1711376556669 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Building connections" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Building connections" 0 0 "Shell" 0 -1 1711376556669 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Parameterizing connections" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1711376556669 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Validating" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Validating" 0 0 "Shell" 0 -1 1711376556670 ""}
{ "Info" "" "" "2024.03.25.17:22:36 Info: Done reading input file" {  } {  } 0 0 "2024.03.25.17:22:36 Info: Done reading input file" 0 0 "Shell" 0 -1 1711376556677 ""}
{ "Info" "" "" "2024.03.25.17:22:37 Info: SP_unit: Generating SP_unit \"SP_unit\" for SIM_VERILOG" {  } {  } 0 0 "2024.03.25.17:22:37 Info: SP_unit: Generating SP_unit \"SP_unit\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1711376557039 ""}
{ "Info" "" "" "2024.03.25.17:22:37 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 0 "2024.03.25.17:22:37 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" 0 0 "Shell" 0 -1 1711376557627 ""}
{ "Info" "" "" "2024.03.25.17:22:37 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" {  } {  } 0 0 "2024.03.25.17:22:37 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1711376557627 ""}
{ "Info" "" "" "2024.03.25.17:22:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.03.25.17:22:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1711376557650 ""}
{ "Info" "" "" "2024.03.25.17:22:37 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.03.25.17:22:37 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1711376557650 ""}
{ "Info" "" "" "2024.03.25.17:22:37 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.03.25.17:22:37 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1711376557650 ""}
{ "Info" "" --use-relative-paths=true" "" "2024.03.25.17:22:37 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\SP_unit.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:37 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\SP_unit.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376557650 ""}
{ "Info" " --use-relative-paths=true" "" "2024.03.25.17:22:37 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\SP_unit.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:37 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\SP_unit.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376557652 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:38 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376558049 ""}
{ "Info" "msim_setup.tcl" "" "2024.03.25.17:22:38 Info:     mentor" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     mentor" 0 0 "Shell" 0 -1 1711376558057 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:38 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376558060 ""}
{ "Info" "vcs_setup.sh" "" "2024.03.25.17:22:38 Info:     synopsys/vcs" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1711376558066 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:38 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376558067 ""}
{ "Info" "synopsys_sim.setup" "" "2024.03.25.17:22:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1711376558071 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.03.25.17:22:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1711376558078 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:38 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376558082 ""}
{ "Info" "cds.lib" "" "2024.03.25.17:22:38 Info:     cadence" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     cadence" 0 0 "Shell" 0 -1 1711376558087 ""}
{ "Info" "hdl.var" "" "2024.03.25.17:22:38 Info:     cadence" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     cadence" 0 0 "Shell" 0 -1 1711376558092 ""}
{ "Info" "ncsim_setup.sh" "" "2024.03.25.17:22:38 Info:     cadence" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     cadence" 0 0 "Shell" 0 -1 1711376558098 ""}
{ "Info" " directory" "" "2024.03.25.17:22:38 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1711376558098 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:38 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376558100 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.03.25.17:22:38 Info:     aldec" {  } {  } 0 0 "2024.03.25.17:22:38 Info:     aldec" 0 0 "Shell" 0 -1 1711376558107 ""}
{ "Info" "." "" "2024.03.25.17:22:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" {  } {  } 0 0 "2024.03.25.17:22:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/simulation" 0 0 "Shell" 0 -1 1711376558108 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.03.25.17:22:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1711376558108 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.03.25.17:22:38 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1711376558108 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1711376558108 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.03.25.17:22:38 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1711376558108 ""}
{ "Info" "SP_unit.qsys" "" "2024.03.25.17:22:38 Info: Loading lab_PD2" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Loading lab_PD2" 0 0 "Shell" 0 -1 1711376558116 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Reading input file" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Reading input file" 0 0 "Shell" 0 -1 1711376558389 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" 0 0 "Shell" 0 -1 1711376558390 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1711376558390 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Building connections" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Building connections" 0 0 "Shell" 0 -1 1711376558391 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Parameterizing connections" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1711376558391 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Validating" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Validating" 0 0 "Shell" 0 -1 1711376558392 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Done reading input file" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Done reading input file" 0 0 "Shell" 0 -1 1711376558398 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.03.25.17:22:38 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1711376558957 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1711376558957 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info:" {  } {  } 0 0 "2024.03.25.17:22:38 Info:" 0 0 "Shell" 0 -1 1711376558958 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1711376558958 ""}
{ "Info" "" "" "2024.03.25.17:22:38 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.03.25.17:22:38 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\SP_unit\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1711376558958 ""}
{ "Info" "SP_unit.qsys" "" "2024.03.25.17:22:38 Info: Loading lab_PD2" {  } {  } 0 0 "2024.03.25.17:22:38 Info: Loading lab_PD2" 0 0 "Shell" 0 -1 1711376558960 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: Reading input file" {  } {  } 0 0 "2024.03.25.17:22:39 Info: Reading input file" 0 0 "Shell" 0 -1 1711376559249 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:39 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" 0 0 "Shell" 0 -1 1711376559251 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.03.25.17:22:39 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1711376559251 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: Building connections" {  } {  } 0 0 "2024.03.25.17:22:39 Info: Building connections" 0 0 "Shell" 0 -1 1711376559252 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: Parameterizing connections" {  } {  } 0 0 "2024.03.25.17:22:39 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1711376559252 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: Validating" {  } {  } 0 0 "2024.03.25.17:22:39 Info: Validating" 0 0 "Shell" 0 -1 1711376559252 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: Done reading input file" {  } {  } 0 0 "2024.03.25.17:22:39 Info: Done reading input file" 0 0 "Shell" 0 -1 1711376559257 ""}
{ "Info" "" "" "2024.03.25.17:22:39 Info: SP_unit: Generating SP_unit \"SP_unit\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.03.25.17:22:39 Info: SP_unit: Generating SP_unit \"SP_unit\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1711376559548 ""}
{ "Info" "" "" "2024.03.25.17:22:40 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 0 "2024.03.25.17:22:40 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" 0 0 "Shell" 0 -1 1711376560086 ""}
{ "Info" "" "" "2024.03.25.17:22:40 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" {  } {  } 0 0 "2024.03.25.17:22:40 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1711376560087 ""}
{ "Info" "" "" "2024.03.25.17:22:40 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.03.25.17:22:40 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1711376560108 ""}
{ "Info" "" "" "2024.03.25.17:22:40 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.03.25.17:22:40 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1711376560108 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "lab_PD2.qsys lab_PD2.BAK.qsys " "Backing up file \"lab_PD2.qsys\" to \"lab_PD2.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1711376560151 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "lab_PD2/synthesis/lab_PD2.v lab_PD2.BAK.v " "Backing up file \"lab_PD2/synthesis/lab_PD2.v\" to \"lab_PD2.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1711376560157 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys lab_PD2.qsys " "Started upgrading IP component Qsys with file \"lab_PD2.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1711376560157 ""}
{ "Info" "" "" "2024.03.25.17:22:42 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.03.25.17:22:42 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1711376562789 ""}
{ "Info" "" "" "2024.03.25.17:22:42 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.03.25.17:22:42 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1711376562793 ""}
{ "Info" "lab_PD2_generation.rpt" "" "2024.03.25.17:22:45 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2" 0 0 "Shell" 0 -1 1711376565569 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1711376565570 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.03.25.17:22:45 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1711376565572 ""}
{ "Info" "lab_PD2.qsys" "" "2024.03.25.17:22:45 Info: Loading lab_PD2" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Loading lab_PD2" 0 0 "Shell" 0 -1 1711376565587 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Reading input file" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Reading input file" 0 0 "Shell" 0 -1 1711376565852 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Adding MyST_sink \[MyST_sink 1.0\]" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Adding MyST_sink \[MyST_sink 1.0\]" 0 0 "Shell" 0 -1 1711376565853 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Parameterizing module MyST_sink" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Parameterizing module MyST_sink" 0 0 "Shell" 0 -1 1711376565853 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Adding MyST_source \[MyST_source 1.0\]" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Adding MyST_source \[MyST_source 1.0\]" 0 0 "Shell" 0 -1 1711376565853 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Parameterizing module MyST_source" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Parameterizing module MyST_source" 0 0 "Shell" 0 -1 1711376565854 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Adding clk \[clock_source 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Adding clk \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1711376565854 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Parameterizing module clk" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1711376565854 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Adding sc_fifo \[altera_avalon_sc_fifo 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Adding sc_fifo \[altera_avalon_sc_fifo 20.1\]" 0 0 "Shell" 0 -1 1711376565856 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Parameterizing module sc_fifo" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Parameterizing module sc_fifo" 0 0 "Shell" 0 -1 1711376565856 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Building connections" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Building connections" 0 0 "Shell" 0 -1 1711376565856 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Parameterizing connections" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1711376565857 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Validating" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Validating" 0 0 "Shell" 0 -1 1711376565858 ""}
{ "Info" "" "" "2024.03.25.17:22:45 Info: Done reading input file" {  } {  } 0 0 "2024.03.25.17:22:45 Info: Done reading input file" 0 0 "Shell" 0 -1 1711376565867 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: lab_PD2: Generating lab_PD2 \"lab_PD2\" for SIM_VERILOG" {  } {  } 0 0 "2024.03.25.17:22:46 Info: lab_PD2: Generating lab_PD2 \"lab_PD2\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1711376566223 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: MyST_sink: \"lab_PD2\" instantiated MyST_sink \"MyST_sink\"" {  } {  } 0 0 "2024.03.25.17:22:46 Info: MyST_sink: \"lab_PD2\" instantiated MyST_sink \"MyST_sink\"" 0 0 "Shell" 0 -1 1711376566828 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: MyST_source: \"lab_PD2\" instantiated MyST_source \"MyST_source\"" {  } {  } 0 0 "2024.03.25.17:22:46 Info: MyST_source: \"lab_PD2\" instantiated MyST_source \"MyST_source\"" 0 0 "Shell" 0 -1 1711376566830 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: sc_fifo: \"lab_PD2\" instantiated altera_avalon_sc_fifo \"sc_fifo\"" {  } {  } 0 0 "2024.03.25.17:22:46 Info: sc_fifo: \"lab_PD2\" instantiated altera_avalon_sc_fifo \"sc_fifo\"" 0 0 "Shell" 0 -1 1711376566832 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: lab_PD2: Done \"lab_PD2\" with 4 modules, 4 files" {  } {  } 0 0 "2024.03.25.17:22:46 Info: lab_PD2: Done \"lab_PD2\" with 4 modules, 4 files" 0 0 "Shell" 0 -1 1711376566832 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.03.25.17:22:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1711376566847 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.03.25.17:22:46 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1711376566847 ""}
{ "Info" "" "" "2024.03.25.17:22:46 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.03.25.17:22:46 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1711376566847 ""}
{ "Info" "" --use-relative-paths=true" "" "2024.03.25.17:22:46 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\lab_PD2.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:46 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\lab_PD2.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376566847 ""}
{ "Info" " --use-relative-paths=true" "" "2024.03.25.17:22:46 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\lab_PD2.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:46 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\lab_PD2.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376566849 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:47 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376567238 ""}
{ "Info" "msim_setup.tcl" "" "2024.03.25.17:22:47 Info:     mentor" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     mentor" 0 0 "Shell" 0 -1 1711376567245 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:47 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376567248 ""}
{ "Info" "vcs_setup.sh" "" "2024.03.25.17:22:47 Info:     synopsys/vcs" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1711376567254 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:47 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376567255 ""}
{ "Info" "synopsys_sim.setup" "" "2024.03.25.17:22:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1711376567259 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.03.25.17:22:47 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1711376567264 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:47 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376567267 ""}
{ "Info" "cds.lib" "" "2024.03.25.17:22:47 Info:     cadence" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     cadence" 0 0 "Shell" 0 -1 1711376567267 ""}
{ "Info" "hdl.var" "" "2024.03.25.17:22:47 Info:     cadence" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     cadence" 0 0 "Shell" 0 -1 1711376567270 ""}
{ "Info" "ncsim_setup.sh" "" "2024.03.25.17:22:47 Info:     cadence" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     cadence" 0 0 "Shell" 0 -1 1711376567275 ""}
{ "Info" " directory" "" "2024.03.25.17:22:47 Info:     3 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     3 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1711376567275 ""}
{ "Info" " directory:" "" "2024.03.25.17:22:47 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376567276 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.03.25.17:22:47 Info:     aldec" {  } {  } 0 0 "2024.03.25.17:22:47 Info:     aldec" 0 0 "Shell" 0 -1 1711376567283 ""}
{ "Info" "." "" "2024.03.25.17:22:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" {  } {  } 0 0 "2024.03.25.17:22:47 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/simulation" 0 0 "Shell" 0 -1 1711376567283 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.03.25.17:22:47 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1711376567283 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.03.25.17:22:47 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1711376567283 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1711376567283 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.03.25.17:22:47 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1711376567283 ""}
{ "Info" "lab_PD2.qsys" "" "2024.03.25.17:22:47 Info: Loading lab_PD2" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Loading lab_PD2" 0 0 "Shell" 0 -1 1711376567285 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Reading input file" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Reading input file" 0 0 "Shell" 0 -1 1711376567549 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Adding MyST_sink \[MyST_sink 1.0\]" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Adding MyST_sink \[MyST_sink 1.0\]" 0 0 "Shell" 0 -1 1711376567549 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Parameterizing module MyST_sink" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Parameterizing module MyST_sink" 0 0 "Shell" 0 -1 1711376567550 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Adding MyST_source \[MyST_source 1.0\]" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Adding MyST_source \[MyST_source 1.0\]" 0 0 "Shell" 0 -1 1711376567550 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Parameterizing module MyST_source" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Parameterizing module MyST_source" 0 0 "Shell" 0 -1 1711376567550 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Adding clk \[clock_source 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Adding clk \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1711376567550 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Parameterizing module clk" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1711376567550 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Adding sc_fifo \[altera_avalon_sc_fifo 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Adding sc_fifo \[altera_avalon_sc_fifo 20.1\]" 0 0 "Shell" 0 -1 1711376567551 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Parameterizing module sc_fifo" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Parameterizing module sc_fifo" 0 0 "Shell" 0 -1 1711376567551 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Building connections" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Building connections" 0 0 "Shell" 0 -1 1711376567551 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Parameterizing connections" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1711376567552 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Validating" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Validating" 0 0 "Shell" 0 -1 1711376567553 ""}
{ "Info" "" "" "2024.03.25.17:22:47 Info: Done reading input file" {  } {  } 0 0 "2024.03.25.17:22:47 Info: Done reading input file" 0 0 "Shell" 0 -1 1711376567560 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.03.25.17:22:48 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1711376568035 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1711376568035 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info:" {  } {  } 0 0 "2024.03.25.17:22:48 Info:" 0 0 "Shell" 0 -1 1711376568035 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1711376568035 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.03.25.17:22:48 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\lab9 - lab_PD2\\lab_PD2\\lab_PD2\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1711376568036 ""}
{ "Info" "lab_PD2.qsys" "" "2024.03.25.17:22:48 Info: Loading lab_PD2" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Loading lab_PD2" 0 0 "Shell" 0 -1 1711376568040 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Reading input file" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Reading input file" 0 0 "Shell" 0 -1 1711376568316 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Adding MyST_sink \[MyST_sink 1.0\]" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Adding MyST_sink \[MyST_sink 1.0\]" 0 0 "Shell" 0 -1 1711376568318 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Parameterizing module MyST_sink" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Parameterizing module MyST_sink" 0 0 "Shell" 0 -1 1711376568318 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Adding MyST_source \[MyST_source 1.0\]" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Adding MyST_source \[MyST_source 1.0\]" 0 0 "Shell" 0 -1 1711376568318 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Parameterizing module MyST_source" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Parameterizing module MyST_source" 0 0 "Shell" 0 -1 1711376568318 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Adding clk \[clock_source 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Adding clk \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1711376568319 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Parameterizing module clk" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Parameterizing module clk" 0 0 "Shell" 0 -1 1711376568319 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Adding sc_fifo \[altera_avalon_sc_fifo 20.1\]" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Adding sc_fifo \[altera_avalon_sc_fifo 20.1\]" 0 0 "Shell" 0 -1 1711376568320 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Parameterizing module sc_fifo" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Parameterizing module sc_fifo" 0 0 "Shell" 0 -1 1711376568320 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Building connections" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Building connections" 0 0 "Shell" 0 -1 1711376568321 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Parameterizing connections" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1711376568322 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Validating" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Validating" 0 0 "Shell" 0 -1 1711376568322 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: Done reading input file" {  } {  } 0 0 "2024.03.25.17:22:48 Info: Done reading input file" 0 0 "Shell" 0 -1 1711376568331 ""}
{ "Info" "" "" "2024.03.25.17:22:48 Info: lab_PD2: Generating lab_PD2 \"lab_PD2\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.03.25.17:22:48 Info: lab_PD2: Generating lab_PD2 \"lab_PD2\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1711376568640 ""}
{ "Info" "" "" "2024.03.25.17:22:49 Info: MyST_sink: \"lab_PD2\" instantiated MyST_sink \"MyST_sink\"" {  } {  } 0 0 "2024.03.25.17:22:49 Info: MyST_sink: \"lab_PD2\" instantiated MyST_sink \"MyST_sink\"" 0 0 "Shell" 0 -1 1711376569190 ""}
{ "Info" "" "" "2024.03.25.17:22:49 Info: MyST_source: \"lab_PD2\" instantiated MyST_source \"MyST_source\"" {  } {  } 0 0 "2024.03.25.17:22:49 Info: MyST_source: \"lab_PD2\" instantiated MyST_source \"MyST_source\"" 0 0 "Shell" 0 -1 1711376569191 ""}
{ "Info" "" "" "2024.03.25.17:22:49 Info: sc_fifo: \"lab_PD2\" instantiated altera_avalon_sc_fifo \"sc_fifo\"" {  } {  } 0 0 "2024.03.25.17:22:49 Info: sc_fifo: \"lab_PD2\" instantiated altera_avalon_sc_fifo \"sc_fifo\"" 0 0 "Shell" 0 -1 1711376569192 ""}
{ "Info" "" "" "2024.03.25.17:22:49 Info: lab_PD2: Done \"lab_PD2\" with 4 modules, 4 files" {  } {  } 0 0 "2024.03.25.17:22:49 Info: lab_PD2: Done \"lab_PD2\" with 4 modules, 4 files" 0 0 "Shell" 0 -1 1711376569192 ""}
{ "Info" "" "" "2024.03.25.17:22:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.03.25.17:22:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1711376569236 ""}
{ "Info" "" "" "2024.03.25.17:22:49 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.03.25.17:22:49 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1711376569236 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_in_system_sources_probes SP_unit.qsys " "Completed upgrading IP component altera_in_system_sources_probes with file \"SP_unit.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1711376569270 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys lab_PD2.qsys " "Completed upgrading IP component Qsys with file \"lab_PD2.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1711376569270 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga/20.1.1/quartuslitesetup/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga/20.1.1/quartuslitesetup/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1711376569297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711376569297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 17:22:49 2024 " "Processing ended: Mon Mar 25 17:22:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711376569297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711376569297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711376569297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711376569297 ""}
