segment MyUnit {
  interface(base: foo) {
    // register with a simple slice
    reg foo [ 8 ] {
      Layout {
        0 .. 2 foo
      }
    },
    // double definition of the same register, should parse fine
    reg foo [ 8 ] {
      Layout {
        0 .. 2 foo,
        2 .. 4 bar,
      }
    },
    // memory location with three slices
    mem bar [ base, 0, 8 ] {
      Layout {
        0 .. 2 foo,
        // invalid slice range, should parse fine
        7 .. 4 bar,
        // double definition of the slice, should parse fine
        7 .. 4 bar,
      }
    },
    mmio baz [ base, 8, 8 ] {
      Layout {
        // exceeding ranges, should parse fine
        0 .. 256 foo,
        1025 .. 4 bar,
      },
      // two layout definitions are OK for parsing
      Layout {
        0 .. 2 foo
      }
    },
  }
}
