

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="./">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>RISC-V P Extension Intrinsics &mdash; &lt;RISC-V P Extension Intrinsics&gt; 0.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="_static/css/risc-v.css?v=5d3f3da0" />
      <link rel="stylesheet" type="text/css" href="_static/css/risc-v.css?v=5d3f3da0" />

  
    <link rel="shortcut icon" href="_static/riscv-favicon-32x32.png"/>
      <script src="_static/jquery.js?v=5d32c60e"></script>
      <script src="_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="_static/documentation_options.js?v=2709fde1"></script>
      <script src="_static/doctools.js?v=fd6eb6e6"></script>
      <script src="_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: white" >

          
          
          <a href="#" class="icon icon-home">
            <RISC-V P Extension Intrinsics>
              <img src="_static/RISC-V-Logo.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <!-- Local TOC -->
              <div class="local-toc"><ul>
<li><a class="reference internal" href="#">RISC-V P Extension Intrinsics</a><ul>
<li><a class="reference internal" href="#introduction">Introduction</a></li>
<li><a class="reference internal" href="#scalar-intrinsics">Scalar Intrinsics</a><ul>
<li><a class="reference internal" href="#scalar-intrinsics-common-to-rv32-and-rv64">Scalar Intrinsics Common to RV32 and RV64</a></li>
<li><a class="reference internal" href="#rv32-only-scalar-intrinsics">RV32 Only Scalar Intrinsics</a></li>
<li><a class="reference internal" href="#rv64-only-scalar-intrinsics">RV64 Only Scalar Intrinsics</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-simd-types">Packed SIMD Types</a></li>
<li><a class="reference internal" href="#packed-intrinsics">Packed Intrinsics</a><ul>
<li><a class="reference internal" href="#packed-splat">Packed Splat</a><ul>
<li><a class="reference internal" href="#bit">32-bit</a></li>
<li><a class="reference internal" href="#id1">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-shifts">Packed Shifts</a><ul>
<li><a class="reference internal" href="#id2">32-bit</a></li>
<li><a class="reference internal" href="#id3">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-sign-and-zero-extend">Packed Sign and Zero Extend</a><ul>
<li><a class="reference internal" href="#id4">32-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id5">64-bit</a></li>
<li><a class="reference internal" href="#packed-saturating-absolute-value">Packed Saturating Absolute Value</a><ul>
<li><a class="reference internal" href="#id6">32-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id7">64-bit</a></li>
<li><a class="reference internal" href="#packed-addition-with-scalar">Packed Addition with Scalar</a><ul>
<li><a class="reference internal" href="#id8">32-bit</a></li>
<li><a class="reference internal" href="#id9">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-saturation">Packed Saturation</a><ul>
<li><a class="reference internal" href="#id10">32-bit</a></li>
<li><a class="reference internal" href="#id11">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-reduction-sum">Packed Reduction Sum</a><ul>
<li><a class="reference internal" href="#id12">32-bit</a></li>
<li><a class="reference internal" href="#id13">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-addition-and-subtraction">Packed Addition and Subtraction</a><ul>
<li><a class="reference internal" href="#id14">32-bit</a></li>
<li><a class="reference internal" href="#id15">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-saturating-addition-and-subtraction">Packed Saturating Addition and Subtraction</a><ul>
<li><a class="reference internal" href="#id16">32-bit</a></li>
<li><a class="reference internal" href="#id17">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-averaging-addition-and-subtraction">Packed Averaging Addition and Subtraction</a><ul>
<li><a class="reference internal" href="#id18">32-bit</a></li>
<li><a class="reference internal" href="#id19">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-absolute-value-and-absolute-difference">Packed Absolute Value and Absolute Difference</a><ul>
<li><a class="reference internal" href="#id20">32-bit</a></li>
<li><a class="reference internal" href="#id21">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-merge">Packed Merge</a><ul>
<li><a class="reference internal" href="#id22">32-bit</a></li>
<li><a class="reference internal" href="#id23">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-absolute-difference-sum">Packed Absolute Difference Sum</a><ul>
<li><a class="reference internal" href="#id24">32-bit</a></li>
<li><a class="reference internal" href="#bit-rv64-only">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-sh1add-and-ssh1sadd">Packed SH1ADD and SSH1SADD</a><ul>
<li><a class="reference internal" href="#id25">32-bit</a></li>
<li><a class="reference internal" href="#id26">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-pair">Packed Pair</a><ul>
<li><a class="reference internal" href="#id27">32-bit</a></li>
<li><a class="reference internal" href="#id28">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-multiplication-with-horizontal-addition">Packed Multiplication with Horizontal Addition</a><ul>
<li><a class="reference internal" href="#id29">32-bit</a></li>
<li><a class="reference internal" href="#id30">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-exchanged-addition-and-subtraction">Packed Exchanged Addition and Subtraction</a><ul>
<li><a class="reference internal" href="#id31">32-bit</a></li>
<li><a class="reference internal" href="#id32">64-bit</a></li>
<li><a class="reference internal" href="#id33">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-comparisons">Packed Comparisons</a><ul>
<li><a class="reference internal" href="#id34">32-bit</a></li>
<li><a class="reference internal" href="#id35">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-minimum-and-maximum">Packed Minimum and Maximum</a><ul>
<li><a class="reference internal" href="#id36">32-bit</a></li>
<li><a class="reference internal" href="#id37">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-multiply-high">Packed Multiply High</a><ul>
<li><a class="reference internal" href="#id38">32-bit</a></li>
<li><a class="reference internal" href="#id39">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-multiply-high-accumulate">Packed Multiply High Accumulate</a><ul>
<li><a class="reference internal" href="#id40">32-bit</a></li>
<li><a class="reference internal" href="#id41">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-q-format-multiplication">Packed “Q-format” Multiplication</a><ul>
<li><a class="reference internal" href="#id42">32-bit</a></li>
<li><a class="reference internal" href="#id43">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-multiply-parts">Packed Multiply Parts</a><ul>
<li><a class="reference internal" href="#id44">32-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id45">64-bit (RV64 Only)</a></li>
<li><a class="reference internal" href="#packed-multiply-parts-accumulate">Packed Multiply Parts Accumulate</a><ul>
<li><a class="reference internal" href="#id46">32-bit</a></li>
<li><a class="reference internal" href="#id47">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-q-format-multiply-parts-accumulate">Packed “Q-format” Multiply Parts Accumulate</a><ul>
<li><a class="reference internal" href="#id48">32-bit</a></li>
<li><a class="reference internal" href="#id49">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-multiply-high-parts">Packed Multiply High Parts</a><ul>
<li><a class="reference internal" href="#id50">32-bit</a></li>
<li><a class="reference internal" href="#id51">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-multiply-high-parts-accumulate">Packed Multiply High Parts Accumulate</a><ul>
<li><a class="reference internal" href="#id52">32-bit</a></li>
<li><a class="reference internal" href="#id53">64-bit (RV64 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-logical-operations">Packed Logical Operations</a><ul>
<li><a class="reference internal" href="#id54">32-bit</a></li>
<li><a class="reference internal" href="#id55">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-widening-addition-and-subtraction">Packed Widening Addition and Subtraction</a></li>
<li><a class="reference internal" href="#bit-rv32-only">32-bit (RV32 Only)</a></li>
<li><a class="reference internal" href="#packed-widening-addition-and-subtraction-accumulate">Packed Widening Addition and Subtraction Accumulate</a></li>
<li><a class="reference internal" href="#id56">32-bit (RV32 Only)</a></li>
<li><a class="reference internal" href="#packed-widening-multiply">Packed Widening Multiply</a></li>
<li><a class="reference internal" href="#id57">32-bit (RV32 Only)</a></li>
<li><a class="reference internal" href="#packed-widening-multiply-accmulate">Packed Widening Multiply Accmulate</a><ul>
<li><a class="reference internal" href="#id58">32-bit (RV32 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-q-format-multiply-with-widening-accumulate">Packed “Q-format” Multiply with Widening Accumulate</a><ul>
<li><a class="reference internal" href="#id59">32-bit (RV32 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-widening-shift">Packed Widening Shift</a><ul>
<li><a class="reference internal" href="#id60">32-bit (RV32 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-narrowing-shift">Packed Narrowing Shift</a><ul>
<li><a class="reference internal" href="#id61">32-bit (RV32 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-narrowing-clip">Packed Narrowing Clip</a><ul>
<li><a class="reference internal" href="#id62">32-bit (RV32 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-multiplication-with-widening-horizontal-addition">Packed Multiplication with Widening Horizontal Addition</a><ul>
<li><a class="reference internal" href="#id63">32-bit (RV32 Only)</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-widening-convert">Packed Widening Convert</a></li>
<li><a class="reference internal" href="#packed-narrowing-convert">Packed Narrowing Convert</a></li>
<li><a class="reference internal" href="#packed-zip">Packed Zip</a></li>
<li><a class="reference internal" href="#packed-unzip">Packed Unzip</a></li>
<li><a class="reference internal" href="#packed-narrowing-zip">Packed Narrowing Zip</a><ul>
<li><a class="reference internal" href="#id64">32-bit</a></li>
<li><a class="reference internal" href="#id65">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-narrowing-unzip">Packed Narrowing Unzip</a><ul>
<li><a class="reference internal" href="#id66">32-bit</a></li>
<li><a class="reference internal" href="#id67">64-bit</a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#packed-load-and-store">Packed Load and Store</a><ul>
<li><a class="reference internal" href="#id68">32-bit</a></li>
<li><a class="reference internal" href="#id69">64-bit</a></li>
<li><a class="reference internal" href="#packed-element-insert-and-extract">Packed Element Insert and Extract</a><ul>
<li><a class="reference internal" href="#id70">32-bit</a></li>
<li><a class="reference internal" href="#id71">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-element-join">Packed Element Join</a><ul>
<li><a class="reference internal" href="#id72">32-bit</a></li>
<li><a class="reference internal" href="#id73">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-subvector-insert-and-extract">Packed Subvector Insert and Extract</a></li>
<li><a class="reference internal" href="#packed-subvector-join">Packed Subvector Join</a></li>
</ul>
</li>
<li><a class="reference internal" href="#reinterpret-casts">Reinterpret casts</a><ul>
<li><a class="reference internal" href="#packed-scalar">Packed &lt;-&gt; Scalar</a><ul>
<li><a class="reference internal" href="#id74">32-bit</a></li>
<li><a class="reference internal" href="#id75">64-bit</a></li>
</ul>
</li>
<li><a class="reference internal" href="#packed-packed">Packed &lt;-&gt; Packed</a><ul>
<li><a class="reference internal" href="#id76">32-bit</a></li>
<li><a class="reference internal" href="#id77">64-bit</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: white" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="#"><RISC-V P Extension Intrinsics></a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="#" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">RISC-V P Extension Intrinsics</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/index.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="risc-v-p-extension-intrinsics">
<h1>RISC-V P Extension Intrinsics<a class="headerlink" href="#risc-v-p-extension-intrinsics" title="Link to this heading"></a></h1>
<p>This is a draft specification of the RISC-V P extension intrinsics. Based on the ISA specification <a class="reference external" href="https://www.jhauser.us/RISCV/ext-P/">ISA specification</a>.</p>
<section id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Link to this heading"></a></h2>
<p>The RISC-V P Extension C intrinsics provide users interface in the C language level to directly leverage the RISC-V “P” extension.</p>
</section>
<section id="scalar-intrinsics">
<h2>Scalar Intrinsics<a class="headerlink" href="#scalar-intrinsics" title="Link to this heading"></a></h2>
<section id="scalar-intrinsics-common-to-rv32-and-rv64">
<h3>Scalar Intrinsics Common to RV32 and RV64<a class="headerlink" href="#scalar-intrinsics-common-to-rv32-and-rv64" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>TODO: cls and rev names match clz/ctz/rev8 names from bitmanip</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
<th class="head"><p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_abs_u32(int32_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">abs[w]</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">__riscv_cls_32(int32_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">cls[w]</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_rev_32(uint32_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">rev</span></code></p></td>
<td><p>Emulated with rev+srai on RV64</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_sslai_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sslai</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">psslai.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_ssha_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ssha</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pssha.ws</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_sshar_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sshar</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">psshar.ws</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_sadd_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sadd</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">psadd.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_aadd_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">aadd</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">paadd.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_saddu_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">saddu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">psaddu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_aaddu_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">aaddu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">paaddu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_ssub_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ssub</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pssub.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_asub_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">asub</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pasub.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_ssubu_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ssubu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pssubu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_asubu_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">asubu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pasubu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_usati_u32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">usati</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pusati.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_srari_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srari</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">psrari.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_sati_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sati</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">psati.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_ssh1sadd_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ssh1sadd</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pssh1sadd.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulh_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulh</span></code>(RV32), various(RV64)</p></td>
<td><p>Emulated on RV64</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulhr_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulhr</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulhr.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhacc_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhacc</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhacc.w</span></code>?(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhracc_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhracc</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhracc.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mulhu_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulhu</span></code>(RV32), various(RV64)</p></td>
<td><p>Emulated on RV64</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mulhru_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulhru</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulhru.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mhaccu_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhaccu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhaccu.w</span></code>?(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mhraccu_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhraccu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhraccu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulhsu_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulhsu</span></code>(RV32), various(RV64)</p></td>
<td><p>Emulated on RV64</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulhrsu_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulhrsu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulhrsu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhaccsu_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhaccsu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhaccsu.w</span></code>?(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhraccsu_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhraccsu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhraccsu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulq_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulq</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulq.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulqr_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulqr</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulqr.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>TODO: Do we need intrinsics for MERGE?</p></li>
<li><p>TODO: How to handle VXSAT?</p></li>
</ul>
</section>
<section id="rv32-only-scalar-intrinsics">
<h3>RV32 Only Scalar Intrinsics<a class="headerlink" href="#rv32-only-scalar-intrinsics" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
<th class="head"><p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_slx_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint32_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">slx</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_srx_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint32_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srx</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_wzip8p_u64(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip8p</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_wzip16p_u64(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip16p</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqwacc_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqwacc</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqrwacc_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqrwacc</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_nclipu_u32(uint64_t</span> <span class="pre">rs1_p,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">nclip[i]u</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_nclipru_u32(uint64_t</span> <span class="pre">rs1_p,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">nclipr[i]u</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_nsrar_i32(int64_t</span> <span class="pre">rs1_p,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">nsrar[i]</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_nclip_i32(int64_t</span> <span class="pre">rs1_p,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">nclip[i]</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_nclipr_i32(int64_t</span> <span class="pre">rs1_p,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">nclipr[i]</span></code></p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mseq_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mseq</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmseq.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mseq_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mseq</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmseq.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mslt_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mslt</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmslt.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_msgt_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mslt</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmslt.w</span></code>(RV64)</p></td>
<td><p>Swap operands and use pmslt</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_msltu_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">msltu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmsltu.w</span></code>(RV64)</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_msgtu_u32(uint32_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">msltu</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmsltu.w</span></code>(RV64)</p></td>
<td><p>Swap operands and use pmsltu</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>TODO: Do we need intrinsics for ADDD or SUBD? Or can compiler figure it out?</p></li>
<li><p>TODO: mseq/mslt/etc return unsigned type but take signed/unsigned input types. Should we list both types?</p></li>
</ul>
</section>
<section id="rv64-only-scalar-intrinsics">
<h3>RV64 Only Scalar Intrinsics<a class="headerlink" href="#rv64-only-scalar-intrinsics" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>TODO: cls and rev names match clz/ctz/rev8 names from bitmanip</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_abs_u64(int64_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">abs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">__riscv_cls_64(int64_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">cls</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_rev_64(uint64_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">rev</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_rev16_u64(uint64_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">rev16</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_sha_i64(int64_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sha</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_shar_i64(int64_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">shar</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_usati_u64(int64_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">usati</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_srari_i64(int64_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srari</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_sati_i64(int64_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sati</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_slx_u64(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint64_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">slx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_srx_u64(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint64_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_unzip8p_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">unzip8p</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_unzip16p_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">unzip16p</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_unzip8hp_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">unzip8hp</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_unzip16hp_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">unzip16hp</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_zip8p_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">zip8p</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_zip16p_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">zip16p</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_zip8hp_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">zip8hp</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_zip16hp_u64(uint64_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">zip16hp</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-simd-types">
<h2>Packed SIMD Types<a class="headerlink" href="#packed-simd-types" title="Link to this heading"></a></h2>
<p>A 32-bit type will occupy a full GPR on RV32 and half of a GPR on RV64.
A 64-bit type will occupy a pair of GPRs on RV32 and a full GPR on RV64.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Type</p></th>
<th class="head"><p>Size (Bytes)</p></th>
<th class="head"><p>Alignment (Bytes)</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>int8x4_t</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>Four signed 8-bit integers</p></td>
</tr>
<tr class="row-odd"><td><p>uint8x4_t</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>Four unsigned 8-bit integers</p></td>
</tr>
<tr class="row-even"><td><p>int16x2_t</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>Two signed 16-bit integers</p></td>
</tr>
<tr class="row-odd"><td><p>uint16x2_t</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>Two unsigned 16-bit integers</p></td>
</tr>
<tr class="row-even"><td><p>int8x8_t</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>Eight signed 8-bit integers</p></td>
</tr>
<tr class="row-odd"><td><p>uint8x8_t</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>Eight unsigned 8-bit integers</p></td>
</tr>
<tr class="row-even"><td><p>int16x4_t</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>Four signed 16-bit integers</p></td>
</tr>
<tr class="row-odd"><td><p>uint16x4_t</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>Four unsigned 16-bit integers</p></td>
</tr>
<tr class="row-even"><td><p>int32x2_t</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>Two signed 32-bit integers</p></td>
</tr>
<tr class="row-odd"><td><p>uint32x2_t</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>Two unsigned 32-bit integers</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-intrinsics">
<h2>Packed Intrinsics<a class="headerlink" href="#packed-intrinsics" title="Link to this heading"></a></h2>
<p>The intrinsic interface is designed as much as possible to be source code portable between RV32 and RV64. This does not necessarily mean it is performance portable. Intrinsics operating
on 32-bit and 64-bit types are provided for both RV32 and RV64.</p>
<ul class="simple">
<li><p>TODO: Packed intrinsics for (un)zip(8|16)8(h)p?</p></li>
</ul>
<section id="packed-splat">
<h3>Packed Splat<a class="headerlink" href="#packed-splat" title="Link to this heading"></a></h3>
<p>Intrinsics for splatting a scalar to every element of a packed type. Compiler will choose
an immediate form when possible.</p>
<section id="bit">
<h4>32-bit<a class="headerlink" href="#bit" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmv_s_u8x4(uint8_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pmv_s_i8x4(int8_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmv_s_u16x2(uint16_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmv_s_i16x2(int16_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id1">
<h4>64-bit<a class="headerlink" href="#id1" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmv_s_u8x8(uint8_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dbs</span></code>(rs1_p=x0), <code class="docutils literal notranslate"><span class="pre">pli.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pmv_s_i8x8(int8_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dbs</span></code>(rs1_p=x0), <code class="docutils literal notranslate"><span class="pre">pli.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmv_s_u16x4(uint16_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dhs</span></code>(rs1_p=x0), <code class="docutils literal notranslate"><span class="pre">pli.dh</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmv_s_i16x4(int16_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dhs</span></code>(rs1_p=x0), <code class="docutils literal notranslate"><span class="pre">pli.dh</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmv_s_u32x2(uint32_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.ws</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.w</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dws</span></code>(rs1_p=x0), <code class="docutils literal notranslate"><span class="pre">lui</span></code>+<code class="docutils literal notranslate"><span class="pre">addi</span></code>+<code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmv_s_i32x2(int32_t</span> <span class="pre">x);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.ws</span></code>(rs1=x0), <code class="docutils literal notranslate"><span class="pre">pli.w</span></code>, <code class="docutils literal notranslate"><span class="pre">plui.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dws</span></code>(rs1_p=x0), <code class="docutils literal notranslate"><span class="pre">lui</span></code>+<code class="docutils literal notranslate"><span class="pre">addi</span></code>+<code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-shifts">
<h3>Packed Shifts<a class="headerlink" href="#packed-shifts" title="Link to this heading"></a></h3>
<p>Shift each element in a packed type by the same amount. Result may be saturated
and/or rounded. Compiler will choose an immediate form when possible. Intrinsics
with ‘i’ in the name require a constant shift amount.</p>
<section id="id2">
<h4>32-bit<a class="headerlink" href="#id2" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_psll_s_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_psll_s_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.bs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_psll_s_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.hs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psll_s_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psslai_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psslai.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pssha_s_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssha.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psshar_s_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psshar.hs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_psrl_s_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.bs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_psrl_s_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.hs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_psra_s_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.bs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psra_s_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.hs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psrari_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrari.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id3">
<h4>64-bit<a class="headerlink" href="#id3" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_psll_s_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.db</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.dbs</span></code> (RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_psll_s_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.db</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.dbs</span></code> (RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_psll_s_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dh</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.dhs</span></code> (RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psll_s_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dh</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.dhs</span></code> (RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_psll_s_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.w</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dw</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.dws</span></code> (RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psll_s_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.w</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dw</span></code>, <code class="docutils literal notranslate"><span class="pre">psll.dws</span></code> (RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psslai_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psslai.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psslai.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psslai_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psslai.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psslai.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pssha_s_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssha.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssha.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pssha_s_i32x2(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssha.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssha.dws</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psshar_s_i16x4(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psshar.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psshar.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psshar_s_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psshar.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psshar.dws</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_psrl_s_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrli.db</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_psrl_s_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrli.dh</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_psrl_s_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrli.w</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrli.dw</span></code>, <code class="docutils literal notranslate"><span class="pre">psrl.dws</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_psra_s_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.b</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrai.db</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psra_s_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.h</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrai.dh</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psra_s_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.w</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrai.dw</span></code>, <code class="docutils literal notranslate"><span class="pre">psra.dws</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psrari_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrari.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrari.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psrari_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrari.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psrari.dw</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-sign-and-zero-extend">
<h3>Packed Sign and Zero Extend<a class="headerlink" href="#packed-sign-and-zero-extend" title="Link to this heading"></a></h3>
<p>Sign or zero extend within each element. Does not change the start position of each
element.</p>
<section id="id4">
<h4>32-bit<a class="headerlink" href="#id4" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psext_b_i16x2(int16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psext.h.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pzext_b_i16x2(uint16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(rs2=x0)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="id5">
<h3>64-bit<a class="headerlink" href="#id5" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psext_b_i16x4(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psext.h.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psext.dh.b</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psext_b_i32x2(int32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psext.w.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psext.dw.b</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psext_h_i32x2(int32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psext.w.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psext.dw.h</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pzext_b_i16x4(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(rs2=x0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.db</span></code>(rs2_p=x0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pzext_h_i32x2(uint32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(rs2=x0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.dh</span></code>(rs2_p=x0)(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-saturating-absolute-value">
<h3>Packed Saturating Absolute Value<a class="headerlink" href="#packed-saturating-absolute-value" title="Link to this heading"></a></h3>
<p>Saturating absolute value of packed signed elements.</p>
<section id="id6">
<h4>32-bit<a class="headerlink" href="#id6" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_psabs_i8x4(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psabs.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psabs_i16x2(int16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psabs.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="id7">
<h3>64-bit<a class="headerlink" href="#id7" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_psabs_i8x8(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psabs.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psabs.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psabs_i16x4(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psabs.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psabs.dh</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-addition-with-scalar">
<h3>Packed Addition with Scalar<a class="headerlink" href="#packed-addition-with-scalar" title="Link to this heading"></a></h3>
<p>Adds a scalar to every element of a packed value.</p>
<section id="id8">
<h4>32-bit<a class="headerlink" href="#id8" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_padd_s_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_padd_s_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_padd_s_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_padd_s_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id9">
<h4>64-bit<a class="headerlink" href="#id9" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_padd_s_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_padd_s_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_padd_s_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_padd_s_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_padd_s_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dws</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_padd_s_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.ws</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dws</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-saturation">
<h3>Packed Saturation<a class="headerlink" href="#packed-saturation" title="Link to this heading"></a></h3>
<p>Saturate every element to the specified width.</p>
<section id="id10">
<h4>32-bit<a class="headerlink" href="#id10" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pusati_u16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">width);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pusati.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psati_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">width);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psati.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id11">
<h4>64-bit<a class="headerlink" href="#id11" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pusati_u16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">width);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pusati.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pusati.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pusati_u32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">width);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pusati.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pusati.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psati_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">width);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psati.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psati.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psati_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">width);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psati.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psati.dw</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-reduction-sum">
<h3>Packed Reduction Sum<a class="headerlink" href="#packed-reduction-sum" title="Link to this heading"></a></h3>
<p>Sum every element together to produce and add result to scalar accumulator.</p>
<section id="id12">
<h4>32-bit<a class="headerlink" href="#id12" title="Link to this heading"></a></h4>
<p>Requires a zext.w to mask upper elements on RV64. RV64 may need a sext.w or
zext.w to extend result in some circumstances.</p>
<ul class="simple">
<li><p>TODO: Do we need a 64-bit accumulator version?</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_predsum_i8x4_i32(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsum.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_predsumu_u8x4_u32(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsumu.bs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_predsum_i16x2_i32(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsum.hs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_predsumu_u16x2_u32(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsumu.hs</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id13">
<h4>64-bit<a class="headerlink" href="#id13" title="Link to this heading"></a></h4>
<p>Intrinsics are provided with 32-bit and 64-bit accumulator for maximum software compatibility between RV32 and RV64.
This will incur additional instructions when accumulator size is not XLEN.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_predsum_i8x8_i32(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsum.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsum.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_predsumu_u8x8_u32(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsumu.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsumu.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_predsum_i16x4_i32(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsum.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsum.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_predsumu_u16x4_u32(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint32_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsumu.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsumu.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_predsum_i8x8_i64(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsum.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsum.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_predsumu_u8x8_u64(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsumu.bs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsumu.dbs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_predsum_i16x4_i64(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsum.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsum.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_predsumu_u16x4_u64(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsumu.hs</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">predsum.dhs</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_predsum_i32x2_i64(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsum.ws</span></code>(RV64), `wadda``(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_predsumu_u32x2_u64(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint64_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">predsumu.ws</span></code>(RV64), `waddau``(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-addition-and-subtraction">
<h3>Packed Addition and Subtraction<a class="headerlink" href="#packed-addition-and-subtraction" title="Link to this heading"></a></h3>
<p>Addition/subtract of packed vectors. Signed and unsigned versions are provided
to avoid casts.</p>
<p><code class="docutils literal notranslate"><span class="pre">pneg</span></code> is provided for convenience.</p>
<section id="id14">
<h4>32-bit<a class="headerlink" href="#id14" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_padd_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_padd_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_padd_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_padd_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_psub_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_psub_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psub_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_psub_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pneg_i8x4(int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.b</span></code>(rs1=x0)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pneg_i16x2(int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.h</span></code>(rs1=x0)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id15">
<h4>64-bit<a class="headerlink" href="#id15" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_padd_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_padd_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_padd_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_padd_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_padd_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_padd_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">padd.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">padd.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_psub_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psub.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_psub_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psub.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psub_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psub.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_psub_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psub.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psub_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psub.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_psub_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psub.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pneg_i8x8(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.b</span></code>(rs1=x0)(RV64), <code class="docutils literal notranslate"><span class="pre">psub.db</span></code>(rs1_p=x0)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pneg_i16x4(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.h</span></code>(rs1=x0)(RV64), <code class="docutils literal notranslate"><span class="pre">psub.dh</span></code>(rs1_p=x0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pneg_i32x2(int32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psub.w</span></code>(rs1=x0)(RV64), <code class="docutils literal notranslate"><span class="pre">psub.dw</span></code>(rs1_p=x0)(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-saturating-addition-and-subtraction">
<h3>Packed Saturating Addition and Subtraction<a class="headerlink" href="#packed-saturating-addition-and-subtraction" title="Link to this heading"></a></h3>
<section id="id16">
<h4>32-bit<a class="headerlink" href="#id16" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_psadd_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psadd.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psadd_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psadd.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_psaddu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psaddu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_psaddu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psaddu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pssub_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssub.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pssub_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssub.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pssubu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssubu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pssubu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssubu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id17">
<h4>64-bit<a class="headerlink" href="#id17" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_psadd_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psadd.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psadd.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psadd_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psadd.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psadd.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psadd_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psadd.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psadd.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_psaddu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psaddu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psaddu.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_psaddu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psaddu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psaddu.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_psaddu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psaddu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psaddu.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pssub_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssub.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssub.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pssub_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssub.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssub.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pssub_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssub.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssub.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pssubu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssubu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssubu.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pssubu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssubu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssubu.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pssubu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssubu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssubu.dw</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-averaging-addition-and-subtraction">
<h3>Packed Averaging Addition and Subtraction<a class="headerlink" href="#packed-averaging-addition-and-subtraction" title="Link to this heading"></a></h3>
<section id="id18">
<h4>32-bit<a class="headerlink" href="#id18" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_paadd_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psadd.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_paadd_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psadd.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_paaddu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psaddu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_paaddu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psaddu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pasub_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasub.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pasub_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasub.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pasubu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasubu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pasubu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasubu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id19">
<h4>64-bit<a class="headerlink" href="#id19" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_paadd_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paadd.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">paadd.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_paadd_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paadd.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">paadd.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_paadd_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paadd.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">paadd.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_paaddu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paaddu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">paaddu.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_paaddu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paaddu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">paaddu.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_paaddu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paaddu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">paaddu.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pasub_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasub.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pasub.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pasub_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasub.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pasub.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pasub_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasub.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pasub.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pasubu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasubu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pasubu.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pasubu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasubu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pasubu.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pasubu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasubu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pasubu.dw</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-absolute-value-and-absolute-difference">
<h3>Packed Absolute Value and Absolute Difference<a class="headerlink" href="#packed-absolute-value-and-absolute-difference" title="Link to this heading"></a></h3>
<section id="id20">
<h4>32-bit<a class="headerlink" href="#id20" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pabs_i8x4(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.b</span></code>(rs2=x0)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pabs_i16x2(int16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.h</span></code>(rs2=x0)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pabd_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pabd_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pabdu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pabdu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id21">
<h4>64-bit<a class="headerlink" href="#id21" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pabs_i8x8(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.b</span></code>(rs2=x0)(RV64), <code class="docutils literal notranslate"><span class="pre">pabd.db</span></code>(rs2_p=x0)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pabs_i16x4(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.h</span></code>(rs2=x0)(RV64), <code class="docutils literal notranslate"><span class="pre">pabd.dh</span></code>(rs2_p=x0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pabd_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pabd.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pabd_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabd.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pabd.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pabdu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pabdu.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pabdu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pabdu.dh</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-merge">
<h3>Packed Merge<a class="headerlink" href="#packed-merge" title="Link to this heading"></a></h3>
<p>Bitwidth merge using the mask in <code class="docutils literal notranslate"><span class="pre">rd</span></code>. If mask is 0, bit from <code class="docutils literal notranslate"><span class="pre">rs1</span></code> selected else
the bit from <code class="docutils literal notranslate"><span class="pre">rs2</span></code> is selected. Signed and unsigned versions provided to avoid
casts.</p>
<p>Compiler will choose <code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, or <code class="docutils literal notranslate"><span class="pre">mvmn</span></code> opcode to minimize register copies.</p>
<section id="id22">
<h4>32-bit<a class="headerlink" href="#id22" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmerge_u8x4(uint8x4_t</span> <span class="pre">rd,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pmerge_i8x4(uint8x4_t</span> <span class="pre">rd,</span> <span class="pre">int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmerge_u16x2(uint16x2_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmerge_i16x2(uint16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id23">
<h4>64-bit<a class="headerlink" href="#id23" title="Link to this heading"></a></h4>
<p>Requires 2 instructions on RV32.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmerge_u8x8(uint8x8_t</span> <span class="pre">rd,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pmerge_i8x8(uint8x8_t</span> <span class="pre">rd,</span> <span class="pre">int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmerge_u16x4(uint16x4_t</span> <span class="pre">rd,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmerge_i16x4(uint16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmerge_u32x2(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmerge_i32x2(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">merge</span></code>, <code class="docutils literal notranslate"><span class="pre">mvm</span></code>, <code class="docutils literal notranslate"><span class="pre">mvmn</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-absolute-difference-sum">
<h3>Packed Absolute Difference Sum<a class="headerlink" href="#packed-absolute-difference-sum" title="Link to this heading"></a></h3>
<section id="id24">
<h4>32-bit<a class="headerlink" href="#id24" title="Link to this heading"></a></h4>
<p>Requires a zext.w to mask upper elements on RV64. RV64 may need a sext.w or
zext.w to extend result in some circumstances.</p>
<ul class="simple">
<li><p>TODO: Do we need a 64-bit accumulator version?</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_pabdsumu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdsumu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_pabdsumau_u8x4_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdsumau.b</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="bit-rv64-only">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#bit-rv64-only" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pabdsumu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdsumu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pabdsumau_u8x8_u64(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pabdsumau.b</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-sh1add-and-ssh1sadd">
<h3>Packed SH1ADD and SSH1SADD<a class="headerlink" href="#packed-sh1add-and-ssh1sadd" title="Link to this heading"></a></h3>
<section id="id25">
<h4>32-bit<a class="headerlink" href="#id25" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psh1add_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psh1add.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_psh1add_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psh1add.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pssh1sadd_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssh1sadd.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id26">
<h4>64-bit<a class="headerlink" href="#id26" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psh1add_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psh1add.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psh1add.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_psh1add_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psh1add.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psh1add.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psh1add_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psh1add.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psh1add.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_psh1add_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psh1add.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psh1add.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pssh1sadd_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssh1sadd.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssh1sadd.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pssh1sadd_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssh1sadd.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssh1sadd.dw</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-pair">
<h3>Packed Pair<a class="headerlink" href="#packed-pair" title="Link to this heading"></a></h3>
<section id="id27">
<h4>32-bit<a class="headerlink" href="#id27" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_ppaire_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_ppaireo_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_ppaireo_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_ppairoe_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_ppairoe_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_ppairo_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_ppairo_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_ppaire_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_ppaire_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_ppaireo_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_ppaireo_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_ppairoe_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_ppairoe_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_ppairo_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_ppairo_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id28">
<h4>64-bit<a class="headerlink" href="#id28" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_ppaire_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_ppaire_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_ppaireo_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaireo.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_ppaireo_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaireo.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_ppairoe_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairoe.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_ppairoe_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairoe.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_ppairo_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_ppairo_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_ppaire_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_ppaire_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_ppaireo_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaireo.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_ppaireo_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppaireo.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_ppairoe_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairoe.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_ppairoe_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairoe.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_ppairo_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_ppairo_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_ppaire_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_ppaire_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_ppaireo_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_ppaireo_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_ppairoe_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_ppairoe_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairoe.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_ppairo_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_ppairo_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-multiplication-with-horizontal-addition">
<h3>Packed Multiplication with Horizontal Addition<a class="headerlink" href="#packed-multiplication-with-horizontal-addition" title="Link to this heading"></a></h3>
<section id="id29">
<h4>32-bit<a class="headerlink" href="#id29" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm4add_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4add.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2add_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2add.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm4adda_i8x4(int32_t</span> <span class="pre">rd,</span> <span class="pre">int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4adda.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2adda_i16x2(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2adda.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2add_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2add.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2adda_x_i16x2(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2adda.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_pm4addu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_pm2addu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_pm4addau_u8x4(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addau.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_pm2addau_u16x2(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addau.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pmq2add_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmq2add.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pmqr2add_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqr2add.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pmq2adda_i16x2(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmq2adda.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pmqr2adda_i16x2(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqr2adda.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2sadd_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sadd.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2sadd_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sadd.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2sub_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sub.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2suba_i16x2(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2suba.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2sub_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sub.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2suba_x_i16x2(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2suba.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm4addsu_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addsu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2addsu_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addsu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm4addasu_i8x4(int32_t</span> <span class="pre">rd,</span> <span class="pre">int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addasu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pm2addasu_i16x2(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addasu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id30">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id30" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: These do not have a single RV32 instruction, but could be emulated.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm4add_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4add.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2add_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2add.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm4adda_i8x8(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4adda.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2adda_i16x4(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2adda.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2add_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2add.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2adda_x_i16x4(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2adda.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pm4addu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pm2addu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pm4addau_u8x8(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addau.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pm2addau_u16x4(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addau.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmq2add_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmq2add.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqr2add_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqr2add.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmq2adda_i16x4(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmq2adda.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqr2adda_i16x4(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqr2adda.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2sadd_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sadd.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2sadd_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sadd.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2sub_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sub.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2suba_i16x4(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2suba.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2sub_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sub.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2suba_x_i16x4(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2suba.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm4addsu_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addsu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2addsu_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addsu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm4addasu_i8x8(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addasu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pm2addasu_i16x4(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addasu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2add_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2add.w</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2adda_i32x2(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2adda.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2add_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2add.wx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2adda_x_i32x2(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2adda.wx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pm2addu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addu.w</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pm2addau_u32x2(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addau.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pmq2add_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmq2add.w</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pmq2adda_i32x2(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmq2adda.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2sub_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sub.w</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2suba_i32x2(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2suba.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2sub_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2sub.wx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2suba_x_i32x2(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2suba.wx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2addsu_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addsu.w</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2addasu_i32x2(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2addasu.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pmqr2add_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqr2add.w</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pmqr2adda_i32x2(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqr2adda.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm4add_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4add.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm4adda_i16x4(int64_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4adda.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pm4addu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pm4addau_u16x4(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addau.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm4addsu_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addsu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm4addasu_i16x4(int64_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm4addasu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-exchanged-addition-and-subtraction">
<h3>Packed Exchanged Addition and Subtraction<a class="headerlink" href="#packed-exchanged-addition-and-subtraction" title="Link to this heading"></a></h3>
<section id="id31">
<h4>32-bit<a class="headerlink" href="#id31" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pas_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pas.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psa_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psa.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_psas_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psas.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pssa_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssa.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_paas_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paas.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pasa_x_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasa.hx</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id32">
<h4>64-bit<a class="headerlink" href="#id32" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pas_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pas.hx</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pas.dhx</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psa_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psa.hx</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psa.dhx</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_psas_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psas.hx</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psas.dhx</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pssa_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssa.hx</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pssa.dhx</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_paas_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paas.hx</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">paas.dhx</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pasa_x_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasa.hx</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pasa.dhx</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id33">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id33" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pas_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pas.wx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psa_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psa.wx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_psas_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psas.wx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pssa_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pssa.wx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_paas_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">paas.wx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pasa_x_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pasa.wx</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-comparisons">
<h3>Packed Comparisons<a class="headerlink" href="#packed-comparisons" title="Link to this heading"></a></h3>
<p>Result of all comparison is an unsigned type regardless of input type. <code class="docutils literal notranslate"><span class="pre">pmseq</span></code>
is provided a signed and unsigned version.</p>
<section id="id34">
<h4>32-bit<a class="headerlink" href="#id34" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmseq_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmseq_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmseq_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmseq_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmslt_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmslt_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmsgt_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.b</span></code> swapped operands</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmsgt_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.h</span></code> swapped operands</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmsltu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmsltu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmsgtu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.b</span></code> swapped operands</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmsgtu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.h</span></code> swapped operands</p></td>
</tr>
</tbody>
</table>
<ul class="simple">
<li><p>TODO: pmseq/pmslt/etc return unsigned type but take signed/unsigned input types. Should we list both types?</p></li>
</ul>
</section>
<section id="id35">
<h4>64-bit<a class="headerlink" href="#id35" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmseq_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmseq.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmseq_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmseq.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmseq_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmseq.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmseq_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmseq.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmseq_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmseq.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmseq_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmseq.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmseq.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmslt_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmslt_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmslt_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmsgt_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.db</span></code>(RV32) swapped operands</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmsgt_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dh</span></code>(RV32) swapped operands</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmsgt_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmslt.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dw</span></code>(RV32) swapped operands</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmsltu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmsltu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmsltu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmsgtu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.db</span></code>(RV32) swapped operands</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmsgtu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dh</span></code>(RV32) swapped operands</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmsgtu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmsltu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmslt.dw</span></code>(RV32) swapped operands</p></td>
</tr>
</tbody>
</table>
<p>TODO: pmseqz/pmsnez/pmsgtz/pmsltz? Allows x0 usage without pmv_s intrisic.</p>
</section>
</section>
<section id="packed-minimum-and-maximum">
<h3>Packed Minimum and Maximum<a class="headerlink" href="#packed-minimum-and-maximum" title="Link to this heading"></a></h3>
<section id="id36">
<h4>32-bit<a class="headerlink" href="#id36" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pmin_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmin.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmin_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmin.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pminu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pminu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pminu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pminu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pmax_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmax.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmax_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmax.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pmaxu_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaxu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmaxu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaxu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id37">
<h4>64-bit<a class="headerlink" href="#id37" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pmin_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmin.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmin.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmin_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmin.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmin.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmin_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmin.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmin.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pminu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pminu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pminu.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pminu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pminu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pminu.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pminu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pminu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pminu.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pmax_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmax.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmax.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmax_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmax.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmax.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmax_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmax.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmax.dw</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pmaxu_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaxu.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmaxu.db</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmaxu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaxu.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmaxu.dh</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmaxu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaxu.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">pmaxu.dw</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-multiply-high">
<h3>Packed Multiply High<a class="headerlink" href="#packed-multiply-high" title="Link to this heading"></a></h3>
<section id="id38">
<h4>32-bit<a class="headerlink" href="#id38" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulh_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulhr_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhr.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmulhu_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmulhru_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhru.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulhsu_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulhrsu_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhrsu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id39">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id39" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulh_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulh_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.w</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulhr_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhr.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulhr_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhr.w</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmulhu_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhu.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmulhu_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhu.w</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmulhru_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhru.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmulhru_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhru.w</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulhsu_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulhsu_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.w</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulhrsu_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhrsu.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulhrsu_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhrsu.w</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-multiply-high-accumulate">
<h3>Packed Multiply High Accumulate<a class="headerlink" href="#packed-multiply-high-accumulate" title="Link to this heading"></a></h3>
<section id="id40">
<h4>32-bit<a class="headerlink" href="#id40" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhacc_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhracc_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhracc.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmhaccu_u16x2(uint16x2_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmhraccu_u16x2(uint16x2_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhraccu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhaccsu_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhraccsu_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhraccsu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id41">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id41" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhacc_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhacc_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhracc_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhracc.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhracc_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhracc.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmhaccu_u16x4(uint16x4_t</span> <span class="pre">rd,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmhaccu_u32x2(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccu.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmhraccu_u16x4(uint16x4_t</span> <span class="pre">rd,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhraccu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmhraccu_u32x2(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhraccu.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhaccsu_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhaccsu_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhraccsu_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhraccsu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhraccsu_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhraccsu.w</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-q-format-multiplication">
<h3>Packed “Q-format” Multiplication<a class="headerlink" href="#packed-q-format-multiplication" title="Link to this heading"></a></h3>
<section id="id42">
<h4>32-bit<a class="headerlink" href="#id42" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulq_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulq.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulqr_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulqr.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id43">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id43" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulq_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulq.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulq_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulq.w</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulqr_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulqr.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulqr_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulqr.w</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-multiply-parts">
<h3>Packed Multiply Parts<a class="headerlink" href="#packed-multiply-parts" title="Link to this heading"></a></h3>
<section id="id44">
<h4>32-bit<a class="headerlink" href="#id44" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmul_b00_i16x2(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.h.b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmul_b01_i16x2(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.h.b01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmul_b11_i16x2(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.h.b11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmulu_b00_u16x2(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.h.b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmulu_b01_u16x2(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.h.b01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pmulu_b11_u16x2(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.h.b11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulsu_b00_i16x2(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulsu.h.b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulsu_b11_i16x2(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulsu.h.b11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mul_h00_i32(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mul.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmul.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mul_h01_i32(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mul.h01</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmul.w.h01</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mul_h11_i32(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mul.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmul.w.h11</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mulu_h00_u32(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulu.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulu.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mulu_h01_u32(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulu.h01</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulu.w.h01</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_mulu_h11_u32(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulu.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulu.w.h11</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulsu_h00_i32(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulsu.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulsu.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulsu_h11_i32(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulsu.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulsu.w.h11</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="id45">
<h3>64-bit (RV64 Only)<a class="headerlink" href="#id45" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmul_b00_i16x4(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.h.b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmul_b01_i16x4(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.h.b01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmul_b11_i16x4(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.h.b11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmulu_b00_u16x4(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.h.b00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmulu_b01_u16x4(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.h.b01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pmulu_b11_u16x4(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.h.b11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulsu_b00_i16x4(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulsu.h.b00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulsu_b11_i16x4(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulsu.h.b11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmul_h00_i32x2(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.w.h00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmul_h01_i32x2(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.w.h01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmul_h11_i32x2(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmul.w.h11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmulu_h00_u32x2(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.w.h00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmulu_h01_u32x2(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.w.h01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmulu_h11_u32x2(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulu.w.h11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulsu_h00_i32x2(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulsu.w.h00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulsu_h11_i32x2(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulsu.w.h11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mul_w00_i64(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mul.w00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mul_w01_i64(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mul.w01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mul_w11_i64(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mul.w11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_mulu_w00_i64(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulu.w00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_mulu_w01_i64(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulu.w01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_mulu_w11_i64(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulu.w11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mulsu_w00_i64(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulsu.w00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mulsu_w11_i64(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulsu.w11</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-multiply-parts-accumulate">
<h3>Packed Multiply Parts Accumulate<a class="headerlink" href="#packed-multiply-parts-accumulate" title="Link to this heading"></a></h3>
<section id="id46">
<h4>32-bit<a class="headerlink" href="#id46" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_macc_h00_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">macc.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmacc.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_macc_h01_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">macc.h01</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmacc.w.h01</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_macc_h11_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">macc.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmacc.w.h11</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_maccu_h00_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccu.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmaccu.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_maccu_h01_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccu.h01</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmaccu.w.h01</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_maccu_h11_u32(uint32_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccu.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmaccu.w.h11</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_maccsu_h00_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccsu.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmaccsu.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_maccsu_h11_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccsu.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmaccsu.w.h11</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id47">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id47" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmacc_h00_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmacc.w.h00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmacc_h01_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmacc.w.h01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmacc_h11_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmacc.w.h11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmaccu_h00_u32x2(uint32x2_t,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaccu.w.h00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmaccu_h01_u32x2(uint32x2_t,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaccu.w.h01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pmaccu_h11_u32x2(uint32x2_t,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaccu.w.h11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmaccsu_h00_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaccsu.w.h00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmaccsu_h11_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmaccsu.w.h11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_macc_w00_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">macc.w00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_macc_w01_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">macc.w01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_macc_w11_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">macc.w11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_maccu_w00_u64(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccu.w00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_maccu_w01_u64(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccu.w01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_maccu_w11_u64(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccu.w11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_maccsu_w00_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccsu.w00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_maccsu_w11_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">maccsu.w11</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-q-format-multiply-parts-accumulate">
<h3>Packed “Q-format” Multiply Parts Accumulate<a class="headerlink" href="#packed-q-format-multiply-parts-accumulate" title="Link to this heading"></a></h3>
<section id="id48">
<h4>32-bit<a class="headerlink" href="#id48" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mqacc_h00_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqacc.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmqacc.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mqacc_h01_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqacc.h01</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmqacc.w.h01</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mqacc_h11_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqacc.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmqacc.w.h11</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mqracc_h00_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqracc.h00</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmqracc.w.h00</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mqracc_h01_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqracc.h01</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmqracc.w.h01</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mqracc_h11_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqracc.h11</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmqracc.w.h11</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id49">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id49" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqacc_h00_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqacc.w.h00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqacc_h01_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqacc.w.h01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqacc_h11_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqacc.w.h11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqracc_h00_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqracc.w.h00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqracc_h01_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqracc.w.h01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqracc_h11_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqracc.w.h11</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqacc_h00_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqacc.w00</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqacc_h01_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqacc.w01</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqacc_h11_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqacc.w11</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqracc_h00_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqracc.w00</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqracc_h01_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqracc.w01</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_mqracc_h11_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mqracc.w11</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-multiply-high-parts">
<h3>Packed Multiply High Parts<a class="headerlink" href="#packed-multiply-high-parts" title="Link to this heading"></a></h3>
<section id="id50">
<h4>32-bit<a class="headerlink" href="#id50" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulh_b0_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulh_b1_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulhsu_b0_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmulhsu_b1_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulh_h0_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulh.h0</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulh.w.h0</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulh_h1_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulh.h1</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulh.w.h1</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulhsu_h0_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulhsu.h0</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulhsu.w.h0</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mulhsu_h1_i32(int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mulhsu.h1</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmulhsu.w.h1</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id51">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id51" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulh_b0_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulh_b1_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulhsu_b0_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmulhsu_b1_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulh_b0_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.w.h0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulh_b1_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulh.w.h1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulhsu_b0_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.w.h0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmulhsu_b1_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmulhsu.w.h1</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-multiply-high-parts-accumulate">
<h3>Packed Multiply High Parts Accumulate<a class="headerlink" href="#packed-multiply-high-parts-accumulate" title="Link to this heading"></a></h3>
<section id="id52">
<h4>32-bit<a class="headerlink" href="#id52" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhacc_b0_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhacc_b1_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhaccsu_b0_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pmhaccsu_b1_i16x2(int16x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhacc_h0_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhacc.h0</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhacc.w.h0</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhacc_h1_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhacc.h1</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhacc.w.h1</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhaccsu_h0_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhaccsu.h0</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhaccsu.w.h0</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_mhaccsu_h1_i32(int32_t</span> <span class="pre">rd,</span> <span class="pre">int32_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mhaccsu.h1</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">pmhaccsu.w.h1</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id53">
<h4>64-bit (RV64 Only)<a class="headerlink" href="#id53" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>TODO: Could be emulated on RV32 with 2 instructions.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhacc_b0_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhacc_b1_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhaccsu_b0_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.h.b0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pmhaccsu_b1_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.h.b1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhacc_h0_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.w.h0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhacc_h1_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhacc.w.h1</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhaccsu_h0_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.w.h0</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmhaccsu_h1_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmhaccsu.w.h1</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-logical-operations">
<h3>Packed Logical Operations<a class="headerlink" href="#packed-logical-operations" title="Link to this heading"></a></h3>
<p>These are convenience functions to allow bitwise and/or/xor/not on packed vectors using scalar instructions.</p>
<section id="id54">
<h4>32-bit<a class="headerlink" href="#id54" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pand_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pand_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pand_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pand_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_por_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_por_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_por_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_por_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pxor_i8x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pxor_u8x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pxor_i16x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pxor_u16x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pnot_i8x4(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pnot_u8x4(uint8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pnot_i16x2(int16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pnot_u16x2(uint16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id55">
<h4>64-bit<a class="headerlink" href="#id55" title="Link to this heading"></a></h4>
<ul class="simple">
<li><p>NOTE: This requires 2 instructions for RV32.</p></li>
</ul>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pand_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pand_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pand_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pand_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pand_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pand_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">and</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_por_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_por_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_por_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_por_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_por_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_por_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">or</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pxor_i8x8(int8x8_t</span> <span class="pre">rs1,</span> <span class="pre">int8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pxor_u8x8(uint8x8_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x8_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pxor_i16x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pxor_u16x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pxor_i32x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pxor_u32x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">xor</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pnot_i8x8(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pnot_u8x8(uint8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pnot_i16x4(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pnot_u16x4(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pnot_i32x2(int32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pnot_u32x2(uint32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">not</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-widening-addition-and-subtraction">
<h3>Packed Widening Addition and Subtraction<a class="headerlink" href="#packed-widening-addition-and-subtraction" title="Link to this heading"></a></h3>
</section>
<section id="bit-rv32-only">
<h3>32-bit (RV32 Only)<a class="headerlink" href="#bit-rv32-only" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwadd_i16x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwadd.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwadd_i32x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwadd.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwaddu_u16x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwaddu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwaddu_u32x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwaddu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwsub_i16x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsub.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwsub_i32x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsub.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwsubu_u16x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsubu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwsubu_u32x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsubu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-widening-addition-and-subtraction-accumulate">
<h3>Packed Widening Addition and Subtraction Accumulate<a class="headerlink" href="#packed-widening-addition-and-subtraction-accumulate" title="Link to this heading"></a></h3>
</section>
<section id="id56">
<h3>32-bit (RV32 Only)<a class="headerlink" href="#id56" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwadda_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwadda.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwadda_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwadda.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwaddau_u16x4(uint16x4_t</span> <span class="pre">rd,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwaddau.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwaddau_u32x2(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwaddau.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwsuba_i16x4(int16x4_t</span> <span class="pre">rd,</span> <span class="pre">int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsuba.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwsuba_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsuba.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwsubau_u16x4(uint16x4_t</span> <span class="pre">rd,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsubau.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwsubau_u32x2(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwsubau.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-widening-multiply">
<h3>Packed Widening Multiply<a class="headerlink" href="#packed-widening-multiply" title="Link to this heading"></a></h3>
</section>
<section id="id57">
<h3>32-bit (RV32 Only)<a class="headerlink" href="#id57" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwmul_i16x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmul.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwmul_i32x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmul.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwmulu_u16x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmulu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwmulu_u32x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmulu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwmulsu_u16x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmulsu.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwmulsu_u32x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmulsu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-widening-multiply-accmulate">
<h3>Packed Widening Multiply Accmulate<a class="headerlink" href="#packed-widening-multiply-accmulate" title="Link to this heading"></a></h3>
<section id="id58">
<h4>32-bit (RV32 Only)<a class="headerlink" href="#id58" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwmacc_i32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmacc.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwmaccu_u32x2(uint32x2_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmaccu.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwmaccsu_u32x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwmaccsu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-q-format-multiply-with-widening-accumulate">
<h3>Packed “Q-format” Multiply with Widening Accumulate<a class="headerlink" href="#packed-q-format-multiply-with-widening-accumulate" title="Link to this heading"></a></h3>
<section id="id59">
<h4>32-bit (RV32 Only)<a class="headerlink" href="#id59" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqwacc_i16x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqwacc.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pmqrwacc_i16x2(int32x2_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pmqrwacc.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-widening-shift">
<h3>Packed Widening Shift<a class="headerlink" href="#packed-widening-shift" title="Link to this heading"></a></h3>
<section id="id60">
<h4>32-bit (RV32 Only)<a class="headerlink" href="#id60" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwsll_s_u16x4(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwslli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pwsll.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwsll_s_u32x2(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwslli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pwsll.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwsla_s_i16x4(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwslai.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pwsla.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwsla_s_i32x2(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwslai.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pwsla.hs</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-narrowing-shift">
<h3>Packed Narrowing Shift<a class="headerlink" href="#packed-narrowing-shift" title="Link to this heading"></a></h3>
<section id="id61">
<h4>32-bit (RV32 Only)<a class="headerlink" href="#id61" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pnsrl_s_u8x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pnsrl.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pnsrl_s_u16x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pnsrl.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pnsra_s_i8x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrai.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pnsra.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pnsra_s_i16x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrai.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pnsra.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pnsrar_s_i8x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrari.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pnsrar.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pnsrar_s_i16x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrari.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pnsrar.hs</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-narrowing-clip">
<h3>Packed Narrowing Clip<a class="headerlink" href="#packed-narrowing-clip" title="Link to this heading"></a></h3>
<section id="id62">
<h4>32-bit (RV32 Only)<a class="headerlink" href="#id62" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pnclipu_s_u8x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipiu.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipu.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pnclipu_s_u16x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipiu.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipu.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pnclipru_s_u8x4(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipriu.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipru.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pnclipru_s_u16x2(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipriu.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipru.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pnclip_s_i8x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipi.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipu.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pnclip_s_i16x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipi.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipu.hs</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pnclipr_s_i8x4(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipri.b</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipr.bs</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pnclipr_s_i16x2(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">unsigned</span> <span class="pre">shamt);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnclipri.h</span></code>, <code class="docutils literal notranslate"><span class="pre">pnclipr.hs</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-multiplication-with-widening-horizontal-addition">
<h3>Packed Multiplication with Widening Horizontal Addition<a class="headerlink" href="#packed-multiplication-with-widening-horizontal-addition" title="Link to this heading"></a></h3>
<section id="id63">
<h4>32-bit (RV32 Only)<a class="headerlink" href="#id63" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wadd_i64(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wadd.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wadda_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wadda.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wadd_x_i64(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wadd.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wadda_x_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wadda.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pm2waddu_u64(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2waddu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_pm2waddau_u64(uint64_t</span> <span class="pre">rd,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2waddau.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wsub_i64(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wsub.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wsuba_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wsuba.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wsub_x_i64(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wsub.hx</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2wsuba_x_i64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2wsuba.hx</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2waddsu_u64(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2waddsu.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_pm2waddasu_u64(int64_t</span> <span class="pre">rd,</span> <span class="pre">int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pm2waddasu.h</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-widening-convert">
<h3>Packed Widening Convert<a class="headerlink" href="#packed-widening-convert" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwcvt_i16x4(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwadd.b</span></code>(rs2=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip8p</span></code>(rs2=x0)+<code class="docutils literal notranslate"><span class="pre">psext.h.b</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwcvt_i32x2(int16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pwadd.h</span></code>(rs2=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip16p</span></code>(rs2=x0)+<code class="docutils literal notranslate"><span class="pre">psext.w.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwcvtu_u16x4(uint8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip8p</span></code>(rs2=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip8p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwcvtu_u32x2(uint16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip16p</span></code>(rs2=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip16p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwcvth_i16x4(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip8p</span></code>(rs1=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip8p</span></code>(rs1=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwcvth_u16x4(uint8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip8p</span></code>(rs1=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip8p</span></code>(rs1=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwcvth_i32x2(int16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip16p</span></code>(rs1=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip16p</span></code>(rs1=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwcvth_u32x2(uint16x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip16p</span></code>(rs1=x0)(RV32), <code class="docutils literal notranslate"><span class="pre">zip16p</span></code>(rs1=x0)(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-narrowing-convert">
<h3>Packed Narrowing Convert<a class="headerlink" href="#packed-narrowing-convert" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pncvt_i8x4(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pncvt_u8x4(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pncvt_i16x2(int32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pncvt_u16x2(uint32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pncvth_i8x4(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=8)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8hp</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pncvth_u8x4(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=8)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8hp</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pncvth_i16x2(int32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=16)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16hp</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pncvth_u16x2(uint32x2_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=16)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16hp</span></code>(rs2=x0)(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-zip">
<h3>Packed Zip<a class="headerlink" href="#packed-zip" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pzip_i8x8(int8x4_t</span> <span class="pre">rs1,</span> <span class="pre">int8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip8p</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">zip8p</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pzip_u8x8(uint8x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint8x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip8p</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">zip8p</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pzip_i16x4(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip16p</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">zip16p</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pzip_u16x4(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">wzip16p</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">zip16p</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-unzip">
<h3>Packed Unzip<a class="headerlink" href="#packed-unzip" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_punzipe_i8x4(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_punzipo_i8x4(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=8)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8hp</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_punzipe_u8x4(uint8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_punzipo_u8x4(uint8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.b</span></code>(imm=8)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip8hp</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_punzipe_i16x2(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_punzipo_i16x2(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=16)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_punzipe_u16x2(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=0)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_punzipo_u16x2(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pnsrli.h</span></code>(imm=16)(RV32), <code class="docutils literal notranslate"><span class="pre">unzip16p</span></code>(rs2=x0)(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-narrowing-zip">
<h3>Packed Narrowing Zip<a class="headerlink" href="#packed-narrowing-zip" title="Link to this heading"></a></h3>
<section id="id64">
<h4>32-bit<a class="headerlink" href="#id64" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pnzip_i8x4(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pnzip_u8x4(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pnziph_i8x4(int16x2_t</span> <span class="pre">rs1,</span> <span class="pre">int16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pnziph_u8x4(uint16x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id65">
<h4>64-bit<a class="headerlink" href="#id65" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pnzip_i8x8(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.db</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pnzip_u8x8(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.db</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pnzip_i16x4(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.dh</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pnzip_u16x4(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.dh</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pnziph_i8x8(int16x4_t</span> <span class="pre">rs1,</span> <span class="pre">int16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.db</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pnziph_u8x8(uint16x4_t</span> <span class="pre">rs1,</span> <span class="pre">uint16x4_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.db</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(RV64)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pnziph_i16x4(int32x2_t</span> <span class="pre">rs1,</span> <span class="pre">int32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.dh</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pnziph_u16x4(uint32x2_t</span> <span class="pre">rs1,</span> <span class="pre">uint32x2_t</span> <span class="pre">rs2);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.dh</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-narrowing-unzip">
<h3>Packed Narrowing Unzip<a class="headerlink" href="#packed-narrowing-unzip" title="Link to this heading"></a></h3>
<section id="id66">
<h4>32-bit<a class="headerlink" href="#id66" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pwunzipe_i16x2(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psext.h.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pwunzipo_i16x2(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.h</span></code>(imm=8)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pwunzipue_u16x2(uint8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(rs2=0)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pwunzipuo_u16x2(uint8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(rs2=0)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pwunziphe_i16x2(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>(imm=8)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pwunzipho_i16x2(int8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(rs1=0)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pwunziphe_u16x2(uint8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>(imm=8)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pwunzipho_u16x2(uint8x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(rs1=0)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id67">
<h4>64-bit<a class="headerlink" href="#id67" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwunzipe_i16x4(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psext.h.b</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psext.dh.b</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwunzipo_i16x4(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.h</span></code>(imm=8)(RV64), <code class="docutils literal notranslate"><span class="pre">psrai.dh</span></code>(imm=8)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwunzipue_u16x4(uint8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.b</span></code>(rs2=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.db</span></code>(rs2_p=0)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwunzipuo_u16x4(uint8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(rs2=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.db</span></code>(rs2_p=0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwunzipe_i32x2(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psext.w.h</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">psext.dw.h</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwunzipo_i32x2(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">psrai.w</span></code>(imm=16)(RV64), <code class="docutils literal notranslate"><span class="pre">psrai.dw</span></code>(imm=16)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwunzipue_u32x2(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(rs2=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppaire.dh</span></code>(rs2_p=0)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwunzipuo_u32x2(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code>(rs2=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.dh</span></code>(rs2_p=0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwunziphe_i16x4(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>(imm=8)(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dh</span></code>(imm=8)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pwunzipho_i16x4(int8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(rs1=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.db</span></code>(rs1_p=0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwunziphe_u16x4(uint8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.h</span></code>(imm=8)(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dh</span></code>(imm=8)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pwunzipho_u16x4(uint8x8_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.b</span></code>(rs1=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.db</span></code>(rs1_p=0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwunziphe_i32x2(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.w</span></code>(imm=16)(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dw</span></code>(imm=16)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pwunzipho_i32x2(int16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code>(rs1=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.dh</span></code>(rs1_p=0)(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwunziphe_u32x2(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pslli.w</span></code>(imm=16)(RV64), <code class="docutils literal notranslate"><span class="pre">pslli.dw</span></code>(imm=16)(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pwunzipho_u32x2(uint16x4_t</span> <span class="pre">rs1);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ppairo.h</span></code>(rs1=0)(RV64), <code class="docutils literal notranslate"><span class="pre">ppairo.dh</span></code>(rs1_p=0)(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>
<section id="packed-load-and-store">
<h2>Packed Load and Store<a class="headerlink" href="#packed-load-and-store" title="Link to this heading"></a></h2>
<p>Load and store intrinsics. These assume the pointer is aligned to the element
size. If target CPU does not support unaligned scalar accesses and the compiler
cannot prove the pointer is more aligned, this will be broken down into multiple
loads and stores.</p>
<p>Compiler hints like <code class="docutils literal notranslate"><span class="pre">__builtin_assume_aligned</span></code> can help.</p>
<ul class="simple">
<li><p>TODO: Do we need aligned load/store intrinsics?</p></li>
</ul>
<section id="id68">
<h3>32-bit<a class="headerlink" href="#id68" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pload_i8x4(int8_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">lw</span></code> or multiple loads and packs</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pload_u8x4(uint8_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">lw</span></code> or multiple loads and packs</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pload_i16x2(int16_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">lw</span></code> or multiple loads and packs</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pload_u16x2(uint16_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">lw</span></code> or multiple loads and packs</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_i8x4(int8_t</span> <span class="pre">*p,</span> <span class="pre">int8x4_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sw</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_u8x4(uint8_t</span> <span class="pre">*p,</span> <span class="pre">uint8x4_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sw</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_i16x2(int16_t</span> <span class="pre">*p,</span> <span class="pre">int16x2_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sw</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_u16x2(uint16_t</span> <span class="pre">*p,</span> <span class="pre">uint16x2_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sw</span></code> or multiple stores and shifts</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id69">
<h3>64-bit<a class="headerlink" href="#id69" title="Link to this heading"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pload_i8x8(int8_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ld</span></code> or multiple loads and pack</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pload_i8x8(uint8_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ld</span></code> or multiple loads and pack</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pload_i16x4(int16_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ld</span></code> or multiple loads and pack</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pload_u16x4(uint16_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ld</span></code> or multiple loads and pack</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pload_i32x2(int32_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ld</span></code> or multiple loads and pack</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pload_u32x2(uint32_t</span> <span class="pre">*p);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">ld</span></code> or multiple loads and pack</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_i8x8(int8_t</span> <span class="pre">*p,</span> <span class="pre">int8x8_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sd</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_u8x8(uint8_t</span> <span class="pre">*p,</span> <span class="pre">uint8x8_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sd</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_i16x4(int16_t</span> <span class="pre">*p,</span> <span class="pre">int16x4_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sd</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_u16x4(uint16_t</span> <span class="pre">*p,</span> <span class="pre">uint16x4_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sd</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_i32x2(int32_t</span> <span class="pre">*p,</span> <span class="pre">int32x2_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sd</span></code> or multiple stores and shifts</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">__riscv_pstore_u32x2(uint32_t</span> <span class="pre">*p,</span> <span class="pre">uint32x2_t</span> <span class="pre">v);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">sd</span></code> or multiple stores and shifts</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-element-insert-and-extract">
<h3>Packed Element Insert and Extract<a class="headerlink" href="#packed-element-insert-and-extract" title="Link to this heading"></a></h3>
<p>Intrinsics to extract or insert individual elements. These will turn into base
ISA shifts and and/or/xor. Index must be a constant.</p>
<section id="id70">
<h4>32-bit<a class="headerlink" href="#id70" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8_t</span> <span class="pre">__riscv_pget_i8x4_i8(int8x4_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">sext.b</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8_t</span> <span class="pre">__riscv_pget_u8x4_u8(uint8x4_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">zext.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16_t</span> <span class="pre">__riscv_pget_i16x2_i16(int16x4_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">sext.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16_t</span> <span class="pre">__riscv_pget_u16x2_u16(uint16x4_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">zext.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pset_i8_i8x4(int8x4_t</span> <span class="pre">v,</span> <span class="pre">int8_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pset_u8_u8x4(uint8x4_t</span> <span class="pre">v,</span> <span class="pre">uint8_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pset_i16_i16x2(int16x2_t</span> <span class="pre">v,</span> <span class="pre">int16_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pset_u16_u16x2(uint16x2_t</span> <span class="pre">v,</span> <span class="pre">uint16_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id71">
<h4>64-bit<a class="headerlink" href="#id71" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8_t</span> <span class="pre">__riscv_pget_i8x8_i8(int8x8_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">sextb</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8_t</span> <span class="pre">__riscv_pget_u8x8_u8(uint8x8_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">zext.b</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16_t</span> <span class="pre">__riscv_pget_i16x4_i16(int16x4_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">sext.h</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16_t</span> <span class="pre">__riscv_pget_u16x4_u16(uint16x4_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>+<code class="docutils literal notranslate"><span class="pre">zext.h</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_pget_i32x2_i32(int32x2_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srai</span></code>/<code class="docutils literal notranslate"><span class="pre">sext.w</span></code>(RV64), Free(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_pget_u32x2_u32(uint32x2_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>/<code class="docutils literal notranslate"><span class="pre">zext.w</span></code>(RV64), Free(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pset_i8_i8x8(int8x8_t</span> <span class="pre">v,</span> <span class="pre">int8_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pset_u8_u8x8(uint8x8_t</span> <span class="pre">v,</span> <span class="pre">uint8_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pset_i16_i16x4(int16x4_t</span> <span class="pre">v,</span> <span class="pre">int16_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pset_u16_u16x4(uint16x4_t</span> <span class="pre">v,</span> <span class="pre">uint16_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pset_i32_i32x2(int32x2_t</span> <span class="pre">v,</span> <span class="pre">int32_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pset_u32_u32x2(uint32x2_t</span> <span class="pre">v,</span> <span class="pre">uint32_t</span> <span class="pre">e,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-element-join">
<h3>Packed Element Join<a class="headerlink" href="#packed-element-join" title="Link to this heading"></a></h3>
<p>Intrinsics to join multiple scalars into a packed vector.</p>
<section id="id72">
<h4>32-bit<a class="headerlink" href="#id72" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pjoin4_i8x4(int8_t</span> <span class="pre">e0,</span> <span class="pre">int8_t</span> <span class="pre">e1,</span> <span class="pre">int8_t</span> <span class="pre">e2,</span> <span class="pre">int8_t</span> <span class="pre">e3)</span></code></p></td>
<td><p>Multiple pack or ppair instructions.</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pjoin4_u8x4(uint8_t</span> <span class="pre">e0,</span> <span class="pre">uint8_t</span> <span class="pre">e1,</span> <span class="pre">uint8_t</span> <span class="pre">e2,</span> <span class="pre">uint8_t</span> <span class="pre">e3)</span></code></p></td>
<td><p>Multiple pack or ppair instructions.</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pjoin2_i16x2(int16_t</span> <span class="pre">e0,</span> <span class="pre">int16_t</span> <span class="pre">e1)</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pjoin2_u16x2(uint16_t</span> <span class="pre">e0,</span> <span class="pre">uint16_t</span> <span class="pre">e1)</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="id73">
<h4>64-bit<a class="headerlink" href="#id73" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pjoin4_i16x4(int16_t</span> <span class="pre">e0,</span> <span class="pre">int16_t</span> <span class="pre">e1,</span> <span class="pre">int16_t</span> <span class="pre">e2,</span> <span class="pre">int16_t</span> <span class="pre">e3)</span></code></p></td>
<td><p>Multiple pack or ppair instructions</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pjoin4_u16x4(uint16_t</span> <span class="pre">e0,</span> <span class="pre">uint16_t</span> <span class="pre">e1,</span> <span class="pre">uint16_t</span> <span class="pre">e2,</span> <span class="pre">uint16_t</span> <span class="pre">e3)</span></code></p></td>
<td><p>Multiple pack or ppair instructions</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_pjoin2_i32x2(int32_t</span> <span class="pre">e0,</span> <span class="pre">int32_t</span> <span class="pre">e1)</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_pjoin2_u32x2(uint32_t</span> <span class="pre">e0,</span> <span class="pre">uint32_t</span> <span class="pre">e1)</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32), <code class="docutils literal notranslate"><span class="pre">ppaire.h</span></code>(RV64)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-subvector-insert-and-extract">
<h3>Packed Subvector Insert and Extract<a class="headerlink" href="#packed-subvector-insert-and-extract" title="Link to this heading"></a></h3>
<p>Intrinsics to insert or extract 32-bit packed subvectors from 64-bit packed vectors. The index
specifies which subvector to extract. 0 - low, 1 - high.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_pget_i8x8_i8x4(int8x8_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srai</span></code>/<code class="docutils literal notranslate"><span class="pre">sext.w</span></code>(RV64), Free(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_pget_u8x8_u8x4(uint8x8_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>/<code class="docutils literal notranslate"><span class="pre">zext.w</span></code>(RV64), Free(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_pget_i16x4_i16x2(int16x4_t</span> <span class="pre">v,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srai</span></code>/<code class="docutils literal notranslate"><span class="pre">sext.w</span></code>(RV64), Free(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_pget_u16x4_u16x2(uint16x4_t</span> <span class="pre">,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">srli</span></code>/<code class="docutils literal notranslate"><span class="pre">zext.w</span></code>(RV64), Free(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pset_i8x4_i8x8(int8x8_t</span> <span class="pre">v,</span> <span class="pre">int8x4_t</span> <span class="pre">s,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pset_u8x4_u8x8(uint8x8_t</span> <span class="pre">v,</span> <span class="pre">uint8x4_t</span> <span class="pre">s,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p>Multiple(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pset_i16x2_i16x4(int16x4_t</span> <span class="pre">v,</span> <span class="pre">int16x2_t</span> <span class="pre">s,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>/<code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pset_u16x2_u16x4(uint16x4_t</span> <span class="pre">v,</span> <span class="pre">uint16x2_t</span> <span class="pre">s,</span> <span class="pre">const</span> <span class="pre">unsigned</span> <span class="pre">idx);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>/<code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="packed-subvector-join">
<h3>Packed Subvector Join<a class="headerlink" href="#packed-subvector-join" title="Link to this heading"></a></h3>
<p>Intrinsics to join multiple 32-bit subvectors into a 64-bit vector.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
<th class="head"><p>Instruction</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_pjoin2_i8x8(int8x4_t</span> <span class="pre">lo,</span> <span class="pre">int8x4_t</span> <span class="pre">hi);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>/<code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), up to 2 <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_pjoin2_i8x8(uint8x4_t</span> <span class="pre">lo,</span> <span class="pre">uint8x4_t</span> <span class="pre">hi);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>/<code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), up to 2 <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_pjoin2_i16x4(int16x2_t</span> <span class="pre">lo,</span> <span class="pre">int16x2_t</span> <span class="pre">hi);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>/<code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), up to 2 <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_pjoin2_i16x4(uint16x2_t</span> <span class="pre">lo,</span> <span class="pre">uint16x2_t</span> <span class="pre">hi);</span></code></p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">pack</span></code>/<code class="docutils literal notranslate"><span class="pre">ppaireo.w</span></code>(RV64), up to 2 <code class="docutils literal notranslate"><span class="pre">mv</span></code>(RV32)</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="reinterpret-casts">
<h2>Reinterpret casts<a class="headerlink" href="#reinterpret-casts" title="Link to this heading"></a></h2>
<section id="packed-scalar">
<h3>Packed &lt;-&gt; Scalar<a class="headerlink" href="#packed-scalar" title="Link to this heading"></a></h3>
<section id="id74">
<h4>32-bit<a class="headerlink" href="#id74" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_preinterpret_u8x4_u32(uint8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_preinterpret_u16x2_u32(uint16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_preinterpret_i8x4_u32(int8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32_t</span> <span class="pre">__riscv_preinterpret_i16x2_u32(int16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_preinterpret_u8x4_i32(uint8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_preinterpret_u16x2_i32(uint16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_preinterpret_i8x4_i32(int8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32_t</span> <span class="pre">__riscv_preinterpret_i16x2_i32(int16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_preinterpret_u32_u8x4(uint32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_preinterpret_u32_u16x2(uint32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_preinterpret_u32_i8x4(uint32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_preinterpret_u32_i16x2(uint32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_preinterpret_i32_u8x4(int32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_preinterpret_i32_u16x2(int32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_preinterpret_i32_i8x4(int32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_preinterpret_i32_i16x2(int32_t</span> <span class="pre">x);</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id75">
<h4>64-bit<a class="headerlink" href="#id75" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_preinterpret_u8x8_u64(uint8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_preinterpret_u16x4_u64(uint16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_preinterpret_u32x2_u64(uint32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_preinterpret_i8x8_u64(int8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_preinterpret_i16x4_u64(int16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint64_t</span> <span class="pre">__riscv_preinterpret_i32x2_u64(int32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_preinterpret_u8x8_i64(uint8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_preinterpret_u16x4_i64(uint16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_preinterpret_u32x2_i64(uint32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_preinterpret_i8x8_i64(int8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_preinterpret_i16x4_i64(int16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int64_t</span> <span class="pre">__riscv_preinterpret_i32x2_i64(int32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_preinterpret_u64_u8x8(uint64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_preinterpret_u64_u16x4(uint64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_preinterpret_u64_u32x2(uint64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_preinterpret_u64_i8x8(uint64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_preinterpret_u64_i16x4(uint64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_preinterpret_u64_i32x2(uint64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_preinterpret_i64_u8x8(int64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_preinterpret_i64_u16x4(int64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_preinterpret_i64_u32x2(int64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_preinterpret_i64_i8x8(int64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_preinterpret_i64_i16x4(int64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_preinterpret_i64_i32x2(int64_t</span> <span class="pre">x);</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="packed-packed">
<h3>Packed &lt;-&gt; Packed<a class="headerlink" href="#packed-packed" title="Link to this heading"></a></h3>
<section id="id76">
<h4>32-bit<a class="headerlink" href="#id76" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_preinterpret_i8x4_u8x4(int8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_preinterpret_u16x2_u8x4(uint16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x4_t</span> <span class="pre">__riscv_preinterpret_i16x2_u8x4(int16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_preinterpret_u8x4_i8x4(uint8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_preinterpret_u16x2_i8x4(uint16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x4_t</span> <span class="pre">__riscv_preinterpret_i16x2_i8x4(int16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_preinterpret_u8x4_u16x2(uint8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_preinterpret_i8x4_u16x2(int8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x2_t</span> <span class="pre">__riscv_preinterpret_i16x2_u16x2(int16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_preinterpret_u8x4_i16x2(uint8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_preinterpret_i8x4_i16x2(int8x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x2_t</span> <span class="pre">__riscv_preinterpret_u16x2_i16x2(uint16x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
</tbody>
</table>
</section>
<section id="id77">
<h4>64-bit<a class="headerlink" href="#id77" title="Link to this heading"></a></h4>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Prototype</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_preinterpret_i8x8_u8x8(int8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_preinterpret_u16x4_u8x8(uint16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_preinterpret_i16x4_u8x8(int16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_preinterpret_u32x2_u8x8(uint32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint8x8_t</span> <span class="pre">__riscv_preinterpret_i32x2_u8x8(int32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_preinterpret_u8x8_i8x8(uint8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_preinterpret_u16x4_i8x8(uint16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_preinterpret_i16x4_i8x8(int16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_preinterpret_u32x2_i8x8(uint32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int8x8_t</span> <span class="pre">__riscv_preinterpret_i32x2_i8x8(int32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_preinterpret_u8x8_u16x4(uint8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_preinterpret_i8x8_u16x4(int8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_preinterpret_i16x4_u16x4(int16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_preinterpret_u32x2_u16x4(uint32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint16x4_t</span> <span class="pre">__riscv_preinterpret_i32x2_u16x4(int32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_preinterpret_u8x8_i16x4(uint8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_preinterpret_i8x8_i16x4(int8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_preinterpret_u16x4_i16x4(uint16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_preinterpret_u32x2_i16x4(uint32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int16x4_t</span> <span class="pre">__riscv_preinterpret_i32x2_i16x4(int32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_preinterpret_u8x8_u32x2(uint8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_preinterpret_i8x8_u32x2(int8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_preinterpret_u16x4_u32x2(uint16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_preinterpret_i16x4_u32x2(int16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">uint32x2_t</span> <span class="pre">__riscv_preinterpret_i32x2_u32x2(int32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_preinterpret_u8x8_i32x2(uint8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_preinterpret_i8x8_i32x2(int8x8_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_preinterpret_u16x4_i32x2(uint16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_preinterpret_i16x4_i32x2(int16x4_t</span> <span class="pre">x);</span></code></p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">int32x2_t</span> <span class="pre">__riscv_preinterpret_u32x2_i32x2(uint32x2_t</span> <span class="pre">x);</span></code></p></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, RISC-V International.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>