# TCL File Generated by Component Editor 16.1
# Thu Nov 21 23:10:46 GMT 2019
# DO NOT MODIFY


# 
# ShiftRegCtl "ShiftRegCtl" v1.0
# Theo Markettos 2019.11.21.23:10:46
# Cambridge Teaching Board shift register controller
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module ShiftRegCtl
# 
set_module_property DESCRIPTION "Cambridge Teaching Board shift register controller"
set_module_property NAME ShiftRegCtl
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Theo Markettos"
set_module_property DISPLAY_NAME ShiftRegCtl
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL shiftregctl
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file shiftregctl.sv SYSTEM_VERILOG PATH shiftregctl.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point buttons
# 
add_interface buttons conduit end
set_interface_property buttons associatedClock clock
set_interface_property buttons associatedReset reset
set_interface_property buttons ENABLED true
set_interface_property buttons EXPORT_OF ""
set_interface_property buttons PORT_NAME_MAP ""
set_interface_property buttons CMSIS_SVD_VARIABLES ""
set_interface_property buttons SVD_ADDRESS_GROUP ""

add_interface_port buttons buttons export Bidir 16


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock_50m clk Input 1


# 
# connection point shiftreg_clk
# 
add_interface shiftreg_clk conduit end
set_interface_property shiftreg_clk associatedClock clock
set_interface_property shiftreg_clk associatedReset reset
set_interface_property shiftreg_clk ENABLED true
set_interface_property shiftreg_clk EXPORT_OF ""
set_interface_property shiftreg_clk PORT_NAME_MAP ""
set_interface_property shiftreg_clk CMSIS_SVD_VARIABLES ""
set_interface_property shiftreg_clk SVD_ADDRESS_GROUP ""

add_interface_port shiftreg_clk shiftreg_clk shiftreg_clk Output 1


# 
# connection point shiftreg_loadn
# 
add_interface shiftreg_loadn conduit end
set_interface_property shiftreg_loadn associatedClock clock
set_interface_property shiftreg_loadn associatedReset reset
set_interface_property shiftreg_loadn ENABLED true
set_interface_property shiftreg_loadn EXPORT_OF ""
set_interface_property shiftreg_loadn PORT_NAME_MAP ""
set_interface_property shiftreg_loadn CMSIS_SVD_VARIABLES ""
set_interface_property shiftreg_loadn SVD_ADDRESS_GROUP ""

add_interface_port shiftreg_loadn shiftreg_loadn shiftreg_loadn Output 1


# 
# connection point shiftreg_out
# 
add_interface shiftreg_out conduit end
set_interface_property shiftreg_out associatedClock clock
set_interface_property shiftreg_out associatedReset reset
set_interface_property shiftreg_out ENABLED true
set_interface_property shiftreg_out EXPORT_OF ""
set_interface_property shiftreg_out PORT_NAME_MAP ""
set_interface_property shiftreg_out CMSIS_SVD_VARIABLES ""
set_interface_property shiftreg_out SVD_ADDRESS_GROUP ""

add_interface_port shiftreg_out shiftreg_out shiftreg_out Input 1

