<center>
    <h1 align="center">RCA4</h1>
    <h4 align="center">A Verilog exercise for 4-bit Ripple Carry Adder on 7-Segment Display design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 21 June 2024<br>
        <strong>Last tested version:</strong> 0621
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

* A = 0000, B = 0000, Cin = 0, S=0
![A0000_B0000_Cin0](./img/A0000_B0000_Cin0.jpg)

* A = 0101, B = 1010, Cin = 0, S=F
![A0101_B1010_Cin0](./img/A0101_B1010_Cin0.jpg)

* A = 1010, B = 1001, Cin = 1, S=4
![A1010_B1001_Cin1](./img/A1010_B1001_Cin1.jpg)