
Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d04  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08001e10  08001e10  00011e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e88  08001e88  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08001e88  08001e88  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001e88  08001e88  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e88  08001e88  00011e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001e8c  08001e8c  00011e8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001e90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000070  08001f00  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000a4  08001f00  000200a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003364  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000109b  00000000  00000000  000233fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000458  00000000  00000000  00024498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003b0  00000000  00000000  000248f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016913  00000000  00000000  00024ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005635  00000000  00000000  0003b5b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007dcb2  00000000  00000000  00040be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000be89a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001320  00000000  00000000  000be8ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001df8 	.word	0x08001df8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001df8 	.word	0x08001df8

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 800015c:	b5b0      	push	{r4, r5, r7, lr}
 800015e:	b08a      	sub	sp, #40	; 0x28
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	607a      	str	r2, [r7, #4]
 8000168:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 800016a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800016e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8000172:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000176:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800017a:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 800017c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800017e:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000180:	683b      	ldr	r3, [r7, #0]
 8000182:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000188:	68bb      	ldr	r3, [r7, #8]
 800018a:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 800018c:	f107 0310 	add.w	r3, r7, #16
 8000190:	4618      	mov	r0, r3
 8000192:	f000 f80e 	bl	80001b2 <Lcd_init>

	return lcd;
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	461d      	mov	r5, r3
 800019a:	f107 0410 	add.w	r4, r7, #16
 800019e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001a6:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80001aa:	68f8      	ldr	r0, [r7, #12]
 80001ac:	3728      	adds	r7, #40	; 0x28
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bdb0      	pop	{r4, r5, r7, pc}

080001b2 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 80001b2:	b580      	push	{r7, lr}
 80001b4:	b082      	sub	sp, #8
 80001b6:	af00      	add	r7, sp, #0
 80001b8:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	7d9b      	ldrb	r3, [r3, #22]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d10c      	bne.n	80001dc <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 80001c2:	2133      	movs	r1, #51	; 0x33
 80001c4:	6878      	ldr	r0, [r7, #4]
 80001c6:	f000 f87b 	bl	80002c0 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 80001ca:	2132      	movs	r1, #50	; 0x32
 80001cc:	6878      	ldr	r0, [r7, #4]
 80001ce:	f000 f877 	bl	80002c0 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 80001d2:	2128      	movs	r1, #40	; 0x28
 80001d4:	6878      	ldr	r0, [r7, #4]
 80001d6:	f000 f873 	bl	80002c0 <lcd_write_command>
 80001da:	e003      	b.n	80001e4 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 80001dc:	2138      	movs	r1, #56	; 0x38
 80001de:	6878      	ldr	r0, [r7, #4]
 80001e0:	f000 f86e 	bl	80002c0 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 80001e4:	2101      	movs	r1, #1
 80001e6:	6878      	ldr	r0, [r7, #4]
 80001e8:	f000 f86a 	bl	80002c0 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 80001ec:	210c      	movs	r1, #12
 80001ee:	6878      	ldr	r0, [r7, #4]
 80001f0:	f000 f866 	bl	80002c0 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 80001f4:	2106      	movs	r1, #6
 80001f6:	6878      	ldr	r0, [r7, #4]
 80001f8:	f000 f862 	bl	80002c0 <lcd_write_command>
}
 80001fc:	bf00      	nop
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}

08000204 <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, int number)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b086      	sub	sp, #24
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	6039      	str	r1, [r7, #0]
	char buffer[11];
	sprintf(buffer, "%d", number);
 800020e:	f107 030c 	add.w	r3, r7, #12
 8000212:	683a      	ldr	r2, [r7, #0]
 8000214:	4906      	ldr	r1, [pc, #24]	; (8000230 <Lcd_int+0x2c>)
 8000216:	4618      	mov	r0, r3
 8000218:	f001 f974 	bl	8001504 <siprintf>

	Lcd_string(lcd, buffer);
 800021c:	f107 030c 	add.w	r3, r7, #12
 8000220:	4619      	mov	r1, r3
 8000222:	6878      	ldr	r0, [r7, #4]
 8000224:	f000 f806 	bl	8000234 <Lcd_string>
}
 8000228:	bf00      	nop
 800022a:	3718      	adds	r7, #24
 800022c:	46bd      	mov	sp, r7
 800022e:	bd80      	pop	{r7, pc}
 8000230:	08001e10 	.word	0x08001e10

08000234 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000234:	b590      	push	{r4, r7, lr}
 8000236:	b085      	sub	sp, #20
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
 800023c:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 800023e:	2300      	movs	r3, #0
 8000240:	73fb      	strb	r3, [r7, #15]
 8000242:	e00a      	b.n	800025a <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000244:	7bfb      	ldrb	r3, [r7, #15]
 8000246:	683a      	ldr	r2, [r7, #0]
 8000248:	4413      	add	r3, r2
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	4619      	mov	r1, r3
 800024e:	6878      	ldr	r0, [r7, #4]
 8000250:	f000 f864 	bl	800031c <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000254:	7bfb      	ldrb	r3, [r7, #15]
 8000256:	3301      	adds	r3, #1
 8000258:	73fb      	strb	r3, [r7, #15]
 800025a:	7bfc      	ldrb	r4, [r7, #15]
 800025c:	6838      	ldr	r0, [r7, #0]
 800025e:	f7ff ff75 	bl	800014c <strlen>
 8000262:	4603      	mov	r3, r0
 8000264:	429c      	cmp	r4, r3
 8000266:	d3ed      	bcc.n	8000244 <Lcd_string+0x10>
	}
}
 8000268:	bf00      	nop
 800026a:	bf00      	nop
 800026c:	3714      	adds	r7, #20
 800026e:	46bd      	mov	sp, r7
 8000270:	bd90      	pop	{r4, r7, pc}
	...

08000274 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	460b      	mov	r3, r1
 800027e:	70fb      	strb	r3, [r7, #3]
 8000280:	4613      	mov	r3, r2
 8000282:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8000284:	78fb      	ldrb	r3, [r7, #3]
 8000286:	4a07      	ldr	r2, [pc, #28]	; (80002a4 <Lcd_cursor+0x30>)
 8000288:	5cd2      	ldrb	r2, [r2, r3]
 800028a:	78bb      	ldrb	r3, [r7, #2]
 800028c:	4413      	add	r3, r2
 800028e:	b2db      	uxtb	r3, r3
 8000290:	3b80      	subs	r3, #128	; 0x80
 8000292:	b2db      	uxtb	r3, r3
 8000294:	4619      	mov	r1, r3
 8000296:	6878      	ldr	r0, [r7, #4]
 8000298:	f000 f812 	bl	80002c0 <lcd_write_command>
	#endif
}
 800029c:	bf00      	nop
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	08001e2c 	.word	0x08001e2c

080002a8 <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 80002b0:	2101      	movs	r1, #1
 80002b2:	6878      	ldr	r0, [r7, #4]
 80002b4:	f000 f804 	bl	80002c0 <lcd_write_command>
}
 80002b8:	bf00      	nop
 80002ba:	3708      	adds	r7, #8
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}

080002c0 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	460b      	mov	r3, r1
 80002ca:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	6898      	ldr	r0, [r3, #8]
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	899b      	ldrh	r3, [r3, #12]
 80002d4:	2200      	movs	r2, #0
 80002d6:	4619      	mov	r1, r3
 80002d8:	f000 fcec 	bl	8000cb4 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	7d9b      	ldrb	r3, [r3, #22]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d111      	bne.n	8000308 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80002e4:	78fb      	ldrb	r3, [r7, #3]
 80002e6:	091b      	lsrs	r3, r3, #4
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	2204      	movs	r2, #4
 80002ec:	4619      	mov	r1, r3
 80002ee:	6878      	ldr	r0, [r7, #4]
 80002f0:	f000 f842 	bl	8000378 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 80002f4:	78fb      	ldrb	r3, [r7, #3]
 80002f6:	f003 030f 	and.w	r3, r3, #15
 80002fa:	b2db      	uxtb	r3, r3
 80002fc:	2204      	movs	r2, #4
 80002fe:	4619      	mov	r1, r3
 8000300:	6878      	ldr	r0, [r7, #4]
 8000302:	f000 f839 	bl	8000378 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8000306:	e005      	b.n	8000314 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000308:	78fb      	ldrb	r3, [r7, #3]
 800030a:	2208      	movs	r2, #8
 800030c:	4619      	mov	r1, r3
 800030e:	6878      	ldr	r0, [r7, #4]
 8000310:	f000 f832 	bl	8000378 <lcd_write>
}
 8000314:	bf00      	nop
 8000316:	3708      	adds	r7, #8
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
 8000324:	460b      	mov	r3, r1
 8000326:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	6898      	ldr	r0, [r3, #8]
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	899b      	ldrh	r3, [r3, #12]
 8000330:	2201      	movs	r2, #1
 8000332:	4619      	mov	r1, r3
 8000334:	f000 fcbe 	bl	8000cb4 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	7d9b      	ldrb	r3, [r3, #22]
 800033c:	2b00      	cmp	r3, #0
 800033e:	d111      	bne.n	8000364 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000340:	78fb      	ldrb	r3, [r7, #3]
 8000342:	091b      	lsrs	r3, r3, #4
 8000344:	b2db      	uxtb	r3, r3
 8000346:	2204      	movs	r2, #4
 8000348:	4619      	mov	r1, r3
 800034a:	6878      	ldr	r0, [r7, #4]
 800034c:	f000 f814 	bl	8000378 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000350:	78fb      	ldrb	r3, [r7, #3]
 8000352:	f003 030f 	and.w	r3, r3, #15
 8000356:	b2db      	uxtb	r3, r3
 8000358:	2204      	movs	r2, #4
 800035a:	4619      	mov	r1, r3
 800035c:	6878      	ldr	r0, [r7, #4]
 800035e:	f000 f80b 	bl	8000378 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8000362:	e005      	b.n	8000370 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8000364:	78fb      	ldrb	r3, [r7, #3]
 8000366:	2208      	movs	r2, #8
 8000368:	4619      	mov	r1, r3
 800036a:	6878      	ldr	r0, [r7, #4]
 800036c:	f000 f804 	bl	8000378 <lcd_write>
}
 8000370:	bf00      	nop
 8000372:	3708      	adds	r7, #8
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}

08000378 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
 8000380:	460b      	mov	r3, r1
 8000382:	70fb      	strb	r3, [r7, #3]
 8000384:	4613      	mov	r3, r2
 8000386:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8000388:	2300      	movs	r3, #0
 800038a:	73fb      	strb	r3, [r7, #15]
 800038c:	e019      	b.n	80003c2 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	681a      	ldr	r2, [r3, #0]
 8000392:	7bfb      	ldrb	r3, [r7, #15]
 8000394:	009b      	lsls	r3, r3, #2
 8000396:	4413      	add	r3, r2
 8000398:	6818      	ldr	r0, [r3, #0]
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	685a      	ldr	r2, [r3, #4]
 800039e:	7bfb      	ldrb	r3, [r7, #15]
 80003a0:	005b      	lsls	r3, r3, #1
 80003a2:	4413      	add	r3, r2
 80003a4:	8819      	ldrh	r1, [r3, #0]
 80003a6:	78fa      	ldrb	r2, [r7, #3]
 80003a8:	7bfb      	ldrb	r3, [r7, #15]
 80003aa:	fa42 f303 	asr.w	r3, r2, r3
 80003ae:	b2db      	uxtb	r3, r3
 80003b0:	f003 0301 	and.w	r3, r3, #1
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	461a      	mov	r2, r3
 80003b8:	f000 fc7c 	bl	8000cb4 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80003bc:	7bfb      	ldrb	r3, [r7, #15]
 80003be:	3301      	adds	r3, #1
 80003c0:	73fb      	strb	r3, [r7, #15]
 80003c2:	7bfa      	ldrb	r2, [r7, #15]
 80003c4:	78bb      	ldrb	r3, [r7, #2]
 80003c6:	429a      	cmp	r2, r3
 80003c8:	d3e1      	bcc.n	800038e <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	6918      	ldr	r0, [r3, #16]
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	8a9b      	ldrh	r3, [r3, #20]
 80003d2:	2201      	movs	r2, #1
 80003d4:	4619      	mov	r1, r3
 80003d6:	f000 fc6d 	bl	8000cb4 <HAL_GPIO_WritePin>
	DELAY(1);
 80003da:	2001      	movs	r0, #1
 80003dc:	f000 f9e6 	bl	80007ac <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	6918      	ldr	r0, [r3, #16]
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	8a9b      	ldrh	r3, [r3, #20]
 80003e8:	2200      	movs	r2, #0
 80003ea:	4619      	mov	r1, r3
 80003ec:	f000 fc62 	bl	8000cb4 <HAL_GPIO_WritePin>
}
 80003f0:	bf00      	nop
 80003f2:	3710      	adds	r7, #16
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f8:	b590      	push	{r4, r7, lr}
 80003fa:	b093      	sub	sp, #76	; 0x4c
 80003fc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003fe:	f000 f973 	bl	80006e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000402:	f000 f849 	bl	8000498 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000406:	f000 f889 	bl	800051c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  Lcd_PortType ports [] = {
 800040a:	4b20      	ldr	r3, [pc, #128]	; (800048c <main+0x94>)
 800040c:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000410:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000412:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   		D4_GPIO_Port, D5_GPIO_Port, D6_GPIO_Port, D7_GPIO_Port
   };
  Lcd_PinType pins [] = {
 8000416:	4a1e      	ldr	r2, [pc, #120]	; (8000490 <main+0x98>)
 8000418:	f107 031c 	add.w	r3, r7, #28
 800041c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000420:	e883 0003 	stmia.w	r3, {r0, r1}
   		D4_Pin, D5_Pin, D6_Pin, D7_Pin
   };

  Lcd_HandleTypeDef lcd = Lcd_create(ports, pins, RS_GPIO_Port, RS_Pin, E_GPIO_Port, E_Pin, LCD_4_BIT_MODE);
 8000424:	1d38      	adds	r0, r7, #4
 8000426:	f107 021c 	add.w	r2, r7, #28
 800042a:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800042e:	2300      	movs	r3, #0
 8000430:	9303      	str	r3, [sp, #12]
 8000432:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000436:	9302      	str	r3, [sp, #8]
 8000438:	4b16      	ldr	r3, [pc, #88]	; (8000494 <main+0x9c>)
 800043a:	9301      	str	r3, [sp, #4]
 800043c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000440:	9300      	str	r3, [sp, #0]
 8000442:	4b14      	ldr	r3, [pc, #80]	; (8000494 <main+0x9c>)
 8000444:	f7ff fe8a 	bl	800015c <Lcd_create>
  int a = 0;
 8000448:	2300      	movs	r3, #0
 800044a:	637b      	str	r3, [r7, #52]	; 0x34
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  while (a<51){
 800044c:	e014      	b.n	8000478 <main+0x80>
		  Lcd_cursor(&lcd, 0, 0);
 800044e:	1d3b      	adds	r3, r7, #4
 8000450:	2200      	movs	r2, #0
 8000452:	2100      	movs	r1, #0
 8000454:	4618      	mov	r0, r3
 8000456:	f7ff ff0d 	bl	8000274 <Lcd_cursor>
		  Lcd_int(&lcd, a);
 800045a:	1d3b      	adds	r3, r7, #4
 800045c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800045e:	4618      	mov	r0, r3
 8000460:	f7ff fed0 	bl	8000204 <Lcd_int>
		  HAL_Delay(50);
 8000464:	2032      	movs	r0, #50	; 0x32
 8000466:	f000 f9a1 	bl	80007ac <HAL_Delay>
		  Lcd_clear(&lcd);
 800046a:	1d3b      	adds	r3, r7, #4
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ff1b 	bl	80002a8 <Lcd_clear>
		  a++;
 8000472:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000474:	3301      	adds	r3, #1
 8000476:	637b      	str	r3, [r7, #52]	; 0x34
	  while (a<51){
 8000478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800047a:	2b32      	cmp	r3, #50	; 0x32
 800047c:	dde7      	ble.n	800044e <main+0x56>
	  }
	  if (a == 51){
 800047e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000480:	2b33      	cmp	r3, #51	; 0x33
 8000482:	d1f9      	bne.n	8000478 <main+0x80>
		  a = 0;
 8000484:	2300      	movs	r3, #0
 8000486:	637b      	str	r3, [r7, #52]	; 0x34
	  while (a<51){
 8000488:	e7f6      	b.n	8000478 <main+0x80>
 800048a:	bf00      	nop
 800048c:	08001e14 	.word	0x08001e14
 8000490:	08001e24 	.word	0x08001e24
 8000494:	40010c00 	.word	0x40010c00

08000498 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b090      	sub	sp, #64	; 0x40
 800049c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800049e:	f107 0318 	add.w	r3, r7, #24
 80004a2:	2228      	movs	r2, #40	; 0x28
 80004a4:	2100      	movs	r1, #0
 80004a6:	4618      	mov	r0, r3
 80004a8:	f001 f824 	bl	80014f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	2200      	movs	r2, #0
 80004b0:	601a      	str	r2, [r3, #0]
 80004b2:	605a      	str	r2, [r3, #4]
 80004b4:	609a      	str	r2, [r3, #8]
 80004b6:	60da      	str	r2, [r3, #12]
 80004b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ba:	2302      	movs	r3, #2
 80004bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004be:	2301      	movs	r3, #1
 80004c0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004c2:	2310      	movs	r3, #16
 80004c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004c6:	2302      	movs	r3, #2
 80004c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80004ca:	2300      	movs	r3, #0
 80004cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL11;
 80004ce:	f44f 1310 	mov.w	r3, #2359296	; 0x240000
 80004d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004d4:	f107 0318 	add.w	r3, r7, #24
 80004d8:	4618      	mov	r0, r3
 80004da:	f000 fc03 	bl	8000ce4 <HAL_RCC_OscConfig>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80004e4:	f000 f84e 	bl	8000584 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004e8:	230f      	movs	r3, #15
 80004ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ec:	2302      	movs	r3, #2
 80004ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f0:	2300      	movs	r3, #0
 80004f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004fa:	2300      	movs	r3, #0
 80004fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004fe:	1d3b      	adds	r3, r7, #4
 8000500:	2101      	movs	r1, #1
 8000502:	4618      	mov	r0, r3
 8000504:	f000 fe70 	bl	80011e8 <HAL_RCC_ClockConfig>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800050e:	f000 f839 	bl	8000584 <Error_Handler>
  }
}
 8000512:	bf00      	nop
 8000514:	3740      	adds	r7, #64	; 0x40
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
	...

0800051c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000522:	f107 0308 	add.w	r3, r7, #8
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <MX_GPIO_Init+0x60>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	4a11      	ldr	r2, [pc, #68]	; (800057c <MX_GPIO_Init+0x60>)
 8000536:	f043 0308 	orr.w	r3, r3, #8
 800053a:	6193      	str	r3, [r2, #24]
 800053c:	4b0f      	ldr	r3, [pc, #60]	; (800057c <MX_GPIO_Init+0x60>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	f003 0308 	and.w	r3, r3, #8
 8000544:	607b      	str	r3, [r7, #4]
 8000546:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000548:	2200      	movs	r2, #0
 800054a:	f44f 715e 	mov.w	r1, #888	; 0x378
 800054e:	480c      	ldr	r0, [pc, #48]	; (8000580 <MX_GPIO_Init+0x64>)
 8000550:	f000 fbb0 	bl	8000cb4 <HAL_GPIO_WritePin>
                          |RS_Pin|E_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           RS_Pin E_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000554:	f44f 735e 	mov.w	r3, #888	; 0x378
 8000558:	60bb      	str	r3, [r7, #8]
                          |RS_Pin|E_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800055a:	2301      	movs	r3, #1
 800055c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000562:	2302      	movs	r3, #2
 8000564:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000566:	f107 0308 	add.w	r3, r7, #8
 800056a:	4619      	mov	r1, r3
 800056c:	4804      	ldr	r0, [pc, #16]	; (8000580 <MX_GPIO_Init+0x64>)
 800056e:	f000 fa25 	bl	80009bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000572:	bf00      	nop
 8000574:	3718      	adds	r7, #24
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40021000 	.word	0x40021000
 8000580:	40010c00 	.word	0x40010c00

08000584 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000588:	b672      	cpsid	i
}
 800058a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058c:	e7fe      	b.n	800058c <Error_Handler+0x8>
	...

08000590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_MspInit+0x40>)
 8000598:	699b      	ldr	r3, [r3, #24]
 800059a:	4a0d      	ldr	r2, [pc, #52]	; (80005d0 <HAL_MspInit+0x40>)
 800059c:	f043 0301 	orr.w	r3, r3, #1
 80005a0:	6193      	str	r3, [r2, #24]
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <HAL_MspInit+0x40>)
 80005a4:	699b      	ldr	r3, [r3, #24]
 80005a6:	f003 0301 	and.w	r3, r3, #1
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ae:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <HAL_MspInit+0x40>)
 80005b0:	69db      	ldr	r3, [r3, #28]
 80005b2:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_MspInit+0x40>)
 80005b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005b8:	61d3      	str	r3, [r2, #28]
 80005ba:	4b05      	ldr	r3, [pc, #20]	; (80005d0 <HAL_MspInit+0x40>)
 80005bc:	69db      	ldr	r3, [r3, #28]
 80005be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005c6:	bf00      	nop
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr
 80005d0:	40021000 	.word	0x40021000

080005d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005d8:	e7fe      	b.n	80005d8 <NMI_Handler+0x4>

080005da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005da:	b480      	push	{r7}
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005de:	e7fe      	b.n	80005de <HardFault_Handler+0x4>

080005e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005e4:	e7fe      	b.n	80005e4 <MemManage_Handler+0x4>

080005e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005e6:	b480      	push	{r7}
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ea:	e7fe      	b.n	80005ea <BusFault_Handler+0x4>

080005ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <UsageFault_Handler+0x4>

080005f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005f2:	b480      	push	{r7}
 80005f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005f6:	bf00      	nop
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bc80      	pop	{r7}
 80005fc:	4770      	bx	lr

080005fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005fe:	b480      	push	{r7}
 8000600:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	bc80      	pop	{r7}
 8000608:	4770      	bx	lr

0800060a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800060a:	b480      	push	{r7}
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800060e:	bf00      	nop
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr

08000616 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000616:	b580      	push	{r7, lr}
 8000618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800061a:	f000 f8ab 	bl	8000774 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800062c:	4a14      	ldr	r2, [pc, #80]	; (8000680 <_sbrk+0x5c>)
 800062e:	4b15      	ldr	r3, [pc, #84]	; (8000684 <_sbrk+0x60>)
 8000630:	1ad3      	subs	r3, r2, r3
 8000632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000638:	4b13      	ldr	r3, [pc, #76]	; (8000688 <_sbrk+0x64>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d102      	bne.n	8000646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000640:	4b11      	ldr	r3, [pc, #68]	; (8000688 <_sbrk+0x64>)
 8000642:	4a12      	ldr	r2, [pc, #72]	; (800068c <_sbrk+0x68>)
 8000644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000646:	4b10      	ldr	r3, [pc, #64]	; (8000688 <_sbrk+0x64>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4413      	add	r3, r2
 800064e:	693a      	ldr	r2, [r7, #16]
 8000650:	429a      	cmp	r2, r3
 8000652:	d207      	bcs.n	8000664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000654:	f000 ff24 	bl	80014a0 <__errno>
 8000658:	4603      	mov	r3, r0
 800065a:	220c      	movs	r2, #12
 800065c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800065e:	f04f 33ff 	mov.w	r3, #4294967295
 8000662:	e009      	b.n	8000678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000664:	4b08      	ldr	r3, [pc, #32]	; (8000688 <_sbrk+0x64>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800066a:	4b07      	ldr	r3, [pc, #28]	; (8000688 <_sbrk+0x64>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4413      	add	r3, r2
 8000672:	4a05      	ldr	r2, [pc, #20]	; (8000688 <_sbrk+0x64>)
 8000674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000676:	68fb      	ldr	r3, [r7, #12]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3718      	adds	r7, #24
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	20002800 	.word	0x20002800
 8000684:	00000400 	.word	0x00000400
 8000688:	2000008c 	.word	0x2000008c
 800068c:	200000a8 	.word	0x200000a8

08000690 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	bc80      	pop	{r7}
 800069a:	4770      	bx	lr

0800069c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800069c:	f7ff fff8 	bl	8000690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a0:	480b      	ldr	r0, [pc, #44]	; (80006d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006a2:	490c      	ldr	r1, [pc, #48]	; (80006d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006a4:	4a0c      	ldr	r2, [pc, #48]	; (80006d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80006a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a8:	e002      	b.n	80006b0 <LoopCopyDataInit>

080006aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ae:	3304      	adds	r3, #4

080006b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b4:	d3f9      	bcc.n	80006aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b6:	4a09      	ldr	r2, [pc, #36]	; (80006dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80006b8:	4c09      	ldr	r4, [pc, #36]	; (80006e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006bc:	e001      	b.n	80006c2 <LoopFillZerobss>

080006be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c0:	3204      	adds	r2, #4

080006c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c4:	d3fb      	bcc.n	80006be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006c6:	f000 fef1 	bl	80014ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ca:	f7ff fe95 	bl	80003f8 <main>
  bx lr
 80006ce:	4770      	bx	lr
  ldr r0, =_sdata
 80006d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006d4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80006d8:	08001e90 	.word	0x08001e90
  ldr r2, =_sbss
 80006dc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80006e0:	200000a4 	.word	0x200000a4

080006e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006e4:	e7fe      	b.n	80006e4 <ADC1_2_IRQHandler>
	...

080006e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006ec:	4b08      	ldr	r3, [pc, #32]	; (8000710 <HAL_Init+0x28>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a07      	ldr	r2, [pc, #28]	; (8000710 <HAL_Init+0x28>)
 80006f2:	f043 0310 	orr.w	r3, r3, #16
 80006f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f8:	2003      	movs	r0, #3
 80006fa:	f000 f92b 	bl	8000954 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006fe:	200f      	movs	r0, #15
 8000700:	f000 f808 	bl	8000714 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000704:	f7ff ff44 	bl	8000590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000708:	2300      	movs	r3, #0
}
 800070a:	4618      	mov	r0, r3
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40022000 	.word	0x40022000

08000714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800071c:	4b12      	ldr	r3, [pc, #72]	; (8000768 <HAL_InitTick+0x54>)
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	4b12      	ldr	r3, [pc, #72]	; (800076c <HAL_InitTick+0x58>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	4619      	mov	r1, r3
 8000726:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800072a:	fbb3 f3f1 	udiv	r3, r3, r1
 800072e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f935 	bl	80009a2 <HAL_SYSTICK_Config>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800073e:	2301      	movs	r3, #1
 8000740:	e00e      	b.n	8000760 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2b0f      	cmp	r3, #15
 8000746:	d80a      	bhi.n	800075e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000748:	2200      	movs	r2, #0
 800074a:	6879      	ldr	r1, [r7, #4]
 800074c:	f04f 30ff 	mov.w	r0, #4294967295
 8000750:	f000 f90b 	bl	800096a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000754:	4a06      	ldr	r2, [pc, #24]	; (8000770 <HAL_InitTick+0x5c>)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800075a:	2300      	movs	r3, #0
 800075c:	e000      	b.n	8000760 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800075e:	2301      	movs	r3, #1
}
 8000760:	4618      	mov	r0, r3
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000000 	.word	0x20000000
 800076c:	20000008 	.word	0x20000008
 8000770:	20000004 	.word	0x20000004

08000774 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000778:	4b05      	ldr	r3, [pc, #20]	; (8000790 <HAL_IncTick+0x1c>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	461a      	mov	r2, r3
 800077e:	4b05      	ldr	r3, [pc, #20]	; (8000794 <HAL_IncTick+0x20>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4413      	add	r3, r2
 8000784:	4a03      	ldr	r2, [pc, #12]	; (8000794 <HAL_IncTick+0x20>)
 8000786:	6013      	str	r3, [r2, #0]
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	20000008 	.word	0x20000008
 8000794:	20000090 	.word	0x20000090

08000798 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  return uwTick;
 800079c:	4b02      	ldr	r3, [pc, #8]	; (80007a8 <HAL_GetTick+0x10>)
 800079e:	681b      	ldr	r3, [r3, #0]
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr
 80007a8:	20000090 	.word	0x20000090

080007ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007b4:	f7ff fff0 	bl	8000798 <HAL_GetTick>
 80007b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007c4:	d005      	beq.n	80007d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007c6:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <HAL_Delay+0x44>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	461a      	mov	r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4413      	add	r3, r2
 80007d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007d2:	bf00      	nop
 80007d4:	f7ff ffe0 	bl	8000798 <HAL_GetTick>
 80007d8:	4602      	mov	r2, r0
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	1ad3      	subs	r3, r2, r3
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d8f7      	bhi.n	80007d4 <HAL_Delay+0x28>
  {
  }
}
 80007e4:	bf00      	nop
 80007e6:	bf00      	nop
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000008 	.word	0x20000008

080007f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	f003 0307 	and.w	r3, r3, #7
 8000802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000804:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <__NVIC_SetPriorityGrouping+0x44>)
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800080a:	68ba      	ldr	r2, [r7, #8]
 800080c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000810:	4013      	ands	r3, r2
 8000812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800081c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000826:	4a04      	ldr	r2, [pc, #16]	; (8000838 <__NVIC_SetPriorityGrouping+0x44>)
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	60d3      	str	r3, [r2, #12]
}
 800082c:	bf00      	nop
 800082e:	3714      	adds	r7, #20
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000840:	4b04      	ldr	r3, [pc, #16]	; (8000854 <__NVIC_GetPriorityGrouping+0x18>)
 8000842:	68db      	ldr	r3, [r3, #12]
 8000844:	0a1b      	lsrs	r3, r3, #8
 8000846:	f003 0307 	and.w	r3, r3, #7
}
 800084a:	4618      	mov	r0, r3
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	6039      	str	r1, [r7, #0]
 8000862:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000868:	2b00      	cmp	r3, #0
 800086a:	db0a      	blt.n	8000882 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	b2da      	uxtb	r2, r3
 8000870:	490c      	ldr	r1, [pc, #48]	; (80008a4 <__NVIC_SetPriority+0x4c>)
 8000872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000876:	0112      	lsls	r2, r2, #4
 8000878:	b2d2      	uxtb	r2, r2
 800087a:	440b      	add	r3, r1
 800087c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000880:	e00a      	b.n	8000898 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	b2da      	uxtb	r2, r3
 8000886:	4908      	ldr	r1, [pc, #32]	; (80008a8 <__NVIC_SetPriority+0x50>)
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	f003 030f 	and.w	r3, r3, #15
 800088e:	3b04      	subs	r3, #4
 8000890:	0112      	lsls	r2, r2, #4
 8000892:	b2d2      	uxtb	r2, r2
 8000894:	440b      	add	r3, r1
 8000896:	761a      	strb	r2, [r3, #24]
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	e000e100 	.word	0xe000e100
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b089      	sub	sp, #36	; 0x24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	f003 0307 	and.w	r3, r3, #7
 80008be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008c0:	69fb      	ldr	r3, [r7, #28]
 80008c2:	f1c3 0307 	rsb	r3, r3, #7
 80008c6:	2b04      	cmp	r3, #4
 80008c8:	bf28      	it	cs
 80008ca:	2304      	movcs	r3, #4
 80008cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ce:	69fb      	ldr	r3, [r7, #28]
 80008d0:	3304      	adds	r3, #4
 80008d2:	2b06      	cmp	r3, #6
 80008d4:	d902      	bls.n	80008dc <NVIC_EncodePriority+0x30>
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	3b03      	subs	r3, #3
 80008da:	e000      	b.n	80008de <NVIC_EncodePriority+0x32>
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e0:	f04f 32ff 	mov.w	r2, #4294967295
 80008e4:	69bb      	ldr	r3, [r7, #24]
 80008e6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ea:	43da      	mvns	r2, r3
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	401a      	ands	r2, r3
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008f4:	f04f 31ff 	mov.w	r1, #4294967295
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	fa01 f303 	lsl.w	r3, r1, r3
 80008fe:	43d9      	mvns	r1, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000904:	4313      	orrs	r3, r2
         );
}
 8000906:	4618      	mov	r0, r3
 8000908:	3724      	adds	r7, #36	; 0x24
 800090a:	46bd      	mov	sp, r7
 800090c:	bc80      	pop	{r7}
 800090e:	4770      	bx	lr

08000910 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3b01      	subs	r3, #1
 800091c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000920:	d301      	bcc.n	8000926 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000922:	2301      	movs	r3, #1
 8000924:	e00f      	b.n	8000946 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000926:	4a0a      	ldr	r2, [pc, #40]	; (8000950 <SysTick_Config+0x40>)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	3b01      	subs	r3, #1
 800092c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800092e:	210f      	movs	r1, #15
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	f7ff ff90 	bl	8000858 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000938:	4b05      	ldr	r3, [pc, #20]	; (8000950 <SysTick_Config+0x40>)
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800093e:	4b04      	ldr	r3, [pc, #16]	; (8000950 <SysTick_Config+0x40>)
 8000940:	2207      	movs	r2, #7
 8000942:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000944:	2300      	movs	r3, #0
}
 8000946:	4618      	mov	r0, r3
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	e000e010 	.word	0xe000e010

08000954 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff ff49 	bl	80007f4 <__NVIC_SetPriorityGrouping>
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800096a:	b580      	push	{r7, lr}
 800096c:	b086      	sub	sp, #24
 800096e:	af00      	add	r7, sp, #0
 8000970:	4603      	mov	r3, r0
 8000972:	60b9      	str	r1, [r7, #8]
 8000974:	607a      	str	r2, [r7, #4]
 8000976:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000978:	2300      	movs	r3, #0
 800097a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800097c:	f7ff ff5e 	bl	800083c <__NVIC_GetPriorityGrouping>
 8000980:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	68b9      	ldr	r1, [r7, #8]
 8000986:	6978      	ldr	r0, [r7, #20]
 8000988:	f7ff ff90 	bl	80008ac <NVIC_EncodePriority>
 800098c:	4602      	mov	r2, r0
 800098e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000992:	4611      	mov	r1, r2
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff ff5f 	bl	8000858 <__NVIC_SetPriority>
}
 800099a:	bf00      	nop
 800099c:	3718      	adds	r7, #24
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f7ff ffb0 	bl	8000910 <SysTick_Config>
 80009b0:	4603      	mov	r3, r0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009bc:	b480      	push	{r7}
 80009be:	b08b      	sub	sp, #44	; 0x2c
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009c6:	2300      	movs	r3, #0
 80009c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009ca:	2300      	movs	r3, #0
 80009cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ce:	e161      	b.n	8000c94 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009d0:	2201      	movs	r2, #1
 80009d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	69fa      	ldr	r2, [r7, #28]
 80009e0:	4013      	ands	r3, r2
 80009e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009e4:	69ba      	ldr	r2, [r7, #24]
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	f040 8150 	bne.w	8000c8e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	4a97      	ldr	r2, [pc, #604]	; (8000c50 <HAL_GPIO_Init+0x294>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d05e      	beq.n	8000ab6 <HAL_GPIO_Init+0xfa>
 80009f8:	4a95      	ldr	r2, [pc, #596]	; (8000c50 <HAL_GPIO_Init+0x294>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d875      	bhi.n	8000aea <HAL_GPIO_Init+0x12e>
 80009fe:	4a95      	ldr	r2, [pc, #596]	; (8000c54 <HAL_GPIO_Init+0x298>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d058      	beq.n	8000ab6 <HAL_GPIO_Init+0xfa>
 8000a04:	4a93      	ldr	r2, [pc, #588]	; (8000c54 <HAL_GPIO_Init+0x298>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d86f      	bhi.n	8000aea <HAL_GPIO_Init+0x12e>
 8000a0a:	4a93      	ldr	r2, [pc, #588]	; (8000c58 <HAL_GPIO_Init+0x29c>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d052      	beq.n	8000ab6 <HAL_GPIO_Init+0xfa>
 8000a10:	4a91      	ldr	r2, [pc, #580]	; (8000c58 <HAL_GPIO_Init+0x29c>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d869      	bhi.n	8000aea <HAL_GPIO_Init+0x12e>
 8000a16:	4a91      	ldr	r2, [pc, #580]	; (8000c5c <HAL_GPIO_Init+0x2a0>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d04c      	beq.n	8000ab6 <HAL_GPIO_Init+0xfa>
 8000a1c:	4a8f      	ldr	r2, [pc, #572]	; (8000c5c <HAL_GPIO_Init+0x2a0>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d863      	bhi.n	8000aea <HAL_GPIO_Init+0x12e>
 8000a22:	4a8f      	ldr	r2, [pc, #572]	; (8000c60 <HAL_GPIO_Init+0x2a4>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d046      	beq.n	8000ab6 <HAL_GPIO_Init+0xfa>
 8000a28:	4a8d      	ldr	r2, [pc, #564]	; (8000c60 <HAL_GPIO_Init+0x2a4>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d85d      	bhi.n	8000aea <HAL_GPIO_Init+0x12e>
 8000a2e:	2b12      	cmp	r3, #18
 8000a30:	d82a      	bhi.n	8000a88 <HAL_GPIO_Init+0xcc>
 8000a32:	2b12      	cmp	r3, #18
 8000a34:	d859      	bhi.n	8000aea <HAL_GPIO_Init+0x12e>
 8000a36:	a201      	add	r2, pc, #4	; (adr r2, 8000a3c <HAL_GPIO_Init+0x80>)
 8000a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a3c:	08000ab7 	.word	0x08000ab7
 8000a40:	08000a91 	.word	0x08000a91
 8000a44:	08000aa3 	.word	0x08000aa3
 8000a48:	08000ae5 	.word	0x08000ae5
 8000a4c:	08000aeb 	.word	0x08000aeb
 8000a50:	08000aeb 	.word	0x08000aeb
 8000a54:	08000aeb 	.word	0x08000aeb
 8000a58:	08000aeb 	.word	0x08000aeb
 8000a5c:	08000aeb 	.word	0x08000aeb
 8000a60:	08000aeb 	.word	0x08000aeb
 8000a64:	08000aeb 	.word	0x08000aeb
 8000a68:	08000aeb 	.word	0x08000aeb
 8000a6c:	08000aeb 	.word	0x08000aeb
 8000a70:	08000aeb 	.word	0x08000aeb
 8000a74:	08000aeb 	.word	0x08000aeb
 8000a78:	08000aeb 	.word	0x08000aeb
 8000a7c:	08000aeb 	.word	0x08000aeb
 8000a80:	08000a99 	.word	0x08000a99
 8000a84:	08000aad 	.word	0x08000aad
 8000a88:	4a76      	ldr	r2, [pc, #472]	; (8000c64 <HAL_GPIO_Init+0x2a8>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d013      	beq.n	8000ab6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a8e:	e02c      	b.n	8000aea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	623b      	str	r3, [r7, #32]
          break;
 8000a96:	e029      	b.n	8000aec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	623b      	str	r3, [r7, #32]
          break;
 8000aa0:	e024      	b.n	8000aec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	3308      	adds	r3, #8
 8000aa8:	623b      	str	r3, [r7, #32]
          break;
 8000aaa:	e01f      	b.n	8000aec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	330c      	adds	r3, #12
 8000ab2:	623b      	str	r3, [r7, #32]
          break;
 8000ab4:	e01a      	b.n	8000aec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	689b      	ldr	r3, [r3, #8]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d102      	bne.n	8000ac4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000abe:	2304      	movs	r3, #4
 8000ac0:	623b      	str	r3, [r7, #32]
          break;
 8000ac2:	e013      	b.n	8000aec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d105      	bne.n	8000ad8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000acc:	2308      	movs	r3, #8
 8000ace:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	69fa      	ldr	r2, [r7, #28]
 8000ad4:	611a      	str	r2, [r3, #16]
          break;
 8000ad6:	e009      	b.n	8000aec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ad8:	2308      	movs	r3, #8
 8000ada:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	69fa      	ldr	r2, [r7, #28]
 8000ae0:	615a      	str	r2, [r3, #20]
          break;
 8000ae2:	e003      	b.n	8000aec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]
          break;
 8000ae8:	e000      	b.n	8000aec <HAL_GPIO_Init+0x130>
          break;
 8000aea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	2bff      	cmp	r3, #255	; 0xff
 8000af0:	d801      	bhi.n	8000af6 <HAL_GPIO_Init+0x13a>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	e001      	b.n	8000afa <HAL_GPIO_Init+0x13e>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3304      	adds	r3, #4
 8000afa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	2bff      	cmp	r3, #255	; 0xff
 8000b00:	d802      	bhi.n	8000b08 <HAL_GPIO_Init+0x14c>
 8000b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	e002      	b.n	8000b0e <HAL_GPIO_Init+0x152>
 8000b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b0a:	3b08      	subs	r3, #8
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	210f      	movs	r1, #15
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	401a      	ands	r2, r3
 8000b20:	6a39      	ldr	r1, [r7, #32]
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	fa01 f303 	lsl.w	r3, r1, r3
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f000 80a9 	beq.w	8000c8e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b3c:	4b4a      	ldr	r3, [pc, #296]	; (8000c68 <HAL_GPIO_Init+0x2ac>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	4a49      	ldr	r2, [pc, #292]	; (8000c68 <HAL_GPIO_Init+0x2ac>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	6193      	str	r3, [r2, #24]
 8000b48:	4b47      	ldr	r3, [pc, #284]	; (8000c68 <HAL_GPIO_Init+0x2ac>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f003 0301 	and.w	r3, r3, #1
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b54:	4a45      	ldr	r2, [pc, #276]	; (8000c6c <HAL_GPIO_Init+0x2b0>)
 8000b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b58:	089b      	lsrs	r3, r3, #2
 8000b5a:	3302      	adds	r3, #2
 8000b5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b64:	f003 0303 	and.w	r3, r3, #3
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	220f      	movs	r2, #15
 8000b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b70:	43db      	mvns	r3, r3
 8000b72:	68fa      	ldr	r2, [r7, #12]
 8000b74:	4013      	ands	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a3d      	ldr	r2, [pc, #244]	; (8000c70 <HAL_GPIO_Init+0x2b4>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d00d      	beq.n	8000b9c <HAL_GPIO_Init+0x1e0>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a3c      	ldr	r2, [pc, #240]	; (8000c74 <HAL_GPIO_Init+0x2b8>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d007      	beq.n	8000b98 <HAL_GPIO_Init+0x1dc>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a3b      	ldr	r2, [pc, #236]	; (8000c78 <HAL_GPIO_Init+0x2bc>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d101      	bne.n	8000b94 <HAL_GPIO_Init+0x1d8>
 8000b90:	2302      	movs	r3, #2
 8000b92:	e004      	b.n	8000b9e <HAL_GPIO_Init+0x1e2>
 8000b94:	2303      	movs	r3, #3
 8000b96:	e002      	b.n	8000b9e <HAL_GPIO_Init+0x1e2>
 8000b98:	2301      	movs	r3, #1
 8000b9a:	e000      	b.n	8000b9e <HAL_GPIO_Init+0x1e2>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ba0:	f002 0203 	and.w	r2, r2, #3
 8000ba4:	0092      	lsls	r2, r2, #2
 8000ba6:	4093      	lsls	r3, r2
 8000ba8:	68fa      	ldr	r2, [r7, #12]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bae:	492f      	ldr	r1, [pc, #188]	; (8000c6c <HAL_GPIO_Init+0x2b0>)
 8000bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb2:	089b      	lsrs	r3, r3, #2
 8000bb4:	3302      	adds	r3, #2
 8000bb6:	68fa      	ldr	r2, [r7, #12]
 8000bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d006      	beq.n	8000bd6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bc8:	4b2c      	ldr	r3, [pc, #176]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000bca:	689a      	ldr	r2, [r3, #8]
 8000bcc:	492b      	ldr	r1, [pc, #172]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	608b      	str	r3, [r1, #8]
 8000bd4:	e006      	b.n	8000be4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bd6:	4b29      	ldr	r3, [pc, #164]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000bd8:	689a      	ldr	r2, [r3, #8]
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	43db      	mvns	r3, r3
 8000bde:	4927      	ldr	r1, [pc, #156]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000be0:	4013      	ands	r3, r2
 8000be2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d006      	beq.n	8000bfe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bf0:	4b22      	ldr	r3, [pc, #136]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000bf2:	68da      	ldr	r2, [r3, #12]
 8000bf4:	4921      	ldr	r1, [pc, #132]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	60cb      	str	r3, [r1, #12]
 8000bfc:	e006      	b.n	8000c0c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bfe:	4b1f      	ldr	r3, [pc, #124]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c00:	68da      	ldr	r2, [r3, #12]
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	43db      	mvns	r3, r3
 8000c06:	491d      	ldr	r1, [pc, #116]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d006      	beq.n	8000c26 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c18:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c1a:	685a      	ldr	r2, [r3, #4]
 8000c1c:	4917      	ldr	r1, [pc, #92]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	604b      	str	r3, [r1, #4]
 8000c24:	e006      	b.n	8000c34 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c26:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c28:	685a      	ldr	r2, [r3, #4]
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	4913      	ldr	r1, [pc, #76]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c30:	4013      	ands	r3, r2
 8000c32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d01f      	beq.n	8000c80 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c40:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	490d      	ldr	r1, [pc, #52]	; (8000c7c <HAL_GPIO_Init+0x2c0>)
 8000c46:	69bb      	ldr	r3, [r7, #24]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	600b      	str	r3, [r1, #0]
 8000c4c:	e01f      	b.n	8000c8e <HAL_GPIO_Init+0x2d2>
 8000c4e:	bf00      	nop
 8000c50:	10320000 	.word	0x10320000
 8000c54:	10310000 	.word	0x10310000
 8000c58:	10220000 	.word	0x10220000
 8000c5c:	10210000 	.word	0x10210000
 8000c60:	10120000 	.word	0x10120000
 8000c64:	10110000 	.word	0x10110000
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	40010000 	.word	0x40010000
 8000c70:	40010800 	.word	0x40010800
 8000c74:	40010c00 	.word	0x40010c00
 8000c78:	40011000 	.word	0x40011000
 8000c7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c80:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <HAL_GPIO_Init+0x2f4>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	43db      	mvns	r3, r3
 8000c88:	4909      	ldr	r1, [pc, #36]	; (8000cb0 <HAL_GPIO_Init+0x2f4>)
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c90:	3301      	adds	r3, #1
 8000c92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	f47f ae96 	bne.w	80009d0 <HAL_GPIO_Init+0x14>
  }
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	372c      	adds	r7, #44	; 0x2c
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	40010400 	.word	0x40010400

08000cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	807b      	strh	r3, [r7, #2]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cc4:	787b      	ldrb	r3, [r7, #1]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d003      	beq.n	8000cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cca:	887a      	ldrh	r2, [r7, #2]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cd0:	e003      	b.n	8000cda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cd2:	887b      	ldrh	r3, [r7, #2]
 8000cd4:	041a      	lsls	r2, r3, #16
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	611a      	str	r2, [r3, #16]
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr

08000ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d101      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e272      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	f000 8087 	beq.w	8000e12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d04:	4b92      	ldr	r3, [pc, #584]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f003 030c 	and.w	r3, r3, #12
 8000d0c:	2b04      	cmp	r3, #4
 8000d0e:	d00c      	beq.n	8000d2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d10:	4b8f      	ldr	r3, [pc, #572]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 030c 	and.w	r3, r3, #12
 8000d18:	2b08      	cmp	r3, #8
 8000d1a:	d112      	bne.n	8000d42 <HAL_RCC_OscConfig+0x5e>
 8000d1c:	4b8c      	ldr	r3, [pc, #560]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d28:	d10b      	bne.n	8000d42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d2a:	4b89      	ldr	r3, [pc, #548]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d06c      	beq.n	8000e10 <HAL_RCC_OscConfig+0x12c>
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d168      	bne.n	8000e10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e24c      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d4a:	d106      	bne.n	8000d5a <HAL_RCC_OscConfig+0x76>
 8000d4c:	4b80      	ldr	r3, [pc, #512]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a7f      	ldr	r2, [pc, #508]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d56:	6013      	str	r3, [r2, #0]
 8000d58:	e02e      	b.n	8000db8 <HAL_RCC_OscConfig+0xd4>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d10c      	bne.n	8000d7c <HAL_RCC_OscConfig+0x98>
 8000d62:	4b7b      	ldr	r3, [pc, #492]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a7a      	ldr	r2, [pc, #488]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6c:	6013      	str	r3, [r2, #0]
 8000d6e:	4b78      	ldr	r3, [pc, #480]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a77      	ldr	r2, [pc, #476]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	e01d      	b.n	8000db8 <HAL_RCC_OscConfig+0xd4>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d84:	d10c      	bne.n	8000da0 <HAL_RCC_OscConfig+0xbc>
 8000d86:	4b72      	ldr	r3, [pc, #456]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a71      	ldr	r2, [pc, #452]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d90:	6013      	str	r3, [r2, #0]
 8000d92:	4b6f      	ldr	r3, [pc, #444]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a6e      	ldr	r2, [pc, #440]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d9c:	6013      	str	r3, [r2, #0]
 8000d9e:	e00b      	b.n	8000db8 <HAL_RCC_OscConfig+0xd4>
 8000da0:	4b6b      	ldr	r3, [pc, #428]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a6a      	ldr	r2, [pc, #424]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000daa:	6013      	str	r3, [r2, #0]
 8000dac:	4b68      	ldr	r3, [pc, #416]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a67      	ldr	r2, [pc, #412]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000db6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d013      	beq.n	8000de8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc0:	f7ff fcea 	bl	8000798 <HAL_GetTick>
 8000dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc6:	e008      	b.n	8000dda <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dc8:	f7ff fce6 	bl	8000798 <HAL_GetTick>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	2b64      	cmp	r3, #100	; 0x64
 8000dd4:	d901      	bls.n	8000dda <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e200      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dda:	4b5d      	ldr	r3, [pc, #372]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d0f0      	beq.n	8000dc8 <HAL_RCC_OscConfig+0xe4>
 8000de6:	e014      	b.n	8000e12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de8:	f7ff fcd6 	bl	8000798 <HAL_GetTick>
 8000dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dee:	e008      	b.n	8000e02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000df0:	f7ff fcd2 	bl	8000798 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b64      	cmp	r3, #100	; 0x64
 8000dfc:	d901      	bls.n	8000e02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	e1ec      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e02:	4b53      	ldr	r3, [pc, #332]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f0      	bne.n	8000df0 <HAL_RCC_OscConfig+0x10c>
 8000e0e:	e000      	b.n	8000e12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d063      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e1e:	4b4c      	ldr	r3, [pc, #304]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 030c 	and.w	r3, r3, #12
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d00b      	beq.n	8000e42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e2a:	4b49      	ldr	r3, [pc, #292]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 030c 	and.w	r3, r3, #12
 8000e32:	2b08      	cmp	r3, #8
 8000e34:	d11c      	bne.n	8000e70 <HAL_RCC_OscConfig+0x18c>
 8000e36:	4b46      	ldr	r3, [pc, #280]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d116      	bne.n	8000e70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e42:	4b43      	ldr	r3, [pc, #268]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d005      	beq.n	8000e5a <HAL_RCC_OscConfig+0x176>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	691b      	ldr	r3, [r3, #16]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d001      	beq.n	8000e5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e1c0      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e5a:	4b3d      	ldr	r3, [pc, #244]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	4939      	ldr	r1, [pc, #228]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e6e:	e03a      	b.n	8000ee6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	691b      	ldr	r3, [r3, #16]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d020      	beq.n	8000eba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e78:	4b36      	ldr	r3, [pc, #216]	; (8000f54 <HAL_RCC_OscConfig+0x270>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7e:	f7ff fc8b 	bl	8000798 <HAL_GetTick>
 8000e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e84:	e008      	b.n	8000e98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e86:	f7ff fc87 	bl	8000798 <HAL_GetTick>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	1ad3      	subs	r3, r2, r3
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d901      	bls.n	8000e98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e94:	2303      	movs	r3, #3
 8000e96:	e1a1      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e98:	4b2d      	ldr	r3, [pc, #180]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d0f0      	beq.n	8000e86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea4:	4b2a      	ldr	r3, [pc, #168]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	695b      	ldr	r3, [r3, #20]
 8000eb0:	00db      	lsls	r3, r3, #3
 8000eb2:	4927      	ldr	r1, [pc, #156]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	600b      	str	r3, [r1, #0]
 8000eb8:	e015      	b.n	8000ee6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eba:	4b26      	ldr	r3, [pc, #152]	; (8000f54 <HAL_RCC_OscConfig+0x270>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec0:	f7ff fc6a 	bl	8000798 <HAL_GetTick>
 8000ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ec6:	e008      	b.n	8000eda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ec8:	f7ff fc66 	bl	8000798 <HAL_GetTick>
 8000ecc:	4602      	mov	r2, r0
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d901      	bls.n	8000eda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e180      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eda:	4b1d      	ldr	r3, [pc, #116]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f003 0302 	and.w	r3, r3, #2
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1f0      	bne.n	8000ec8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f003 0308 	and.w	r3, r3, #8
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d03a      	beq.n	8000f68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d019      	beq.n	8000f2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000efa:	4b17      	ldr	r3, [pc, #92]	; (8000f58 <HAL_RCC_OscConfig+0x274>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f00:	f7ff fc4a 	bl	8000798 <HAL_GetTick>
 8000f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f06:	e008      	b.n	8000f1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f08:	f7ff fc46 	bl	8000798 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d901      	bls.n	8000f1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e160      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	f003 0302 	and.w	r3, r3, #2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d0f0      	beq.n	8000f08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f26:	2001      	movs	r0, #1
 8000f28:	f000 fa9c 	bl	8001464 <RCC_Delay>
 8000f2c:	e01c      	b.n	8000f68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f2e:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <HAL_RCC_OscConfig+0x274>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f34:	f7ff fc30 	bl	8000798 <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f3a:	e00f      	b.n	8000f5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f3c:	f7ff fc2c 	bl	8000798 <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d908      	bls.n	8000f5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e146      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000
 8000f54:	42420000 	.word	0x42420000
 8000f58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f5c:	4b92      	ldr	r3, [pc, #584]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8000f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1e9      	bne.n	8000f3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f000 80a6 	beq.w	80010c2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f76:	2300      	movs	r3, #0
 8000f78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f7a:	4b8b      	ldr	r3, [pc, #556]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d10d      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f86:	4b88      	ldr	r3, [pc, #544]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	4a87      	ldr	r2, [pc, #540]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f90:	61d3      	str	r3, [r2, #28]
 8000f92:	4b85      	ldr	r3, [pc, #532]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa2:	4b82      	ldr	r3, [pc, #520]	; (80011ac <HAL_RCC_OscConfig+0x4c8>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d118      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fae:	4b7f      	ldr	r3, [pc, #508]	; (80011ac <HAL_RCC_OscConfig+0x4c8>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a7e      	ldr	r2, [pc, #504]	; (80011ac <HAL_RCC_OscConfig+0x4c8>)
 8000fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fba:	f7ff fbed 	bl	8000798 <HAL_GetTick>
 8000fbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc0:	e008      	b.n	8000fd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fc2:	f7ff fbe9 	bl	8000798 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b64      	cmp	r3, #100	; 0x64
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e103      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd4:	4b75      	ldr	r3, [pc, #468]	; (80011ac <HAL_RCC_OscConfig+0x4c8>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d0f0      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d106      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x312>
 8000fe8:	4b6f      	ldr	r3, [pc, #444]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8000fea:	6a1b      	ldr	r3, [r3, #32]
 8000fec:	4a6e      	ldr	r2, [pc, #440]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6213      	str	r3, [r2, #32]
 8000ff4:	e02d      	b.n	8001052 <HAL_RCC_OscConfig+0x36e>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	68db      	ldr	r3, [r3, #12]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d10c      	bne.n	8001018 <HAL_RCC_OscConfig+0x334>
 8000ffe:	4b6a      	ldr	r3, [pc, #424]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001000:	6a1b      	ldr	r3, [r3, #32]
 8001002:	4a69      	ldr	r2, [pc, #420]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001004:	f023 0301 	bic.w	r3, r3, #1
 8001008:	6213      	str	r3, [r2, #32]
 800100a:	4b67      	ldr	r3, [pc, #412]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	4a66      	ldr	r2, [pc, #408]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001010:	f023 0304 	bic.w	r3, r3, #4
 8001014:	6213      	str	r3, [r2, #32]
 8001016:	e01c      	b.n	8001052 <HAL_RCC_OscConfig+0x36e>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	2b05      	cmp	r3, #5
 800101e:	d10c      	bne.n	800103a <HAL_RCC_OscConfig+0x356>
 8001020:	4b61      	ldr	r3, [pc, #388]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	4a60      	ldr	r2, [pc, #384]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001026:	f043 0304 	orr.w	r3, r3, #4
 800102a:	6213      	str	r3, [r2, #32]
 800102c:	4b5e      	ldr	r3, [pc, #376]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 800102e:	6a1b      	ldr	r3, [r3, #32]
 8001030:	4a5d      	ldr	r2, [pc, #372]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	f043 0301 	orr.w	r3, r3, #1
 8001036:	6213      	str	r3, [r2, #32]
 8001038:	e00b      	b.n	8001052 <HAL_RCC_OscConfig+0x36e>
 800103a:	4b5b      	ldr	r3, [pc, #364]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	4a5a      	ldr	r2, [pc, #360]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001040:	f023 0301 	bic.w	r3, r3, #1
 8001044:	6213      	str	r3, [r2, #32]
 8001046:	4b58      	ldr	r3, [pc, #352]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	4a57      	ldr	r2, [pc, #348]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 800104c:	f023 0304 	bic.w	r3, r3, #4
 8001050:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d015      	beq.n	8001086 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105a:	f7ff fb9d 	bl	8000798 <HAL_GetTick>
 800105e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001060:	e00a      	b.n	8001078 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001062:	f7ff fb99 	bl	8000798 <HAL_GetTick>
 8001066:	4602      	mov	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001070:	4293      	cmp	r3, r2
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e0b1      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001078:	4b4b      	ldr	r3, [pc, #300]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0ee      	beq.n	8001062 <HAL_RCC_OscConfig+0x37e>
 8001084:	e014      	b.n	80010b0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001086:	f7ff fb87 	bl	8000798 <HAL_GetTick>
 800108a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800108c:	e00a      	b.n	80010a4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800108e:	f7ff fb83 	bl	8000798 <HAL_GetTick>
 8001092:	4602      	mov	r2, r0
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	f241 3288 	movw	r2, #5000	; 0x1388
 800109c:	4293      	cmp	r3, r2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e09b      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010a4:	4b40      	ldr	r3, [pc, #256]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 80010a6:	6a1b      	ldr	r3, [r3, #32]
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1ee      	bne.n	800108e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010b0:	7dfb      	ldrb	r3, [r7, #23]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d105      	bne.n	80010c2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010b6:	4b3c      	ldr	r3, [pc, #240]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	4a3b      	ldr	r2, [pc, #236]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 80010bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010c0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f000 8087 	beq.w	80011da <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010cc:	4b36      	ldr	r3, [pc, #216]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 030c 	and.w	r3, r3, #12
 80010d4:	2b08      	cmp	r3, #8
 80010d6:	d061      	beq.n	800119c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	69db      	ldr	r3, [r3, #28]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d146      	bne.n	800116e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010e0:	4b33      	ldr	r3, [pc, #204]	; (80011b0 <HAL_RCC_OscConfig+0x4cc>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e6:	f7ff fb57 	bl	8000798 <HAL_GetTick>
 80010ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ec:	e008      	b.n	8001100 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ee:	f7ff fb53 	bl	8000798 <HAL_GetTick>
 80010f2:	4602      	mov	r2, r0
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d901      	bls.n	8001100 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e06d      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001100:	4b29      	ldr	r3, [pc, #164]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f0      	bne.n	80010ee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6a1b      	ldr	r3, [r3, #32]
 8001110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001114:	d108      	bne.n	8001128 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001116:	4b24      	ldr	r3, [pc, #144]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	4921      	ldr	r1, [pc, #132]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001124:	4313      	orrs	r3, r2
 8001126:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001128:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6a19      	ldr	r1, [r3, #32]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001138:	430b      	orrs	r3, r1
 800113a:	491b      	ldr	r1, [pc, #108]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 800113c:	4313      	orrs	r3, r2
 800113e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <HAL_RCC_OscConfig+0x4cc>)
 8001142:	2201      	movs	r2, #1
 8001144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001146:	f7ff fb27 	bl	8000798 <HAL_GetTick>
 800114a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800114c:	e008      	b.n	8001160 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800114e:	f7ff fb23 	bl	8000798 <HAL_GetTick>
 8001152:	4602      	mov	r2, r0
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e03d      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d0f0      	beq.n	800114e <HAL_RCC_OscConfig+0x46a>
 800116c:	e035      	b.n	80011da <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800116e:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <HAL_RCC_OscConfig+0x4cc>)
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001174:	f7ff fb10 	bl	8000798 <HAL_GetTick>
 8001178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800117c:	f7ff fb0c 	bl	8000798 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b02      	cmp	r3, #2
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e026      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <HAL_RCC_OscConfig+0x4c4>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1f0      	bne.n	800117c <HAL_RCC_OscConfig+0x498>
 800119a:	e01e      	b.n	80011da <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69db      	ldr	r3, [r3, #28]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d107      	bne.n	80011b4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e019      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
 80011a8:	40021000 	.word	0x40021000
 80011ac:	40007000 	.word	0x40007000
 80011b0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011b4:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <HAL_RCC_OscConfig+0x500>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a1b      	ldr	r3, [r3, #32]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d106      	bne.n	80011d6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d001      	beq.n	80011da <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e000      	b.n	80011dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011da:	2300      	movs	r3, #0
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40021000 	.word	0x40021000

080011e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d101      	bne.n	80011fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011f8:	2301      	movs	r3, #1
 80011fa:	e0d0      	b.n	800139e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011fc:	4b6a      	ldr	r3, [pc, #424]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 0307 	and.w	r3, r3, #7
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	429a      	cmp	r2, r3
 8001208:	d910      	bls.n	800122c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800120a:	4b67      	ldr	r3, [pc, #412]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f023 0207 	bic.w	r2, r3, #7
 8001212:	4965      	ldr	r1, [pc, #404]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	4313      	orrs	r3, r2
 8001218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800121a:	4b63      	ldr	r3, [pc, #396]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	d001      	beq.n	800122c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e0b8      	b.n	800139e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d020      	beq.n	800127a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0304 	and.w	r3, r3, #4
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001244:	4b59      	ldr	r3, [pc, #356]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	4a58      	ldr	r2, [pc, #352]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800124e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0308 	and.w	r3, r3, #8
 8001258:	2b00      	cmp	r3, #0
 800125a:	d005      	beq.n	8001268 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800125c:	4b53      	ldr	r3, [pc, #332]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	4a52      	ldr	r2, [pc, #328]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001262:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001266:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001268:	4b50      	ldr	r3, [pc, #320]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	494d      	ldr	r1, [pc, #308]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	4313      	orrs	r3, r2
 8001278:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d040      	beq.n	8001308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d107      	bne.n	800129e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128e:	4b47      	ldr	r3, [pc, #284]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d115      	bne.n	80012c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e07f      	b.n	800139e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d107      	bne.n	80012b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012a6:	4b41      	ldr	r3, [pc, #260]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d109      	bne.n	80012c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e073      	b.n	800139e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012b6:	4b3d      	ldr	r3, [pc, #244]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d101      	bne.n	80012c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e06b      	b.n	800139e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012c6:	4b39      	ldr	r3, [pc, #228]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f023 0203 	bic.w	r2, r3, #3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	4936      	ldr	r1, [pc, #216]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012d8:	f7ff fa5e 	bl	8000798 <HAL_GetTick>
 80012dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012de:	e00a      	b.n	80012f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012e0:	f7ff fa5a 	bl	8000798 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e053      	b.n	800139e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012f6:	4b2d      	ldr	r3, [pc, #180]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f003 020c 	and.w	r2, r3, #12
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	429a      	cmp	r2, r3
 8001306:	d1eb      	bne.n	80012e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001308:	4b27      	ldr	r3, [pc, #156]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0307 	and.w	r3, r3, #7
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	429a      	cmp	r2, r3
 8001314:	d210      	bcs.n	8001338 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001316:	4b24      	ldr	r3, [pc, #144]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f023 0207 	bic.w	r2, r3, #7
 800131e:	4922      	ldr	r1, [pc, #136]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	4313      	orrs	r3, r2
 8001324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001326:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	429a      	cmp	r2, r3
 8001332:	d001      	beq.n	8001338 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e032      	b.n	800139e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0304 	and.w	r3, r3, #4
 8001340:	2b00      	cmp	r3, #0
 8001342:	d008      	beq.n	8001356 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	4916      	ldr	r1, [pc, #88]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001352:	4313      	orrs	r3, r2
 8001354:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	2b00      	cmp	r3, #0
 8001360:	d009      	beq.n	8001376 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	490e      	ldr	r1, [pc, #56]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 8001372:	4313      	orrs	r3, r2
 8001374:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001376:	f000 f821 	bl	80013bc <HAL_RCC_GetSysClockFreq>
 800137a:	4602      	mov	r2, r0
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <HAL_RCC_ClockConfig+0x1c4>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	091b      	lsrs	r3, r3, #4
 8001382:	f003 030f 	and.w	r3, r3, #15
 8001386:	490a      	ldr	r1, [pc, #40]	; (80013b0 <HAL_RCC_ClockConfig+0x1c8>)
 8001388:	5ccb      	ldrb	r3, [r1, r3]
 800138a:	fa22 f303 	lsr.w	r3, r2, r3
 800138e:	4a09      	ldr	r2, [pc, #36]	; (80013b4 <HAL_RCC_ClockConfig+0x1cc>)
 8001390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <HAL_RCC_ClockConfig+0x1d0>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff f9bc 	bl	8000714 <HAL_InitTick>

  return HAL_OK;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40022000 	.word	0x40022000
 80013ac:	40021000 	.word	0x40021000
 80013b0:	08001e30 	.word	0x08001e30
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000004 	.word	0x20000004

080013bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	b087      	sub	sp, #28
 80013c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013d2:	2300      	movs	r3, #0
 80013d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013d6:	4b1e      	ldr	r3, [pc, #120]	; (8001450 <HAL_RCC_GetSysClockFreq+0x94>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f003 030c 	and.w	r3, r3, #12
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d002      	beq.n	80013ec <HAL_RCC_GetSysClockFreq+0x30>
 80013e6:	2b08      	cmp	r3, #8
 80013e8:	d003      	beq.n	80013f2 <HAL_RCC_GetSysClockFreq+0x36>
 80013ea:	e027      	b.n	800143c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013ec:	4b19      	ldr	r3, [pc, #100]	; (8001454 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ee:	613b      	str	r3, [r7, #16]
      break;
 80013f0:	e027      	b.n	8001442 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	0c9b      	lsrs	r3, r3, #18
 80013f6:	f003 030f 	and.w	r3, r3, #15
 80013fa:	4a17      	ldr	r2, [pc, #92]	; (8001458 <HAL_RCC_GetSysClockFreq+0x9c>)
 80013fc:	5cd3      	ldrb	r3, [r2, r3]
 80013fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d010      	beq.n	800142c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800140a:	4b11      	ldr	r3, [pc, #68]	; (8001450 <HAL_RCC_GetSysClockFreq+0x94>)
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	0c5b      	lsrs	r3, r3, #17
 8001410:	f003 0301 	and.w	r3, r3, #1
 8001414:	4a11      	ldr	r2, [pc, #68]	; (800145c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001416:	5cd3      	ldrb	r3, [r2, r3]
 8001418:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a0d      	ldr	r2, [pc, #52]	; (8001454 <HAL_RCC_GetSysClockFreq+0x98>)
 800141e:	fb03 f202 	mul.w	r2, r3, r2
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	fbb2 f3f3 	udiv	r3, r2, r3
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	e004      	b.n	8001436 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4a0c      	ldr	r2, [pc, #48]	; (8001460 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001430:	fb02 f303 	mul.w	r3, r2, r3
 8001434:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	613b      	str	r3, [r7, #16]
      break;
 800143a:	e002      	b.n	8001442 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <HAL_RCC_GetSysClockFreq+0x98>)
 800143e:	613b      	str	r3, [r7, #16]
      break;
 8001440:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001442:	693b      	ldr	r3, [r7, #16]
}
 8001444:	4618      	mov	r0, r3
 8001446:	371c      	adds	r7, #28
 8001448:	46bd      	mov	sp, r7
 800144a:	bc80      	pop	{r7}
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40021000 	.word	0x40021000
 8001454:	007a1200 	.word	0x007a1200
 8001458:	08001e40 	.word	0x08001e40
 800145c:	08001e50 	.word	0x08001e50
 8001460:	003d0900 	.word	0x003d0900

08001464 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800146c:	4b0a      	ldr	r3, [pc, #40]	; (8001498 <RCC_Delay+0x34>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a0a      	ldr	r2, [pc, #40]	; (800149c <RCC_Delay+0x38>)
 8001472:	fba2 2303 	umull	r2, r3, r2, r3
 8001476:	0a5b      	lsrs	r3, r3, #9
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	fb02 f303 	mul.w	r3, r2, r3
 800147e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001480:	bf00      	nop
  }
  while (Delay --);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	1e5a      	subs	r2, r3, #1
 8001486:	60fa      	str	r2, [r7, #12]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1f9      	bne.n	8001480 <RCC_Delay+0x1c>
}
 800148c:	bf00      	nop
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	20000000 	.word	0x20000000
 800149c:	10624dd3 	.word	0x10624dd3

080014a0 <__errno>:
 80014a0:	4b01      	ldr	r3, [pc, #4]	; (80014a8 <__errno+0x8>)
 80014a2:	6818      	ldr	r0, [r3, #0]
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	2000000c 	.word	0x2000000c

080014ac <__libc_init_array>:
 80014ac:	b570      	push	{r4, r5, r6, lr}
 80014ae:	2600      	movs	r6, #0
 80014b0:	4d0c      	ldr	r5, [pc, #48]	; (80014e4 <__libc_init_array+0x38>)
 80014b2:	4c0d      	ldr	r4, [pc, #52]	; (80014e8 <__libc_init_array+0x3c>)
 80014b4:	1b64      	subs	r4, r4, r5
 80014b6:	10a4      	asrs	r4, r4, #2
 80014b8:	42a6      	cmp	r6, r4
 80014ba:	d109      	bne.n	80014d0 <__libc_init_array+0x24>
 80014bc:	f000 fc9c 	bl	8001df8 <_init>
 80014c0:	2600      	movs	r6, #0
 80014c2:	4d0a      	ldr	r5, [pc, #40]	; (80014ec <__libc_init_array+0x40>)
 80014c4:	4c0a      	ldr	r4, [pc, #40]	; (80014f0 <__libc_init_array+0x44>)
 80014c6:	1b64      	subs	r4, r4, r5
 80014c8:	10a4      	asrs	r4, r4, #2
 80014ca:	42a6      	cmp	r6, r4
 80014cc:	d105      	bne.n	80014da <__libc_init_array+0x2e>
 80014ce:	bd70      	pop	{r4, r5, r6, pc}
 80014d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80014d4:	4798      	blx	r3
 80014d6:	3601      	adds	r6, #1
 80014d8:	e7ee      	b.n	80014b8 <__libc_init_array+0xc>
 80014da:	f855 3b04 	ldr.w	r3, [r5], #4
 80014de:	4798      	blx	r3
 80014e0:	3601      	adds	r6, #1
 80014e2:	e7f2      	b.n	80014ca <__libc_init_array+0x1e>
 80014e4:	08001e88 	.word	0x08001e88
 80014e8:	08001e88 	.word	0x08001e88
 80014ec:	08001e88 	.word	0x08001e88
 80014f0:	08001e8c 	.word	0x08001e8c

080014f4 <memset>:
 80014f4:	4603      	mov	r3, r0
 80014f6:	4402      	add	r2, r0
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d100      	bne.n	80014fe <memset+0xa>
 80014fc:	4770      	bx	lr
 80014fe:	f803 1b01 	strb.w	r1, [r3], #1
 8001502:	e7f9      	b.n	80014f8 <memset+0x4>

08001504 <siprintf>:
 8001504:	b40e      	push	{r1, r2, r3}
 8001506:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800150a:	b500      	push	{lr}
 800150c:	b09c      	sub	sp, #112	; 0x70
 800150e:	ab1d      	add	r3, sp, #116	; 0x74
 8001510:	9002      	str	r0, [sp, #8]
 8001512:	9006      	str	r0, [sp, #24]
 8001514:	9107      	str	r1, [sp, #28]
 8001516:	9104      	str	r1, [sp, #16]
 8001518:	4808      	ldr	r0, [pc, #32]	; (800153c <siprintf+0x38>)
 800151a:	4909      	ldr	r1, [pc, #36]	; (8001540 <siprintf+0x3c>)
 800151c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001520:	9105      	str	r1, [sp, #20]
 8001522:	6800      	ldr	r0, [r0, #0]
 8001524:	a902      	add	r1, sp, #8
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	f000 f868 	bl	80015fc <_svfiprintf_r>
 800152c:	2200      	movs	r2, #0
 800152e:	9b02      	ldr	r3, [sp, #8]
 8001530:	701a      	strb	r2, [r3, #0]
 8001532:	b01c      	add	sp, #112	; 0x70
 8001534:	f85d eb04 	ldr.w	lr, [sp], #4
 8001538:	b003      	add	sp, #12
 800153a:	4770      	bx	lr
 800153c:	2000000c 	.word	0x2000000c
 8001540:	ffff0208 	.word	0xffff0208

08001544 <__ssputs_r>:
 8001544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001548:	688e      	ldr	r6, [r1, #8]
 800154a:	4682      	mov	sl, r0
 800154c:	429e      	cmp	r6, r3
 800154e:	460c      	mov	r4, r1
 8001550:	4690      	mov	r8, r2
 8001552:	461f      	mov	r7, r3
 8001554:	d838      	bhi.n	80015c8 <__ssputs_r+0x84>
 8001556:	898a      	ldrh	r2, [r1, #12]
 8001558:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800155c:	d032      	beq.n	80015c4 <__ssputs_r+0x80>
 800155e:	6825      	ldr	r5, [r4, #0]
 8001560:	6909      	ldr	r1, [r1, #16]
 8001562:	3301      	adds	r3, #1
 8001564:	eba5 0901 	sub.w	r9, r5, r1
 8001568:	6965      	ldr	r5, [r4, #20]
 800156a:	444b      	add	r3, r9
 800156c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001570:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001574:	106d      	asrs	r5, r5, #1
 8001576:	429d      	cmp	r5, r3
 8001578:	bf38      	it	cc
 800157a:	461d      	movcc	r5, r3
 800157c:	0553      	lsls	r3, r2, #21
 800157e:	d531      	bpl.n	80015e4 <__ssputs_r+0xa0>
 8001580:	4629      	mov	r1, r5
 8001582:	f000 fb6f 	bl	8001c64 <_malloc_r>
 8001586:	4606      	mov	r6, r0
 8001588:	b950      	cbnz	r0, 80015a0 <__ssputs_r+0x5c>
 800158a:	230c      	movs	r3, #12
 800158c:	f04f 30ff 	mov.w	r0, #4294967295
 8001590:	f8ca 3000 	str.w	r3, [sl]
 8001594:	89a3      	ldrh	r3, [r4, #12]
 8001596:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800159a:	81a3      	strh	r3, [r4, #12]
 800159c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80015a0:	464a      	mov	r2, r9
 80015a2:	6921      	ldr	r1, [r4, #16]
 80015a4:	f000 face 	bl	8001b44 <memcpy>
 80015a8:	89a3      	ldrh	r3, [r4, #12]
 80015aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80015ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015b2:	81a3      	strh	r3, [r4, #12]
 80015b4:	6126      	str	r6, [r4, #16]
 80015b6:	444e      	add	r6, r9
 80015b8:	6026      	str	r6, [r4, #0]
 80015ba:	463e      	mov	r6, r7
 80015bc:	6165      	str	r5, [r4, #20]
 80015be:	eba5 0509 	sub.w	r5, r5, r9
 80015c2:	60a5      	str	r5, [r4, #8]
 80015c4:	42be      	cmp	r6, r7
 80015c6:	d900      	bls.n	80015ca <__ssputs_r+0x86>
 80015c8:	463e      	mov	r6, r7
 80015ca:	4632      	mov	r2, r6
 80015cc:	4641      	mov	r1, r8
 80015ce:	6820      	ldr	r0, [r4, #0]
 80015d0:	f000 fac6 	bl	8001b60 <memmove>
 80015d4:	68a3      	ldr	r3, [r4, #8]
 80015d6:	2000      	movs	r0, #0
 80015d8:	1b9b      	subs	r3, r3, r6
 80015da:	60a3      	str	r3, [r4, #8]
 80015dc:	6823      	ldr	r3, [r4, #0]
 80015de:	4433      	add	r3, r6
 80015e0:	6023      	str	r3, [r4, #0]
 80015e2:	e7db      	b.n	800159c <__ssputs_r+0x58>
 80015e4:	462a      	mov	r2, r5
 80015e6:	f000 fbb1 	bl	8001d4c <_realloc_r>
 80015ea:	4606      	mov	r6, r0
 80015ec:	2800      	cmp	r0, #0
 80015ee:	d1e1      	bne.n	80015b4 <__ssputs_r+0x70>
 80015f0:	4650      	mov	r0, sl
 80015f2:	6921      	ldr	r1, [r4, #16]
 80015f4:	f000 face 	bl	8001b94 <_free_r>
 80015f8:	e7c7      	b.n	800158a <__ssputs_r+0x46>
	...

080015fc <_svfiprintf_r>:
 80015fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001600:	4698      	mov	r8, r3
 8001602:	898b      	ldrh	r3, [r1, #12]
 8001604:	4607      	mov	r7, r0
 8001606:	061b      	lsls	r3, r3, #24
 8001608:	460d      	mov	r5, r1
 800160a:	4614      	mov	r4, r2
 800160c:	b09d      	sub	sp, #116	; 0x74
 800160e:	d50e      	bpl.n	800162e <_svfiprintf_r+0x32>
 8001610:	690b      	ldr	r3, [r1, #16]
 8001612:	b963      	cbnz	r3, 800162e <_svfiprintf_r+0x32>
 8001614:	2140      	movs	r1, #64	; 0x40
 8001616:	f000 fb25 	bl	8001c64 <_malloc_r>
 800161a:	6028      	str	r0, [r5, #0]
 800161c:	6128      	str	r0, [r5, #16]
 800161e:	b920      	cbnz	r0, 800162a <_svfiprintf_r+0x2e>
 8001620:	230c      	movs	r3, #12
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	f04f 30ff 	mov.w	r0, #4294967295
 8001628:	e0d1      	b.n	80017ce <_svfiprintf_r+0x1d2>
 800162a:	2340      	movs	r3, #64	; 0x40
 800162c:	616b      	str	r3, [r5, #20]
 800162e:	2300      	movs	r3, #0
 8001630:	9309      	str	r3, [sp, #36]	; 0x24
 8001632:	2320      	movs	r3, #32
 8001634:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001638:	2330      	movs	r3, #48	; 0x30
 800163a:	f04f 0901 	mov.w	r9, #1
 800163e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001642:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80017e8 <_svfiprintf_r+0x1ec>
 8001646:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800164a:	4623      	mov	r3, r4
 800164c:	469a      	mov	sl, r3
 800164e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001652:	b10a      	cbz	r2, 8001658 <_svfiprintf_r+0x5c>
 8001654:	2a25      	cmp	r2, #37	; 0x25
 8001656:	d1f9      	bne.n	800164c <_svfiprintf_r+0x50>
 8001658:	ebba 0b04 	subs.w	fp, sl, r4
 800165c:	d00b      	beq.n	8001676 <_svfiprintf_r+0x7a>
 800165e:	465b      	mov	r3, fp
 8001660:	4622      	mov	r2, r4
 8001662:	4629      	mov	r1, r5
 8001664:	4638      	mov	r0, r7
 8001666:	f7ff ff6d 	bl	8001544 <__ssputs_r>
 800166a:	3001      	adds	r0, #1
 800166c:	f000 80aa 	beq.w	80017c4 <_svfiprintf_r+0x1c8>
 8001670:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001672:	445a      	add	r2, fp
 8001674:	9209      	str	r2, [sp, #36]	; 0x24
 8001676:	f89a 3000 	ldrb.w	r3, [sl]
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 80a2 	beq.w	80017c4 <_svfiprintf_r+0x1c8>
 8001680:	2300      	movs	r3, #0
 8001682:	f04f 32ff 	mov.w	r2, #4294967295
 8001686:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800168a:	f10a 0a01 	add.w	sl, sl, #1
 800168e:	9304      	str	r3, [sp, #16]
 8001690:	9307      	str	r3, [sp, #28]
 8001692:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001696:	931a      	str	r3, [sp, #104]	; 0x68
 8001698:	4654      	mov	r4, sl
 800169a:	2205      	movs	r2, #5
 800169c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80016a0:	4851      	ldr	r0, [pc, #324]	; (80017e8 <_svfiprintf_r+0x1ec>)
 80016a2:	f000 fa41 	bl	8001b28 <memchr>
 80016a6:	9a04      	ldr	r2, [sp, #16]
 80016a8:	b9d8      	cbnz	r0, 80016e2 <_svfiprintf_r+0xe6>
 80016aa:	06d0      	lsls	r0, r2, #27
 80016ac:	bf44      	itt	mi
 80016ae:	2320      	movmi	r3, #32
 80016b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80016b4:	0711      	lsls	r1, r2, #28
 80016b6:	bf44      	itt	mi
 80016b8:	232b      	movmi	r3, #43	; 0x2b
 80016ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80016be:	f89a 3000 	ldrb.w	r3, [sl]
 80016c2:	2b2a      	cmp	r3, #42	; 0x2a
 80016c4:	d015      	beq.n	80016f2 <_svfiprintf_r+0xf6>
 80016c6:	4654      	mov	r4, sl
 80016c8:	2000      	movs	r0, #0
 80016ca:	f04f 0c0a 	mov.w	ip, #10
 80016ce:	9a07      	ldr	r2, [sp, #28]
 80016d0:	4621      	mov	r1, r4
 80016d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80016d6:	3b30      	subs	r3, #48	; 0x30
 80016d8:	2b09      	cmp	r3, #9
 80016da:	d94e      	bls.n	800177a <_svfiprintf_r+0x17e>
 80016dc:	b1b0      	cbz	r0, 800170c <_svfiprintf_r+0x110>
 80016de:	9207      	str	r2, [sp, #28]
 80016e0:	e014      	b.n	800170c <_svfiprintf_r+0x110>
 80016e2:	eba0 0308 	sub.w	r3, r0, r8
 80016e6:	fa09 f303 	lsl.w	r3, r9, r3
 80016ea:	4313      	orrs	r3, r2
 80016ec:	46a2      	mov	sl, r4
 80016ee:	9304      	str	r3, [sp, #16]
 80016f0:	e7d2      	b.n	8001698 <_svfiprintf_r+0x9c>
 80016f2:	9b03      	ldr	r3, [sp, #12]
 80016f4:	1d19      	adds	r1, r3, #4
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	9103      	str	r1, [sp, #12]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	bfbb      	ittet	lt
 80016fe:	425b      	neglt	r3, r3
 8001700:	f042 0202 	orrlt.w	r2, r2, #2
 8001704:	9307      	strge	r3, [sp, #28]
 8001706:	9307      	strlt	r3, [sp, #28]
 8001708:	bfb8      	it	lt
 800170a:	9204      	strlt	r2, [sp, #16]
 800170c:	7823      	ldrb	r3, [r4, #0]
 800170e:	2b2e      	cmp	r3, #46	; 0x2e
 8001710:	d10c      	bne.n	800172c <_svfiprintf_r+0x130>
 8001712:	7863      	ldrb	r3, [r4, #1]
 8001714:	2b2a      	cmp	r3, #42	; 0x2a
 8001716:	d135      	bne.n	8001784 <_svfiprintf_r+0x188>
 8001718:	9b03      	ldr	r3, [sp, #12]
 800171a:	3402      	adds	r4, #2
 800171c:	1d1a      	adds	r2, r3, #4
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	9203      	str	r2, [sp, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	bfb8      	it	lt
 8001726:	f04f 33ff 	movlt.w	r3, #4294967295
 800172a:	9305      	str	r3, [sp, #20]
 800172c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80017ec <_svfiprintf_r+0x1f0>
 8001730:	2203      	movs	r2, #3
 8001732:	4650      	mov	r0, sl
 8001734:	7821      	ldrb	r1, [r4, #0]
 8001736:	f000 f9f7 	bl	8001b28 <memchr>
 800173a:	b140      	cbz	r0, 800174e <_svfiprintf_r+0x152>
 800173c:	2340      	movs	r3, #64	; 0x40
 800173e:	eba0 000a 	sub.w	r0, r0, sl
 8001742:	fa03 f000 	lsl.w	r0, r3, r0
 8001746:	9b04      	ldr	r3, [sp, #16]
 8001748:	3401      	adds	r4, #1
 800174a:	4303      	orrs	r3, r0
 800174c:	9304      	str	r3, [sp, #16]
 800174e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001752:	2206      	movs	r2, #6
 8001754:	4826      	ldr	r0, [pc, #152]	; (80017f0 <_svfiprintf_r+0x1f4>)
 8001756:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800175a:	f000 f9e5 	bl	8001b28 <memchr>
 800175e:	2800      	cmp	r0, #0
 8001760:	d038      	beq.n	80017d4 <_svfiprintf_r+0x1d8>
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <_svfiprintf_r+0x1f8>)
 8001764:	bb1b      	cbnz	r3, 80017ae <_svfiprintf_r+0x1b2>
 8001766:	9b03      	ldr	r3, [sp, #12]
 8001768:	3307      	adds	r3, #7
 800176a:	f023 0307 	bic.w	r3, r3, #7
 800176e:	3308      	adds	r3, #8
 8001770:	9303      	str	r3, [sp, #12]
 8001772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001774:	4433      	add	r3, r6
 8001776:	9309      	str	r3, [sp, #36]	; 0x24
 8001778:	e767      	b.n	800164a <_svfiprintf_r+0x4e>
 800177a:	460c      	mov	r4, r1
 800177c:	2001      	movs	r0, #1
 800177e:	fb0c 3202 	mla	r2, ip, r2, r3
 8001782:	e7a5      	b.n	80016d0 <_svfiprintf_r+0xd4>
 8001784:	2300      	movs	r3, #0
 8001786:	f04f 0c0a 	mov.w	ip, #10
 800178a:	4619      	mov	r1, r3
 800178c:	3401      	adds	r4, #1
 800178e:	9305      	str	r3, [sp, #20]
 8001790:	4620      	mov	r0, r4
 8001792:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001796:	3a30      	subs	r2, #48	; 0x30
 8001798:	2a09      	cmp	r2, #9
 800179a:	d903      	bls.n	80017a4 <_svfiprintf_r+0x1a8>
 800179c:	2b00      	cmp	r3, #0
 800179e:	d0c5      	beq.n	800172c <_svfiprintf_r+0x130>
 80017a0:	9105      	str	r1, [sp, #20]
 80017a2:	e7c3      	b.n	800172c <_svfiprintf_r+0x130>
 80017a4:	4604      	mov	r4, r0
 80017a6:	2301      	movs	r3, #1
 80017a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80017ac:	e7f0      	b.n	8001790 <_svfiprintf_r+0x194>
 80017ae:	ab03      	add	r3, sp, #12
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	462a      	mov	r2, r5
 80017b4:	4638      	mov	r0, r7
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <_svfiprintf_r+0x1fc>)
 80017b8:	a904      	add	r1, sp, #16
 80017ba:	f3af 8000 	nop.w
 80017be:	1c42      	adds	r2, r0, #1
 80017c0:	4606      	mov	r6, r0
 80017c2:	d1d6      	bne.n	8001772 <_svfiprintf_r+0x176>
 80017c4:	89ab      	ldrh	r3, [r5, #12]
 80017c6:	065b      	lsls	r3, r3, #25
 80017c8:	f53f af2c 	bmi.w	8001624 <_svfiprintf_r+0x28>
 80017cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80017ce:	b01d      	add	sp, #116	; 0x74
 80017d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017d4:	ab03      	add	r3, sp, #12
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	462a      	mov	r2, r5
 80017da:	4638      	mov	r0, r7
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <_svfiprintf_r+0x1fc>)
 80017de:	a904      	add	r1, sp, #16
 80017e0:	f000 f87c 	bl	80018dc <_printf_i>
 80017e4:	e7eb      	b.n	80017be <_svfiprintf_r+0x1c2>
 80017e6:	bf00      	nop
 80017e8:	08001e52 	.word	0x08001e52
 80017ec:	08001e58 	.word	0x08001e58
 80017f0:	08001e5c 	.word	0x08001e5c
 80017f4:	00000000 	.word	0x00000000
 80017f8:	08001545 	.word	0x08001545

080017fc <_printf_common>:
 80017fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001800:	4616      	mov	r6, r2
 8001802:	4699      	mov	r9, r3
 8001804:	688a      	ldr	r2, [r1, #8]
 8001806:	690b      	ldr	r3, [r1, #16]
 8001808:	4607      	mov	r7, r0
 800180a:	4293      	cmp	r3, r2
 800180c:	bfb8      	it	lt
 800180e:	4613      	movlt	r3, r2
 8001810:	6033      	str	r3, [r6, #0]
 8001812:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001816:	460c      	mov	r4, r1
 8001818:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800181c:	b10a      	cbz	r2, 8001822 <_printf_common+0x26>
 800181e:	3301      	adds	r3, #1
 8001820:	6033      	str	r3, [r6, #0]
 8001822:	6823      	ldr	r3, [r4, #0]
 8001824:	0699      	lsls	r1, r3, #26
 8001826:	bf42      	ittt	mi
 8001828:	6833      	ldrmi	r3, [r6, #0]
 800182a:	3302      	addmi	r3, #2
 800182c:	6033      	strmi	r3, [r6, #0]
 800182e:	6825      	ldr	r5, [r4, #0]
 8001830:	f015 0506 	ands.w	r5, r5, #6
 8001834:	d106      	bne.n	8001844 <_printf_common+0x48>
 8001836:	f104 0a19 	add.w	sl, r4, #25
 800183a:	68e3      	ldr	r3, [r4, #12]
 800183c:	6832      	ldr	r2, [r6, #0]
 800183e:	1a9b      	subs	r3, r3, r2
 8001840:	42ab      	cmp	r3, r5
 8001842:	dc28      	bgt.n	8001896 <_printf_common+0x9a>
 8001844:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001848:	1e13      	subs	r3, r2, #0
 800184a:	6822      	ldr	r2, [r4, #0]
 800184c:	bf18      	it	ne
 800184e:	2301      	movne	r3, #1
 8001850:	0692      	lsls	r2, r2, #26
 8001852:	d42d      	bmi.n	80018b0 <_printf_common+0xb4>
 8001854:	4649      	mov	r1, r9
 8001856:	4638      	mov	r0, r7
 8001858:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800185c:	47c0      	blx	r8
 800185e:	3001      	adds	r0, #1
 8001860:	d020      	beq.n	80018a4 <_printf_common+0xa8>
 8001862:	6823      	ldr	r3, [r4, #0]
 8001864:	68e5      	ldr	r5, [r4, #12]
 8001866:	f003 0306 	and.w	r3, r3, #6
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf18      	it	ne
 800186e:	2500      	movne	r5, #0
 8001870:	6832      	ldr	r2, [r6, #0]
 8001872:	f04f 0600 	mov.w	r6, #0
 8001876:	68a3      	ldr	r3, [r4, #8]
 8001878:	bf08      	it	eq
 800187a:	1aad      	subeq	r5, r5, r2
 800187c:	6922      	ldr	r2, [r4, #16]
 800187e:	bf08      	it	eq
 8001880:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001884:	4293      	cmp	r3, r2
 8001886:	bfc4      	itt	gt
 8001888:	1a9b      	subgt	r3, r3, r2
 800188a:	18ed      	addgt	r5, r5, r3
 800188c:	341a      	adds	r4, #26
 800188e:	42b5      	cmp	r5, r6
 8001890:	d11a      	bne.n	80018c8 <_printf_common+0xcc>
 8001892:	2000      	movs	r0, #0
 8001894:	e008      	b.n	80018a8 <_printf_common+0xac>
 8001896:	2301      	movs	r3, #1
 8001898:	4652      	mov	r2, sl
 800189a:	4649      	mov	r1, r9
 800189c:	4638      	mov	r0, r7
 800189e:	47c0      	blx	r8
 80018a0:	3001      	adds	r0, #1
 80018a2:	d103      	bne.n	80018ac <_printf_common+0xb0>
 80018a4:	f04f 30ff 	mov.w	r0, #4294967295
 80018a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80018ac:	3501      	adds	r5, #1
 80018ae:	e7c4      	b.n	800183a <_printf_common+0x3e>
 80018b0:	2030      	movs	r0, #48	; 0x30
 80018b2:	18e1      	adds	r1, r4, r3
 80018b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80018b8:	1c5a      	adds	r2, r3, #1
 80018ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80018be:	4422      	add	r2, r4
 80018c0:	3302      	adds	r3, #2
 80018c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80018c6:	e7c5      	b.n	8001854 <_printf_common+0x58>
 80018c8:	2301      	movs	r3, #1
 80018ca:	4622      	mov	r2, r4
 80018cc:	4649      	mov	r1, r9
 80018ce:	4638      	mov	r0, r7
 80018d0:	47c0      	blx	r8
 80018d2:	3001      	adds	r0, #1
 80018d4:	d0e6      	beq.n	80018a4 <_printf_common+0xa8>
 80018d6:	3601      	adds	r6, #1
 80018d8:	e7d9      	b.n	800188e <_printf_common+0x92>
	...

080018dc <_printf_i>:
 80018dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80018e0:	7e0f      	ldrb	r7, [r1, #24]
 80018e2:	4691      	mov	r9, r2
 80018e4:	2f78      	cmp	r7, #120	; 0x78
 80018e6:	4680      	mov	r8, r0
 80018e8:	460c      	mov	r4, r1
 80018ea:	469a      	mov	sl, r3
 80018ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80018ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80018f2:	d807      	bhi.n	8001904 <_printf_i+0x28>
 80018f4:	2f62      	cmp	r7, #98	; 0x62
 80018f6:	d80a      	bhi.n	800190e <_printf_i+0x32>
 80018f8:	2f00      	cmp	r7, #0
 80018fa:	f000 80d9 	beq.w	8001ab0 <_printf_i+0x1d4>
 80018fe:	2f58      	cmp	r7, #88	; 0x58
 8001900:	f000 80a4 	beq.w	8001a4c <_printf_i+0x170>
 8001904:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001908:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800190c:	e03a      	b.n	8001984 <_printf_i+0xa8>
 800190e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001912:	2b15      	cmp	r3, #21
 8001914:	d8f6      	bhi.n	8001904 <_printf_i+0x28>
 8001916:	a101      	add	r1, pc, #4	; (adr r1, 800191c <_printf_i+0x40>)
 8001918:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800191c:	08001975 	.word	0x08001975
 8001920:	08001989 	.word	0x08001989
 8001924:	08001905 	.word	0x08001905
 8001928:	08001905 	.word	0x08001905
 800192c:	08001905 	.word	0x08001905
 8001930:	08001905 	.word	0x08001905
 8001934:	08001989 	.word	0x08001989
 8001938:	08001905 	.word	0x08001905
 800193c:	08001905 	.word	0x08001905
 8001940:	08001905 	.word	0x08001905
 8001944:	08001905 	.word	0x08001905
 8001948:	08001a97 	.word	0x08001a97
 800194c:	080019b9 	.word	0x080019b9
 8001950:	08001a79 	.word	0x08001a79
 8001954:	08001905 	.word	0x08001905
 8001958:	08001905 	.word	0x08001905
 800195c:	08001ab9 	.word	0x08001ab9
 8001960:	08001905 	.word	0x08001905
 8001964:	080019b9 	.word	0x080019b9
 8001968:	08001905 	.word	0x08001905
 800196c:	08001905 	.word	0x08001905
 8001970:	08001a81 	.word	0x08001a81
 8001974:	682b      	ldr	r3, [r5, #0]
 8001976:	1d1a      	adds	r2, r3, #4
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	602a      	str	r2, [r5, #0]
 800197c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001980:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001984:	2301      	movs	r3, #1
 8001986:	e0a4      	b.n	8001ad2 <_printf_i+0x1f6>
 8001988:	6820      	ldr	r0, [r4, #0]
 800198a:	6829      	ldr	r1, [r5, #0]
 800198c:	0606      	lsls	r6, r0, #24
 800198e:	f101 0304 	add.w	r3, r1, #4
 8001992:	d50a      	bpl.n	80019aa <_printf_i+0xce>
 8001994:	680e      	ldr	r6, [r1, #0]
 8001996:	602b      	str	r3, [r5, #0]
 8001998:	2e00      	cmp	r6, #0
 800199a:	da03      	bge.n	80019a4 <_printf_i+0xc8>
 800199c:	232d      	movs	r3, #45	; 0x2d
 800199e:	4276      	negs	r6, r6
 80019a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80019a4:	230a      	movs	r3, #10
 80019a6:	485e      	ldr	r0, [pc, #376]	; (8001b20 <_printf_i+0x244>)
 80019a8:	e019      	b.n	80019de <_printf_i+0x102>
 80019aa:	680e      	ldr	r6, [r1, #0]
 80019ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80019b0:	602b      	str	r3, [r5, #0]
 80019b2:	bf18      	it	ne
 80019b4:	b236      	sxthne	r6, r6
 80019b6:	e7ef      	b.n	8001998 <_printf_i+0xbc>
 80019b8:	682b      	ldr	r3, [r5, #0]
 80019ba:	6820      	ldr	r0, [r4, #0]
 80019bc:	1d19      	adds	r1, r3, #4
 80019be:	6029      	str	r1, [r5, #0]
 80019c0:	0601      	lsls	r1, r0, #24
 80019c2:	d501      	bpl.n	80019c8 <_printf_i+0xec>
 80019c4:	681e      	ldr	r6, [r3, #0]
 80019c6:	e002      	b.n	80019ce <_printf_i+0xf2>
 80019c8:	0646      	lsls	r6, r0, #25
 80019ca:	d5fb      	bpl.n	80019c4 <_printf_i+0xe8>
 80019cc:	881e      	ldrh	r6, [r3, #0]
 80019ce:	2f6f      	cmp	r7, #111	; 0x6f
 80019d0:	bf0c      	ite	eq
 80019d2:	2308      	moveq	r3, #8
 80019d4:	230a      	movne	r3, #10
 80019d6:	4852      	ldr	r0, [pc, #328]	; (8001b20 <_printf_i+0x244>)
 80019d8:	2100      	movs	r1, #0
 80019da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80019de:	6865      	ldr	r5, [r4, #4]
 80019e0:	2d00      	cmp	r5, #0
 80019e2:	bfa8      	it	ge
 80019e4:	6821      	ldrge	r1, [r4, #0]
 80019e6:	60a5      	str	r5, [r4, #8]
 80019e8:	bfa4      	itt	ge
 80019ea:	f021 0104 	bicge.w	r1, r1, #4
 80019ee:	6021      	strge	r1, [r4, #0]
 80019f0:	b90e      	cbnz	r6, 80019f6 <_printf_i+0x11a>
 80019f2:	2d00      	cmp	r5, #0
 80019f4:	d04d      	beq.n	8001a92 <_printf_i+0x1b6>
 80019f6:	4615      	mov	r5, r2
 80019f8:	fbb6 f1f3 	udiv	r1, r6, r3
 80019fc:	fb03 6711 	mls	r7, r3, r1, r6
 8001a00:	5dc7      	ldrb	r7, [r0, r7]
 8001a02:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8001a06:	4637      	mov	r7, r6
 8001a08:	42bb      	cmp	r3, r7
 8001a0a:	460e      	mov	r6, r1
 8001a0c:	d9f4      	bls.n	80019f8 <_printf_i+0x11c>
 8001a0e:	2b08      	cmp	r3, #8
 8001a10:	d10b      	bne.n	8001a2a <_printf_i+0x14e>
 8001a12:	6823      	ldr	r3, [r4, #0]
 8001a14:	07de      	lsls	r6, r3, #31
 8001a16:	d508      	bpl.n	8001a2a <_printf_i+0x14e>
 8001a18:	6923      	ldr	r3, [r4, #16]
 8001a1a:	6861      	ldr	r1, [r4, #4]
 8001a1c:	4299      	cmp	r1, r3
 8001a1e:	bfde      	ittt	le
 8001a20:	2330      	movle	r3, #48	; 0x30
 8001a22:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001a26:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001a2a:	1b52      	subs	r2, r2, r5
 8001a2c:	6122      	str	r2, [r4, #16]
 8001a2e:	464b      	mov	r3, r9
 8001a30:	4621      	mov	r1, r4
 8001a32:	4640      	mov	r0, r8
 8001a34:	f8cd a000 	str.w	sl, [sp]
 8001a38:	aa03      	add	r2, sp, #12
 8001a3a:	f7ff fedf 	bl	80017fc <_printf_common>
 8001a3e:	3001      	adds	r0, #1
 8001a40:	d14c      	bne.n	8001adc <_printf_i+0x200>
 8001a42:	f04f 30ff 	mov.w	r0, #4294967295
 8001a46:	b004      	add	sp, #16
 8001a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a4c:	4834      	ldr	r0, [pc, #208]	; (8001b20 <_printf_i+0x244>)
 8001a4e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8001a52:	6829      	ldr	r1, [r5, #0]
 8001a54:	6823      	ldr	r3, [r4, #0]
 8001a56:	f851 6b04 	ldr.w	r6, [r1], #4
 8001a5a:	6029      	str	r1, [r5, #0]
 8001a5c:	061d      	lsls	r5, r3, #24
 8001a5e:	d514      	bpl.n	8001a8a <_printf_i+0x1ae>
 8001a60:	07df      	lsls	r7, r3, #31
 8001a62:	bf44      	itt	mi
 8001a64:	f043 0320 	orrmi.w	r3, r3, #32
 8001a68:	6023      	strmi	r3, [r4, #0]
 8001a6a:	b91e      	cbnz	r6, 8001a74 <_printf_i+0x198>
 8001a6c:	6823      	ldr	r3, [r4, #0]
 8001a6e:	f023 0320 	bic.w	r3, r3, #32
 8001a72:	6023      	str	r3, [r4, #0]
 8001a74:	2310      	movs	r3, #16
 8001a76:	e7af      	b.n	80019d8 <_printf_i+0xfc>
 8001a78:	6823      	ldr	r3, [r4, #0]
 8001a7a:	f043 0320 	orr.w	r3, r3, #32
 8001a7e:	6023      	str	r3, [r4, #0]
 8001a80:	2378      	movs	r3, #120	; 0x78
 8001a82:	4828      	ldr	r0, [pc, #160]	; (8001b24 <_printf_i+0x248>)
 8001a84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001a88:	e7e3      	b.n	8001a52 <_printf_i+0x176>
 8001a8a:	0659      	lsls	r1, r3, #25
 8001a8c:	bf48      	it	mi
 8001a8e:	b2b6      	uxthmi	r6, r6
 8001a90:	e7e6      	b.n	8001a60 <_printf_i+0x184>
 8001a92:	4615      	mov	r5, r2
 8001a94:	e7bb      	b.n	8001a0e <_printf_i+0x132>
 8001a96:	682b      	ldr	r3, [r5, #0]
 8001a98:	6826      	ldr	r6, [r4, #0]
 8001a9a:	1d18      	adds	r0, r3, #4
 8001a9c:	6961      	ldr	r1, [r4, #20]
 8001a9e:	6028      	str	r0, [r5, #0]
 8001aa0:	0635      	lsls	r5, r6, #24
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	d501      	bpl.n	8001aaa <_printf_i+0x1ce>
 8001aa6:	6019      	str	r1, [r3, #0]
 8001aa8:	e002      	b.n	8001ab0 <_printf_i+0x1d4>
 8001aaa:	0670      	lsls	r0, r6, #25
 8001aac:	d5fb      	bpl.n	8001aa6 <_printf_i+0x1ca>
 8001aae:	8019      	strh	r1, [r3, #0]
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	4615      	mov	r5, r2
 8001ab4:	6123      	str	r3, [r4, #16]
 8001ab6:	e7ba      	b.n	8001a2e <_printf_i+0x152>
 8001ab8:	682b      	ldr	r3, [r5, #0]
 8001aba:	2100      	movs	r1, #0
 8001abc:	1d1a      	adds	r2, r3, #4
 8001abe:	602a      	str	r2, [r5, #0]
 8001ac0:	681d      	ldr	r5, [r3, #0]
 8001ac2:	6862      	ldr	r2, [r4, #4]
 8001ac4:	4628      	mov	r0, r5
 8001ac6:	f000 f82f 	bl	8001b28 <memchr>
 8001aca:	b108      	cbz	r0, 8001ad0 <_printf_i+0x1f4>
 8001acc:	1b40      	subs	r0, r0, r5
 8001ace:	6060      	str	r0, [r4, #4]
 8001ad0:	6863      	ldr	r3, [r4, #4]
 8001ad2:	6123      	str	r3, [r4, #16]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001ada:	e7a8      	b.n	8001a2e <_printf_i+0x152>
 8001adc:	462a      	mov	r2, r5
 8001ade:	4649      	mov	r1, r9
 8001ae0:	4640      	mov	r0, r8
 8001ae2:	6923      	ldr	r3, [r4, #16]
 8001ae4:	47d0      	blx	sl
 8001ae6:	3001      	adds	r0, #1
 8001ae8:	d0ab      	beq.n	8001a42 <_printf_i+0x166>
 8001aea:	6823      	ldr	r3, [r4, #0]
 8001aec:	079b      	lsls	r3, r3, #30
 8001aee:	d413      	bmi.n	8001b18 <_printf_i+0x23c>
 8001af0:	68e0      	ldr	r0, [r4, #12]
 8001af2:	9b03      	ldr	r3, [sp, #12]
 8001af4:	4298      	cmp	r0, r3
 8001af6:	bfb8      	it	lt
 8001af8:	4618      	movlt	r0, r3
 8001afa:	e7a4      	b.n	8001a46 <_printf_i+0x16a>
 8001afc:	2301      	movs	r3, #1
 8001afe:	4632      	mov	r2, r6
 8001b00:	4649      	mov	r1, r9
 8001b02:	4640      	mov	r0, r8
 8001b04:	47d0      	blx	sl
 8001b06:	3001      	adds	r0, #1
 8001b08:	d09b      	beq.n	8001a42 <_printf_i+0x166>
 8001b0a:	3501      	adds	r5, #1
 8001b0c:	68e3      	ldr	r3, [r4, #12]
 8001b0e:	9903      	ldr	r1, [sp, #12]
 8001b10:	1a5b      	subs	r3, r3, r1
 8001b12:	42ab      	cmp	r3, r5
 8001b14:	dcf2      	bgt.n	8001afc <_printf_i+0x220>
 8001b16:	e7eb      	b.n	8001af0 <_printf_i+0x214>
 8001b18:	2500      	movs	r5, #0
 8001b1a:	f104 0619 	add.w	r6, r4, #25
 8001b1e:	e7f5      	b.n	8001b0c <_printf_i+0x230>
 8001b20:	08001e63 	.word	0x08001e63
 8001b24:	08001e74 	.word	0x08001e74

08001b28 <memchr>:
 8001b28:	4603      	mov	r3, r0
 8001b2a:	b510      	push	{r4, lr}
 8001b2c:	b2c9      	uxtb	r1, r1
 8001b2e:	4402      	add	r2, r0
 8001b30:	4293      	cmp	r3, r2
 8001b32:	4618      	mov	r0, r3
 8001b34:	d101      	bne.n	8001b3a <memchr+0x12>
 8001b36:	2000      	movs	r0, #0
 8001b38:	e003      	b.n	8001b42 <memchr+0x1a>
 8001b3a:	7804      	ldrb	r4, [r0, #0]
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	428c      	cmp	r4, r1
 8001b40:	d1f6      	bne.n	8001b30 <memchr+0x8>
 8001b42:	bd10      	pop	{r4, pc}

08001b44 <memcpy>:
 8001b44:	440a      	add	r2, r1
 8001b46:	4291      	cmp	r1, r2
 8001b48:	f100 33ff 	add.w	r3, r0, #4294967295
 8001b4c:	d100      	bne.n	8001b50 <memcpy+0xc>
 8001b4e:	4770      	bx	lr
 8001b50:	b510      	push	{r4, lr}
 8001b52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001b56:	4291      	cmp	r1, r2
 8001b58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001b5c:	d1f9      	bne.n	8001b52 <memcpy+0xe>
 8001b5e:	bd10      	pop	{r4, pc}

08001b60 <memmove>:
 8001b60:	4288      	cmp	r0, r1
 8001b62:	b510      	push	{r4, lr}
 8001b64:	eb01 0402 	add.w	r4, r1, r2
 8001b68:	d902      	bls.n	8001b70 <memmove+0x10>
 8001b6a:	4284      	cmp	r4, r0
 8001b6c:	4623      	mov	r3, r4
 8001b6e:	d807      	bhi.n	8001b80 <memmove+0x20>
 8001b70:	1e43      	subs	r3, r0, #1
 8001b72:	42a1      	cmp	r1, r4
 8001b74:	d008      	beq.n	8001b88 <memmove+0x28>
 8001b76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001b7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001b7e:	e7f8      	b.n	8001b72 <memmove+0x12>
 8001b80:	4601      	mov	r1, r0
 8001b82:	4402      	add	r2, r0
 8001b84:	428a      	cmp	r2, r1
 8001b86:	d100      	bne.n	8001b8a <memmove+0x2a>
 8001b88:	bd10      	pop	{r4, pc}
 8001b8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001b8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001b92:	e7f7      	b.n	8001b84 <memmove+0x24>

08001b94 <_free_r>:
 8001b94:	b538      	push	{r3, r4, r5, lr}
 8001b96:	4605      	mov	r5, r0
 8001b98:	2900      	cmp	r1, #0
 8001b9a:	d040      	beq.n	8001c1e <_free_r+0x8a>
 8001b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ba0:	1f0c      	subs	r4, r1, #4
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	bfb8      	it	lt
 8001ba6:	18e4      	addlt	r4, r4, r3
 8001ba8:	f000 f910 	bl	8001dcc <__malloc_lock>
 8001bac:	4a1c      	ldr	r2, [pc, #112]	; (8001c20 <_free_r+0x8c>)
 8001bae:	6813      	ldr	r3, [r2, #0]
 8001bb0:	b933      	cbnz	r3, 8001bc0 <_free_r+0x2c>
 8001bb2:	6063      	str	r3, [r4, #4]
 8001bb4:	6014      	str	r4, [r2, #0]
 8001bb6:	4628      	mov	r0, r5
 8001bb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001bbc:	f000 b90c 	b.w	8001dd8 <__malloc_unlock>
 8001bc0:	42a3      	cmp	r3, r4
 8001bc2:	d908      	bls.n	8001bd6 <_free_r+0x42>
 8001bc4:	6820      	ldr	r0, [r4, #0]
 8001bc6:	1821      	adds	r1, r4, r0
 8001bc8:	428b      	cmp	r3, r1
 8001bca:	bf01      	itttt	eq
 8001bcc:	6819      	ldreq	r1, [r3, #0]
 8001bce:	685b      	ldreq	r3, [r3, #4]
 8001bd0:	1809      	addeq	r1, r1, r0
 8001bd2:	6021      	streq	r1, [r4, #0]
 8001bd4:	e7ed      	b.n	8001bb2 <_free_r+0x1e>
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	b10b      	cbz	r3, 8001be0 <_free_r+0x4c>
 8001bdc:	42a3      	cmp	r3, r4
 8001bde:	d9fa      	bls.n	8001bd6 <_free_r+0x42>
 8001be0:	6811      	ldr	r1, [r2, #0]
 8001be2:	1850      	adds	r0, r2, r1
 8001be4:	42a0      	cmp	r0, r4
 8001be6:	d10b      	bne.n	8001c00 <_free_r+0x6c>
 8001be8:	6820      	ldr	r0, [r4, #0]
 8001bea:	4401      	add	r1, r0
 8001bec:	1850      	adds	r0, r2, r1
 8001bee:	4283      	cmp	r3, r0
 8001bf0:	6011      	str	r1, [r2, #0]
 8001bf2:	d1e0      	bne.n	8001bb6 <_free_r+0x22>
 8001bf4:	6818      	ldr	r0, [r3, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	4401      	add	r1, r0
 8001bfa:	6011      	str	r1, [r2, #0]
 8001bfc:	6053      	str	r3, [r2, #4]
 8001bfe:	e7da      	b.n	8001bb6 <_free_r+0x22>
 8001c00:	d902      	bls.n	8001c08 <_free_r+0x74>
 8001c02:	230c      	movs	r3, #12
 8001c04:	602b      	str	r3, [r5, #0]
 8001c06:	e7d6      	b.n	8001bb6 <_free_r+0x22>
 8001c08:	6820      	ldr	r0, [r4, #0]
 8001c0a:	1821      	adds	r1, r4, r0
 8001c0c:	428b      	cmp	r3, r1
 8001c0e:	bf01      	itttt	eq
 8001c10:	6819      	ldreq	r1, [r3, #0]
 8001c12:	685b      	ldreq	r3, [r3, #4]
 8001c14:	1809      	addeq	r1, r1, r0
 8001c16:	6021      	streq	r1, [r4, #0]
 8001c18:	6063      	str	r3, [r4, #4]
 8001c1a:	6054      	str	r4, [r2, #4]
 8001c1c:	e7cb      	b.n	8001bb6 <_free_r+0x22>
 8001c1e:	bd38      	pop	{r3, r4, r5, pc}
 8001c20:	20000094 	.word	0x20000094

08001c24 <sbrk_aligned>:
 8001c24:	b570      	push	{r4, r5, r6, lr}
 8001c26:	4e0e      	ldr	r6, [pc, #56]	; (8001c60 <sbrk_aligned+0x3c>)
 8001c28:	460c      	mov	r4, r1
 8001c2a:	6831      	ldr	r1, [r6, #0]
 8001c2c:	4605      	mov	r5, r0
 8001c2e:	b911      	cbnz	r1, 8001c36 <sbrk_aligned+0x12>
 8001c30:	f000 f8bc 	bl	8001dac <_sbrk_r>
 8001c34:	6030      	str	r0, [r6, #0]
 8001c36:	4621      	mov	r1, r4
 8001c38:	4628      	mov	r0, r5
 8001c3a:	f000 f8b7 	bl	8001dac <_sbrk_r>
 8001c3e:	1c43      	adds	r3, r0, #1
 8001c40:	d00a      	beq.n	8001c58 <sbrk_aligned+0x34>
 8001c42:	1cc4      	adds	r4, r0, #3
 8001c44:	f024 0403 	bic.w	r4, r4, #3
 8001c48:	42a0      	cmp	r0, r4
 8001c4a:	d007      	beq.n	8001c5c <sbrk_aligned+0x38>
 8001c4c:	1a21      	subs	r1, r4, r0
 8001c4e:	4628      	mov	r0, r5
 8001c50:	f000 f8ac 	bl	8001dac <_sbrk_r>
 8001c54:	3001      	adds	r0, #1
 8001c56:	d101      	bne.n	8001c5c <sbrk_aligned+0x38>
 8001c58:	f04f 34ff 	mov.w	r4, #4294967295
 8001c5c:	4620      	mov	r0, r4
 8001c5e:	bd70      	pop	{r4, r5, r6, pc}
 8001c60:	20000098 	.word	0x20000098

08001c64 <_malloc_r>:
 8001c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c68:	1ccd      	adds	r5, r1, #3
 8001c6a:	f025 0503 	bic.w	r5, r5, #3
 8001c6e:	3508      	adds	r5, #8
 8001c70:	2d0c      	cmp	r5, #12
 8001c72:	bf38      	it	cc
 8001c74:	250c      	movcc	r5, #12
 8001c76:	2d00      	cmp	r5, #0
 8001c78:	4607      	mov	r7, r0
 8001c7a:	db01      	blt.n	8001c80 <_malloc_r+0x1c>
 8001c7c:	42a9      	cmp	r1, r5
 8001c7e:	d905      	bls.n	8001c8c <_malloc_r+0x28>
 8001c80:	230c      	movs	r3, #12
 8001c82:	2600      	movs	r6, #0
 8001c84:	603b      	str	r3, [r7, #0]
 8001c86:	4630      	mov	r0, r6
 8001c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c8c:	4e2e      	ldr	r6, [pc, #184]	; (8001d48 <_malloc_r+0xe4>)
 8001c8e:	f000 f89d 	bl	8001dcc <__malloc_lock>
 8001c92:	6833      	ldr	r3, [r6, #0]
 8001c94:	461c      	mov	r4, r3
 8001c96:	bb34      	cbnz	r4, 8001ce6 <_malloc_r+0x82>
 8001c98:	4629      	mov	r1, r5
 8001c9a:	4638      	mov	r0, r7
 8001c9c:	f7ff ffc2 	bl	8001c24 <sbrk_aligned>
 8001ca0:	1c43      	adds	r3, r0, #1
 8001ca2:	4604      	mov	r4, r0
 8001ca4:	d14d      	bne.n	8001d42 <_malloc_r+0xde>
 8001ca6:	6834      	ldr	r4, [r6, #0]
 8001ca8:	4626      	mov	r6, r4
 8001caa:	2e00      	cmp	r6, #0
 8001cac:	d140      	bne.n	8001d30 <_malloc_r+0xcc>
 8001cae:	6823      	ldr	r3, [r4, #0]
 8001cb0:	4631      	mov	r1, r6
 8001cb2:	4638      	mov	r0, r7
 8001cb4:	eb04 0803 	add.w	r8, r4, r3
 8001cb8:	f000 f878 	bl	8001dac <_sbrk_r>
 8001cbc:	4580      	cmp	r8, r0
 8001cbe:	d13a      	bne.n	8001d36 <_malloc_r+0xd2>
 8001cc0:	6821      	ldr	r1, [r4, #0]
 8001cc2:	3503      	adds	r5, #3
 8001cc4:	1a6d      	subs	r5, r5, r1
 8001cc6:	f025 0503 	bic.w	r5, r5, #3
 8001cca:	3508      	adds	r5, #8
 8001ccc:	2d0c      	cmp	r5, #12
 8001cce:	bf38      	it	cc
 8001cd0:	250c      	movcc	r5, #12
 8001cd2:	4638      	mov	r0, r7
 8001cd4:	4629      	mov	r1, r5
 8001cd6:	f7ff ffa5 	bl	8001c24 <sbrk_aligned>
 8001cda:	3001      	adds	r0, #1
 8001cdc:	d02b      	beq.n	8001d36 <_malloc_r+0xd2>
 8001cde:	6823      	ldr	r3, [r4, #0]
 8001ce0:	442b      	add	r3, r5
 8001ce2:	6023      	str	r3, [r4, #0]
 8001ce4:	e00e      	b.n	8001d04 <_malloc_r+0xa0>
 8001ce6:	6822      	ldr	r2, [r4, #0]
 8001ce8:	1b52      	subs	r2, r2, r5
 8001cea:	d41e      	bmi.n	8001d2a <_malloc_r+0xc6>
 8001cec:	2a0b      	cmp	r2, #11
 8001cee:	d916      	bls.n	8001d1e <_malloc_r+0xba>
 8001cf0:	1961      	adds	r1, r4, r5
 8001cf2:	42a3      	cmp	r3, r4
 8001cf4:	6025      	str	r5, [r4, #0]
 8001cf6:	bf18      	it	ne
 8001cf8:	6059      	strne	r1, [r3, #4]
 8001cfa:	6863      	ldr	r3, [r4, #4]
 8001cfc:	bf08      	it	eq
 8001cfe:	6031      	streq	r1, [r6, #0]
 8001d00:	5162      	str	r2, [r4, r5]
 8001d02:	604b      	str	r3, [r1, #4]
 8001d04:	4638      	mov	r0, r7
 8001d06:	f104 060b 	add.w	r6, r4, #11
 8001d0a:	f000 f865 	bl	8001dd8 <__malloc_unlock>
 8001d0e:	f026 0607 	bic.w	r6, r6, #7
 8001d12:	1d23      	adds	r3, r4, #4
 8001d14:	1af2      	subs	r2, r6, r3
 8001d16:	d0b6      	beq.n	8001c86 <_malloc_r+0x22>
 8001d18:	1b9b      	subs	r3, r3, r6
 8001d1a:	50a3      	str	r3, [r4, r2]
 8001d1c:	e7b3      	b.n	8001c86 <_malloc_r+0x22>
 8001d1e:	6862      	ldr	r2, [r4, #4]
 8001d20:	42a3      	cmp	r3, r4
 8001d22:	bf0c      	ite	eq
 8001d24:	6032      	streq	r2, [r6, #0]
 8001d26:	605a      	strne	r2, [r3, #4]
 8001d28:	e7ec      	b.n	8001d04 <_malloc_r+0xa0>
 8001d2a:	4623      	mov	r3, r4
 8001d2c:	6864      	ldr	r4, [r4, #4]
 8001d2e:	e7b2      	b.n	8001c96 <_malloc_r+0x32>
 8001d30:	4634      	mov	r4, r6
 8001d32:	6876      	ldr	r6, [r6, #4]
 8001d34:	e7b9      	b.n	8001caa <_malloc_r+0x46>
 8001d36:	230c      	movs	r3, #12
 8001d38:	4638      	mov	r0, r7
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	f000 f84c 	bl	8001dd8 <__malloc_unlock>
 8001d40:	e7a1      	b.n	8001c86 <_malloc_r+0x22>
 8001d42:	6025      	str	r5, [r4, #0]
 8001d44:	e7de      	b.n	8001d04 <_malloc_r+0xa0>
 8001d46:	bf00      	nop
 8001d48:	20000094 	.word	0x20000094

08001d4c <_realloc_r>:
 8001d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d50:	4680      	mov	r8, r0
 8001d52:	4614      	mov	r4, r2
 8001d54:	460e      	mov	r6, r1
 8001d56:	b921      	cbnz	r1, 8001d62 <_realloc_r+0x16>
 8001d58:	4611      	mov	r1, r2
 8001d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d5e:	f7ff bf81 	b.w	8001c64 <_malloc_r>
 8001d62:	b92a      	cbnz	r2, 8001d70 <_realloc_r+0x24>
 8001d64:	f7ff ff16 	bl	8001b94 <_free_r>
 8001d68:	4625      	mov	r5, r4
 8001d6a:	4628      	mov	r0, r5
 8001d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d70:	f000 f838 	bl	8001de4 <_malloc_usable_size_r>
 8001d74:	4284      	cmp	r4, r0
 8001d76:	4607      	mov	r7, r0
 8001d78:	d802      	bhi.n	8001d80 <_realloc_r+0x34>
 8001d7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8001d7e:	d812      	bhi.n	8001da6 <_realloc_r+0x5a>
 8001d80:	4621      	mov	r1, r4
 8001d82:	4640      	mov	r0, r8
 8001d84:	f7ff ff6e 	bl	8001c64 <_malloc_r>
 8001d88:	4605      	mov	r5, r0
 8001d8a:	2800      	cmp	r0, #0
 8001d8c:	d0ed      	beq.n	8001d6a <_realloc_r+0x1e>
 8001d8e:	42bc      	cmp	r4, r7
 8001d90:	4622      	mov	r2, r4
 8001d92:	4631      	mov	r1, r6
 8001d94:	bf28      	it	cs
 8001d96:	463a      	movcs	r2, r7
 8001d98:	f7ff fed4 	bl	8001b44 <memcpy>
 8001d9c:	4631      	mov	r1, r6
 8001d9e:	4640      	mov	r0, r8
 8001da0:	f7ff fef8 	bl	8001b94 <_free_r>
 8001da4:	e7e1      	b.n	8001d6a <_realloc_r+0x1e>
 8001da6:	4635      	mov	r5, r6
 8001da8:	e7df      	b.n	8001d6a <_realloc_r+0x1e>
	...

08001dac <_sbrk_r>:
 8001dac:	b538      	push	{r3, r4, r5, lr}
 8001dae:	2300      	movs	r3, #0
 8001db0:	4d05      	ldr	r5, [pc, #20]	; (8001dc8 <_sbrk_r+0x1c>)
 8001db2:	4604      	mov	r4, r0
 8001db4:	4608      	mov	r0, r1
 8001db6:	602b      	str	r3, [r5, #0]
 8001db8:	f7fe fc34 	bl	8000624 <_sbrk>
 8001dbc:	1c43      	adds	r3, r0, #1
 8001dbe:	d102      	bne.n	8001dc6 <_sbrk_r+0x1a>
 8001dc0:	682b      	ldr	r3, [r5, #0]
 8001dc2:	b103      	cbz	r3, 8001dc6 <_sbrk_r+0x1a>
 8001dc4:	6023      	str	r3, [r4, #0]
 8001dc6:	bd38      	pop	{r3, r4, r5, pc}
 8001dc8:	2000009c 	.word	0x2000009c

08001dcc <__malloc_lock>:
 8001dcc:	4801      	ldr	r0, [pc, #4]	; (8001dd4 <__malloc_lock+0x8>)
 8001dce:	f000 b811 	b.w	8001df4 <__retarget_lock_acquire_recursive>
 8001dd2:	bf00      	nop
 8001dd4:	200000a0 	.word	0x200000a0

08001dd8 <__malloc_unlock>:
 8001dd8:	4801      	ldr	r0, [pc, #4]	; (8001de0 <__malloc_unlock+0x8>)
 8001dda:	f000 b80c 	b.w	8001df6 <__retarget_lock_release_recursive>
 8001dde:	bf00      	nop
 8001de0:	200000a0 	.word	0x200000a0

08001de4 <_malloc_usable_size_r>:
 8001de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001de8:	1f18      	subs	r0, r3, #4
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	bfbc      	itt	lt
 8001dee:	580b      	ldrlt	r3, [r1, r0]
 8001df0:	18c0      	addlt	r0, r0, r3
 8001df2:	4770      	bx	lr

08001df4 <__retarget_lock_acquire_recursive>:
 8001df4:	4770      	bx	lr

08001df6 <__retarget_lock_release_recursive>:
 8001df6:	4770      	bx	lr

08001df8 <_init>:
 8001df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dfa:	bf00      	nop
 8001dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001dfe:	bc08      	pop	{r3}
 8001e00:	469e      	mov	lr, r3
 8001e02:	4770      	bx	lr

08001e04 <_fini>:
 8001e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e06:	bf00      	nop
 8001e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e0a:	bc08      	pop	{r3}
 8001e0c:	469e      	mov	lr, r3
 8001e0e:	4770      	bx	lr
