var sem={
	"course":"Engineering",
	"year":"Third Year(TE)",
	"branch":"Electronics and Telecommunication(EXTC)",
	"sem":"VI",
	"subjects":[
		{
			"name":"Digital Communication",
			"sname":"DC",
			"marks":[20,80,4,0,0,0]
		},
		{
			"name":"Discrete Time Signal Processing",
			"sname":"DTSP",
			"marks":[20,80,4,0,0,0]
		},
		{
			"name":"Computer Communication and Telecom Networks",
			"sname":"CCTN",
			"marks":[20,80,4,0,0,0]
		},
		{
			"name":"Television Engineering",
			"sname":"TE",
			"marks":[20,80,4,0,0,0]
		},
		{
			"name":"Operating Systems",
			"sname":"OS",
			"marks":[20,80,4,0,0,0]
		},
		{
			"name":"VLSI Design",
			"sname":"VLSID",
			"marks":[20,80,4,0,0,0]
		},
		{
			"name":"Discrete Time Signal Processing Laboratory",
			"sname":"DTSP-L",
			"marks":[0,0,0,25,25,1]
		},
		{
			"name":"Communication Engineering Laboratory-III",
			"sname":"CE-L-III",
			"marks":[0,0,0,25,25,1]
		},
		{
			"name":"Communication Engineering Laboratory-IV",
			"sname":"CE-L-IV",
			"marks":[0,0,0,25,25,1]
		},
		{
			"name":"Mini Project-II",
			"sname":"MP-II",
			"marks":[0,0,0,25,25,1]
		},
		{
			"name":"Total",
			"sname":"Total",
			"marks":[120,480,24,100,100,4]
		}
	]
}