
telechips_drive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a77c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  0800a930  0800a930  0000b930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afac  0800afac  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800afac  0800afac  0000bfac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afb4  0800afb4  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afb4  0800afb4  0000bfb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800afb8  0800afb8  0000bfb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800afbc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d8  2**0
                  CONTENTS
 10 .bss          00004248  200001d8  200001d8  0000c1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004420  20004420  0000c1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001263b  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b5d  00000000  00000000  0001e843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001278  00000000  00000000  000213a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e5b  00000000  00000000  00022618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000272e9  00000000  00000000  00023473  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000143a8  00000000  00000000  0004a75c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f11c5  00000000  00000000  0005eb04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014fcc9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000627c  00000000  00000000  0014fd0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  00155f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a914 	.word	0x0800a914

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	0800a914 	.word	0x0800a914

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4a07      	ldr	r2, [pc, #28]	@ (800106c <vApplicationGetIdleTaskMemory+0x2c>)
 8001050:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <vApplicationGetIdleTaskMemory+0x30>)
 8001056:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2280      	movs	r2, #128	@ 0x80
 800105c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800105e:	bf00      	nop
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	200001f4 	.word	0x200001f4
 8001070:	20000248 	.word	0x20000248

08001074 <UART_SendString>:
/* USER CODE BEGIN 0 */
#include "string.h"
#include <stdarg.h>
#include <stdio.h>
//#define printf UART_SendString
void UART_SendString(char* str) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff f907 	bl	8000290 <strlen>
 8001082:	4603      	mov	r3, r0
 8001084:	b29a      	uxth	r2, r3
 8001086:	f04f 33ff 	mov.w	r3, #4294967295
 800108a:	6879      	ldr	r1, [r7, #4]
 800108c:	4803      	ldr	r0, [pc, #12]	@ (800109c <UART_SendString+0x28>)
 800108e:	f003 faa1 	bl	80045d4 <HAL_UART_Transmit>
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000520 	.word	0x20000520

080010a0 <delay_us>:
//    (TIM2 )
void delay_us(uint32_t us) {
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <delay_us+0x2c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2200      	movs	r2, #0
 80010ae:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80010b0:	bf00      	nop
 80010b2:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <delay_us+0x2c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d8f9      	bhi.n	80010b2 <delay_us+0x12>
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	20000490 	.word	0x20000490

080010d0 <DHT11_SetPinOutput>:

// GPIO   
void DHT11_SetPinOutput(void) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
 80010e2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80010e4:	2308      	movs	r3, #8
 80010e6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	4619      	mov	r1, r3
 80010f8:	4803      	ldr	r0, [pc, #12]	@ (8001108 <DHT11_SetPinOutput+0x38>)
 80010fa:	f001 fcef 	bl	8002adc <HAL_GPIO_Init>
}
 80010fe:	bf00      	nop
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40021800 	.word	0x40021800

0800110c <DHT11_SetPinInput>:

// GPIO   
void DHT11_SetPinInput(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001120:	2308      	movs	r3, #8
 8001122:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001128:	2301      	movs	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	4619      	mov	r1, r3
 8001130:	4803      	ldr	r0, [pc, #12]	@ (8001140 <DHT11_SetPinInput+0x34>)
 8001132:	f001 fcd3 	bl	8002adc <HAL_GPIO_Init>
}
 8001136:	bf00      	nop
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40021800 	.word	0x40021800

08001144 <DHT11_Start>:

// DHT11  
void DHT11_Start(void) {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
    DHT11_SetPinOutput();
 8001148:	f7ff ffc2 	bl	80010d0 <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	2108      	movs	r1, #8
 8001150:	4809      	ldr	r0, [pc, #36]	@ (8001178 <DHT11_Start+0x34>)
 8001152:	f001 fe87 	bl	8002e64 <HAL_GPIO_WritePin>
    delay_us(18000);  // 18ms Low
 8001156:	f244 6050 	movw	r0, #18000	@ 0x4650
 800115a:	f7ff ffa1 	bl	80010a0 <delay_us>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 800115e:	2201      	movs	r2, #1
 8001160:	2108      	movs	r1, #8
 8001162:	4805      	ldr	r0, [pc, #20]	@ (8001178 <DHT11_Start+0x34>)
 8001164:	f001 fe7e 	bl	8002e64 <HAL_GPIO_WritePin>
    delay_us(30);     // 30us High
 8001168:	201e      	movs	r0, #30
 800116a:	f7ff ff99 	bl	80010a0 <delay_us>
    DHT11_SetPinInput();
 800116e:	f7ff ffcd 	bl	800110c <DHT11_SetPinInput>
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40021800 	.word	0x40021800

0800117c <DHT11_CheckResponse>:

// DHT11  
uint8_t DHT11_CheckResponse(void) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
    uint8_t response = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	70fb      	strb	r3, [r7, #3]
    uint32_t timeout = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	607b      	str	r3, [r7, #4]

    // 80us Low 
    timeout = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 800118e:	e00a      	b.n	80011a6 <DHT11_CheckResponse+0x2a>
        delay_us(1);
 8001190:	2001      	movs	r0, #1
 8001192:	f7ff ff85 	bl	80010a0 <delay_us>
        timeout++;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	3301      	adds	r3, #1
 800119a:	607b      	str	r3, [r7, #4]
        if (timeout > 100) return 0;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b64      	cmp	r3, #100	@ 0x64
 80011a0:	d901      	bls.n	80011a6 <DHT11_CheckResponse+0x2a>
 80011a2:	2300      	movs	r3, #0
 80011a4:	e01c      	b.n	80011e0 <DHT11_CheckResponse+0x64>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 80011a6:	2108      	movs	r1, #8
 80011a8:	480f      	ldr	r0, [pc, #60]	@ (80011e8 <DHT11_CheckResponse+0x6c>)
 80011aa:	f001 fe43 	bl	8002e34 <HAL_GPIO_ReadPin>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d0ed      	beq.n	8001190 <DHT11_CheckResponse+0x14>
    }

    // 80us High 
    timeout = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 80011b8:	e00a      	b.n	80011d0 <DHT11_CheckResponse+0x54>
        delay_us(1);
 80011ba:	2001      	movs	r0, #1
 80011bc:	f7ff ff70 	bl	80010a0 <delay_us>
        timeout++;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3301      	adds	r3, #1
 80011c4:	607b      	str	r3, [r7, #4]
        if (timeout > 100) return 0;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b64      	cmp	r3, #100	@ 0x64
 80011ca:	d901      	bls.n	80011d0 <DHT11_CheckResponse+0x54>
 80011cc:	2300      	movs	r3, #0
 80011ce:	e007      	b.n	80011e0 <DHT11_CheckResponse+0x64>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 80011d0:	2108      	movs	r1, #8
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <DHT11_CheckResponse+0x6c>)
 80011d4:	f001 fe2e 	bl	8002e34 <HAL_GPIO_ReadPin>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d0ed      	beq.n	80011ba <DHT11_CheckResponse+0x3e>
    }

    return 1;
 80011de:	2301      	movs	r3, #1
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40021800 	.word	0x40021800

080011ec <DHT11_ReadByte>:

// DHT11 1 
uint8_t DHT11_ReadByte(void) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
    uint8_t byte = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	73fb      	strb	r3, [r7, #15]
    uint32_t timeout = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 8; i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	e042      	b.n	8001286 <DHT11_ReadByte+0x9a>
        // 50us Low  
        timeout = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8001204:	e00a      	b.n	800121c <DHT11_ReadByte+0x30>
            delay_us(1);
 8001206:	2001      	movs	r0, #1
 8001208:	f7ff ff4a 	bl	80010a0 <delay_us>
            timeout++;
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	3301      	adds	r3, #1
 8001210:	60bb      	str	r3, [r7, #8]
            if (timeout > 100) return 0;
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	2b64      	cmp	r3, #100	@ 0x64
 8001216:	d901      	bls.n	800121c <DHT11_ReadByte+0x30>
 8001218:	2300      	movs	r3, #0
 800121a:	e038      	b.n	800128e <DHT11_ReadByte+0xa2>
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 800121c:	2108      	movs	r1, #8
 800121e:	481e      	ldr	r0, [pc, #120]	@ (8001298 <DHT11_ReadByte+0xac>)
 8001220:	f001 fe08 	bl	8002e34 <HAL_GPIO_ReadPin>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0ed      	beq.n	8001206 <DHT11_ReadByte+0x1a>
        }

        // High   0/1 
        delay_us(40);
 800122a:	2028      	movs	r0, #40	@ 0x28
 800122c:	f7ff ff38 	bl	80010a0 <delay_us>

        if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8001230:	2108      	movs	r1, #8
 8001232:	4819      	ldr	r0, [pc, #100]	@ (8001298 <DHT11_ReadByte+0xac>)
 8001234:	f001 fdfe 	bl	8002e34 <HAL_GPIO_ReadPin>
 8001238:	4603      	mov	r3, r0
 800123a:	2b01      	cmp	r3, #1
 800123c:	d10b      	bne.n	8001256 <DHT11_ReadByte+0x6a>
            byte |= (1 << (7 - i));  // 1
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f1c3 0307 	rsb	r3, r3, #7
 8001244:	2201      	movs	r2, #1
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	b25a      	sxtb	r2, r3
 800124c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001250:	4313      	orrs	r3, r2
 8001252:	b25b      	sxtb	r3, r3
 8001254:	73fb      	strb	r3, [r7, #15]
        }

        // High    
        timeout = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 800125a:	e008      	b.n	800126e <DHT11_ReadByte+0x82>
            delay_us(1);
 800125c:	2001      	movs	r0, #1
 800125e:	f7ff ff1f 	bl	80010a0 <delay_us>
            timeout++;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	3301      	adds	r3, #1
 8001266:	60bb      	str	r3, [r7, #8]
            if (timeout > 100) break;
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2b64      	cmp	r3, #100	@ 0x64
 800126c:	d807      	bhi.n	800127e <DHT11_ReadByte+0x92>
        while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 800126e:	2108      	movs	r1, #8
 8001270:	4809      	ldr	r0, [pc, #36]	@ (8001298 <DHT11_ReadByte+0xac>)
 8001272:	f001 fddf 	bl	8002e34 <HAL_GPIO_ReadPin>
 8001276:	4603      	mov	r3, r0
 8001278:	2b01      	cmp	r3, #1
 800127a:	d0ef      	beq.n	800125c <DHT11_ReadByte+0x70>
 800127c:	e000      	b.n	8001280 <DHT11_ReadByte+0x94>
            if (timeout > 100) break;
 800127e:	bf00      	nop
    for (int i = 0; i < 8; i++) {
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3301      	adds	r3, #1
 8001284:	607b      	str	r3, [r7, #4]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2b07      	cmp	r3, #7
 800128a:	ddb9      	ble.n	8001200 <DHT11_ReadByte+0x14>
        }
    }

    return byte;
 800128c:	7bfb      	ldrb	r3, [r7, #15]
}
 800128e:	4618      	mov	r0, r3
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40021800 	.word	0x40021800

0800129c <DHT11_ReadData>:

// DHT11  
uint8_t DHT11_ReadData(DHT11_Data *data) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
    uint8_t checksum;

    DHT11_Start();
 80012a4:	f7ff ff4e 	bl	8001144 <DHT11_Start>

    if (!DHT11_CheckResponse()) {
 80012a8:	f7ff ff68 	bl	800117c <DHT11_CheckResponse>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <DHT11_ReadData+0x1a>
        return 0;  //  
 80012b2:	2300      	movs	r3, #0
 80012b4:	e033      	b.n	800131e <DHT11_ReadData+0x82>
    }

    data->humidity_int = DHT11_ReadByte();
 80012b6:	f7ff ff99 	bl	80011ec <DHT11_ReadByte>
 80012ba:	4603      	mov	r3, r0
 80012bc:	461a      	mov	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	701a      	strb	r2, [r3, #0]
    data->humidity_dec = DHT11_ReadByte();
 80012c2:	f7ff ff93 	bl	80011ec <DHT11_ReadByte>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	705a      	strb	r2, [r3, #1]
    data->temperature_int = DHT11_ReadByte();
 80012ce:	f7ff ff8d 	bl	80011ec <DHT11_ReadByte>
 80012d2:	4603      	mov	r3, r0
 80012d4:	461a      	mov	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	709a      	strb	r2, [r3, #2]
    data->temperature_dec = DHT11_ReadByte();
 80012da:	f7ff ff87 	bl	80011ec <DHT11_ReadByte>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	70da      	strb	r2, [r3, #3]
    data->checksum = DHT11_ReadByte();
 80012e6:	f7ff ff81 	bl	80011ec <DHT11_ReadByte>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	711a      	strb	r2, [r3, #4]

    //  
    checksum = data->humidity_int + data->humidity_dec +
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	781a      	ldrb	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	785b      	ldrb	r3, [r3, #1]
 80012fa:	4413      	add	r3, r2
 80012fc:	b2da      	uxtb	r2, r3
               data->temperature_int + data->temperature_dec;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	789b      	ldrb	r3, [r3, #2]
    checksum = data->humidity_int + data->humidity_dec +
 8001302:	4413      	add	r3, r2
 8001304:	b2da      	uxtb	r2, r3
               data->temperature_int + data->temperature_dec;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	78db      	ldrb	r3, [r3, #3]
    checksum = data->humidity_int + data->humidity_dec +
 800130a:	4413      	add	r3, r2
 800130c:	73fb      	strb	r3, [r7, #15]

    if (checksum != data->checksum) {
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	791b      	ldrb	r3, [r3, #4]
 8001312:	7bfa      	ldrb	r2, [r7, #15]
 8001314:	429a      	cmp	r2, r3
 8001316:	d001      	beq.n	800131c <DHT11_ReadData+0x80>
        return 0;  //  
 8001318:	2300      	movs	r3, #0
 800131a:	e000      	b.n	800131e <DHT11_ReadData+0x82>
    }

    return 1;  // 
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <Control_Motor>:
//      
// speed: 0 ~ 1000 (Counter Period  )
// direction: 0(), 1(), 2()
void Control_Motor(uint32_t direction, uint32_t speed) {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
    // 1.   (PWM Duty Cycle )
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 8001332:	4b2c      	ldr	r3, [pc, #176]	@ (80013e4 <Control_Motor+0xbc>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	683a      	ldr	r2, [r7, #0]
 8001338:	635a      	str	r2, [r3, #52]	@ 0x34

    // 2.  
    if (direction == 1) { // 
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d118      	bne.n	8001372 <Control_Motor+0x4a>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001346:	4828      	ldr	r0, [pc, #160]	@ (80013e8 <Control_Motor+0xc0>)
 8001348:	f001 fd8c 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001352:	4826      	ldr	r0, [pc, #152]	@ (80013ec <Control_Motor+0xc4>)
 8001354:	f001 fd86 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800135e:	4822      	ldr	r0, [pc, #136]	@ (80013e8 <Control_Motor+0xc0>)
 8001360:	f001 fd80 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800136a:	4820      	ldr	r0, [pc, #128]	@ (80013ec <Control_Motor+0xc4>)
 800136c:	f001 fd7a 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
    }
}
 8001370:	e033      	b.n	80013da <Control_Motor+0xb2>
    else if (direction == 2) { // 
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b02      	cmp	r3, #2
 8001376:	d118      	bne.n	80013aa <Control_Motor+0x82>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800137e:	481a      	ldr	r0, [pc, #104]	@ (80013e8 <Control_Motor+0xc0>)
 8001380:	f001 fd70 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800138a:	4818      	ldr	r0, [pc, #96]	@ (80013ec <Control_Motor+0xc4>)
 800138c:	f001 fd6a 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001396:	4814      	ldr	r0, [pc, #80]	@ (80013e8 <Control_Motor+0xc0>)
 8001398:	f001 fd64 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_SET);
 800139c:	2201      	movs	r2, #1
 800139e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013a2:	4812      	ldr	r0, [pc, #72]	@ (80013ec <Control_Motor+0xc4>)
 80013a4:	f001 fd5e 	bl	8002e64 <HAL_GPIO_WritePin>
}
 80013a8:	e017      	b.n	80013da <Control_Motor+0xb2>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 80013aa:	2200      	movs	r2, #0
 80013ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013b0:	480d      	ldr	r0, [pc, #52]	@ (80013e8 <Control_Motor+0xc0>)
 80013b2:	f001 fd57 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013bc:	480b      	ldr	r0, [pc, #44]	@ (80013ec <Control_Motor+0xc4>)
 80013be:	f001 fd51 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 80013c2:	2200      	movs	r2, #0
 80013c4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013c8:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <Control_Motor+0xc0>)
 80013ca:	f001 fd4b 	bl	8002e64 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013d4:	4805      	ldr	r0, [pc, #20]	@ (80013ec <Control_Motor+0xc4>)
 80013d6:	f001 fd45 	bl	8002e64 <HAL_GPIO_WritePin>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200004d8 	.word	0x200004d8
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40021400 	.word	0x40021400

080013f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b096      	sub	sp, #88	@ 0x58
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f6:	f000 fe09 	bl	800200c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fa:	f000 f85d 	bl	80014b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013fe:	f000 fa0f 	bl	8001820 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001402:	f000 f961 	bl	80016c8 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001406:	f000 f913 	bl	8001630 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800140a:	f000 f9df 	bl	80017cc <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800140e:	f000 f8bd 	bl	800158c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001412:	4821      	ldr	r0, [pc, #132]	@ (8001498 <main+0xa8>)
 8001414:	f002 f9e8 	bl	80037e8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001418:	2100      	movs	r1, #0
 800141a:	4820      	ldr	r0, [pc, #128]	@ (800149c <main+0xac>)
 800141c:	f002 faa6 	bl	800396c <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001420:	4b1f      	ldr	r3, [pc, #124]	@ (80014a0 <main+0xb0>)
 8001422:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001426:	461d      	mov	r5, r3
 8001428:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800142a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001430:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001434:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f003 fca5 	bl	8004d8a <osThreadCreate>
 8001440:	4603      	mov	r3, r0
 8001442:	4a18      	ldr	r2, [pc, #96]	@ (80014a4 <main+0xb4>)
 8001444:	6013      	str	r3, [r2, #0]

  /* definition and creation of temp_hum */
  osThreadDef(temp_hum, StartTask02, osPriorityNormal, 0, 512);
 8001446:	4b18      	ldr	r3, [pc, #96]	@ (80014a8 <main+0xb8>)
 8001448:	f107 0420 	add.w	r4, r7, #32
 800144c:	461d      	mov	r5, r3
 800144e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001450:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001452:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001456:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  temp_humHandle = osThreadCreate(osThread(temp_hum), NULL);
 800145a:	f107 0320 	add.w	r3, r7, #32
 800145e:	2100      	movs	r1, #0
 8001460:	4618      	mov	r0, r3
 8001462:	f003 fc92 	bl	8004d8a <osThreadCreate>
 8001466:	4603      	mov	r3, r0
 8001468:	4a10      	ldr	r2, [pc, #64]	@ (80014ac <main+0xbc>)
 800146a:	6013      	str	r3, [r2, #0]

  /* definition and creation of bright */
  osThreadDef(bright, StartTask03, osPriorityIdle, 0, 512);
 800146c:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <main+0xc0>)
 800146e:	1d3c      	adds	r4, r7, #4
 8001470:	461d      	mov	r5, r3
 8001472:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001476:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800147a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  brightHandle = osThreadCreate(osThread(bright), NULL);
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	2100      	movs	r1, #0
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fc81 	bl	8004d8a <osThreadCreate>
 8001488:	4603      	mov	r3, r0
 800148a:	4a0a      	ldr	r2, [pc, #40]	@ (80014b4 <main+0xc4>)
 800148c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800148e:	f003 fc75 	bl	8004d7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001492:	bf00      	nop
 8001494:	e7fd      	b.n	8001492 <main+0xa2>
 8001496:	bf00      	nop
 8001498:	20000490 	.word	0x20000490
 800149c:	200004d8 	.word	0x200004d8
 80014a0:	0800a93c 	.word	0x0800a93c
 80014a4:	20000568 	.word	0x20000568
 80014a8:	0800a964 	.word	0x0800a964
 80014ac:	2000056c 	.word	0x2000056c
 80014b0:	0800a988 	.word	0x0800a988
 80014b4:	20000570 	.word	0x20000570

080014b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b094      	sub	sp, #80	@ 0x50
 80014bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014be:	f107 0320 	add.w	r3, r7, #32
 80014c2:	2230      	movs	r2, #48	@ 0x30
 80014c4:	2100      	movs	r1, #0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f005 fe47 	bl	800715a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014dc:	2300      	movs	r3, #0
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	4b28      	ldr	r3, [pc, #160]	@ (8001584 <SystemClock_Config+0xcc>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	4a27      	ldr	r2, [pc, #156]	@ (8001584 <SystemClock_Config+0xcc>)
 80014e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ec:	4b25      	ldr	r3, [pc, #148]	@ (8001584 <SystemClock_Config+0xcc>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014f8:	2300      	movs	r3, #0
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	4b22      	ldr	r3, [pc, #136]	@ (8001588 <SystemClock_Config+0xd0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001504:	4a20      	ldr	r2, [pc, #128]	@ (8001588 <SystemClock_Config+0xd0>)
 8001506:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800150a:	6013      	str	r3, [r2, #0]
 800150c:	4b1e      	ldr	r3, [pc, #120]	@ (8001588 <SystemClock_Config+0xd0>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001514:	607b      	str	r3, [r7, #4]
 8001516:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001518:	2302      	movs	r3, #2
 800151a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800151c:	2301      	movs	r3, #1
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001520:	2310      	movs	r3, #16
 8001522:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001524:	2302      	movs	r3, #2
 8001526:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001528:	2300      	movs	r3, #0
 800152a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800152c:	2308      	movs	r3, #8
 800152e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001530:	2354      	movs	r3, #84	@ 0x54
 8001532:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001534:	2302      	movs	r3, #2
 8001536:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001538:	2304      	movs	r3, #4
 800153a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800153c:	f107 0320 	add.w	r3, r7, #32
 8001540:	4618      	mov	r0, r3
 8001542:	f001 fca9 	bl	8002e98 <HAL_RCC_OscConfig>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800154c:	f000 fb06 	bl	8001b5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001550:	230f      	movs	r3, #15
 8001552:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001554:	2302      	movs	r3, #2
 8001556:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800155c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001560:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	2102      	movs	r1, #2
 800156c:	4618      	mov	r0, r3
 800156e:	f001 ff0b 	bl	8003388 <HAL_RCC_ClockConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001578:	f000 faf0 	bl	8001b5c <Error_Handler>
  }
}
 800157c:	bf00      	nop
 800157e:	3750      	adds	r7, #80	@ 0x50
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40023800 	.word	0x40023800
 8001588:	40007000 	.word	0x40007000

0800158c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001592:	463b      	mov	r3, r7
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800159e:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015a0:	4a21      	ldr	r2, [pc, #132]	@ (8001628 <MX_ADC1_Init+0x9c>)
 80015a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015be:	4b19      	ldr	r3, [pc, #100]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015c6:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015cc:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015ce:	4a17      	ldr	r2, [pc, #92]	@ (800162c <MX_ADC1_Init+0xa0>)
 80015d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015d2:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015d8:	4b12      	ldr	r3, [pc, #72]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015da:	2201      	movs	r2, #1
 80015dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015de:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ec:	480d      	ldr	r0, [pc, #52]	@ (8001624 <MX_ADC1_Init+0x98>)
 80015ee:	f000 fd7f 	bl	80020f0 <HAL_ADC_Init>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015f8:	f000 fab0 	bl	8001b5c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015fc:	2303      	movs	r3, #3
 80015fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001600:	2301      	movs	r3, #1
 8001602:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001604:	2300      	movs	r3, #0
 8001606:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001608:	463b      	mov	r3, r7
 800160a:	4619      	mov	r1, r3
 800160c:	4805      	ldr	r0, [pc, #20]	@ (8001624 <MX_ADC1_Init+0x98>)
 800160e:	f000 ff51 	bl	80024b4 <HAL_ADC_ConfigChannel>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001618:	f000 faa0 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800161c:	bf00      	nop
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000448 	.word	0x20000448
 8001628:	40012000 	.word	0x40012000
 800162c:	0f000001 	.word	0x0f000001

08001630 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001636:	f107 0308 	add.w	r3, r7, #8
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	605a      	str	r2, [r3, #4]
 8001640:	609a      	str	r2, [r3, #8]
 8001642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001644:	463b      	mov	r3, r7
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800164c:	4b1d      	ldr	r3, [pc, #116]	@ (80016c4 <MX_TIM2_Init+0x94>)
 800164e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001652:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42-1;
 8001654:	4b1b      	ldr	r3, [pc, #108]	@ (80016c4 <MX_TIM2_Init+0x94>)
 8001656:	2229      	movs	r2, #41	@ 0x29
 8001658:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800165a:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <MX_TIM2_Init+0x94>)
 800165c:	2200      	movs	r2, #0
 800165e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 8001660:	4b18      	ldr	r3, [pc, #96]	@ (80016c4 <MX_TIM2_Init+0x94>)
 8001662:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001666:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001668:	4b16      	ldr	r3, [pc, #88]	@ (80016c4 <MX_TIM2_Init+0x94>)
 800166a:	2200      	movs	r2, #0
 800166c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166e:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <MX_TIM2_Init+0x94>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001674:	4813      	ldr	r0, [pc, #76]	@ (80016c4 <MX_TIM2_Init+0x94>)
 8001676:	f002 f867 	bl	8003748 <HAL_TIM_Base_Init>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001680:	f000 fa6c 	bl	8001b5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001688:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	4619      	mov	r1, r3
 8001690:	480c      	ldr	r0, [pc, #48]	@ (80016c4 <MX_TIM2_Init+0x94>)
 8001692:	f002 faf5 	bl	8003c80 <HAL_TIM_ConfigClockSource>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800169c:	f000 fa5e 	bl	8001b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016a0:	2300      	movs	r3, #0
 80016a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a4:	2300      	movs	r3, #0
 80016a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016a8:	463b      	mov	r3, r7
 80016aa:	4619      	mov	r1, r3
 80016ac:	4805      	ldr	r0, [pc, #20]	@ (80016c4 <MX_TIM2_Init+0x94>)
 80016ae:	f002 fec5 	bl	800443c <HAL_TIMEx_MasterConfigSynchronization>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80016b8:	f000 fa50 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	20000490 	.word	0x20000490

080016c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08e      	sub	sp, #56	@ 0x38
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016dc:	f107 0320 	add.w	r3, r7, #32
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016e6:	1d3b      	adds	r3, r7, #4
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
 80016f4:	615a      	str	r2, [r3, #20]
 80016f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016f8:	4b32      	ldr	r3, [pc, #200]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 80016fa:	4a33      	ldr	r2, [pc, #204]	@ (80017c8 <MX_TIM3_Init+0x100>)
 80016fc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80016fe:	4b31      	ldr	r3, [pc, #196]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 8001700:	2253      	movs	r2, #83	@ 0x53
 8001702:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001704:	4b2f      	ldr	r3, [pc, #188]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800170a:	4b2e      	ldr	r3, [pc, #184]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 800170c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001710:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001712:	4b2c      	ldr	r3, [pc, #176]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001718:	4b2a      	ldr	r3, [pc, #168]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800171e:	4829      	ldr	r0, [pc, #164]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 8001720:	f002 f812 	bl	8003748 <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800172a:	f000 fa17 	bl	8001b5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800172e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001732:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001734:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001738:	4619      	mov	r1, r3
 800173a:	4822      	ldr	r0, [pc, #136]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 800173c:	f002 faa0 	bl	8003c80 <HAL_TIM_ConfigClockSource>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001746:	f000 fa09 	bl	8001b5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800174a:	481e      	ldr	r0, [pc, #120]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 800174c:	f002 f8b4 	bl	80038b8 <HAL_TIM_PWM_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001756:	f000 fa01 	bl	8001b5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001762:	f107 0320 	add.w	r3, r7, #32
 8001766:	4619      	mov	r1, r3
 8001768:	4816      	ldr	r0, [pc, #88]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 800176a:	f002 fe67 	bl	800443c <HAL_TIMEx_MasterConfigSynchronization>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001774:	f000 f9f2 	bl	8001b5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001778:	2360      	movs	r3, #96	@ 0x60
 800177a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	2200      	movs	r2, #0
 800178c:	4619      	mov	r1, r3
 800178e:	480d      	ldr	r0, [pc, #52]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 8001790:	f002 f9b4 	bl	8003afc <HAL_TIM_PWM_ConfigChannel>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800179a:	f000 f9df 	bl	8001b5c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	2204      	movs	r2, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 80017a6:	f002 f9a9 	bl	8003afc <HAL_TIM_PWM_ConfigChannel>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80017b0:	f000 f9d4 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80017b4:	4803      	ldr	r0, [pc, #12]	@ (80017c4 <MX_TIM3_Init+0xfc>)
 80017b6:	f000 fa7d 	bl	8001cb4 <HAL_TIM_MspPostInit>

}
 80017ba:	bf00      	nop
 80017bc:	3738      	adds	r7, #56	@ 0x38
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200004d8 	.word	0x200004d8
 80017c8:	40000400 	.word	0x40000400

080017cc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017d2:	4a12      	ldr	r2, [pc, #72]	@ (800181c <MX_USART3_UART_Init+0x50>)
 80017d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017de:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017f2:	220c      	movs	r2, #12
 80017f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f6:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017fc:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001802:	4805      	ldr	r0, [pc, #20]	@ (8001818 <MX_USART3_UART_Init+0x4c>)
 8001804:	f002 fe96 	bl	8004534 <HAL_UART_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800180e:	f000 f9a5 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000520 	.word	0x20000520
 800181c:	40004800 	.word	0x40004800

08001820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08a      	sub	sp, #40	@ 0x28
 8001824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
 8001834:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
 800183a:	4b54      	ldr	r3, [pc, #336]	@ (800198c <MX_GPIO_Init+0x16c>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a53      	ldr	r2, [pc, #332]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b51      	ldr	r3, [pc, #324]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	4b4d      	ldr	r3, [pc, #308]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a4c      	ldr	r2, [pc, #304]	@ (800198c <MX_GPIO_Init+0x16c>)
 800185c:	f043 0320 	orr.w	r3, r3, #32
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f003 0320 	and.w	r3, r3, #32
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	4b46      	ldr	r3, [pc, #280]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a45      	ldr	r2, [pc, #276]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001878:	f043 0310 	orr.w	r3, r3, #16
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b43      	ldr	r3, [pc, #268]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0310 	and.w	r3, r3, #16
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	4b3f      	ldr	r3, [pc, #252]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a3e      	ldr	r2, [pc, #248]	@ (800198c <MX_GPIO_Init+0x16c>)
 8001894:	f043 0308 	orr.w	r3, r3, #8
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b3c      	ldr	r3, [pc, #240]	@ (800198c <MX_GPIO_Init+0x16c>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0308 	and.w	r3, r3, #8
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	603b      	str	r3, [r7, #0]
 80018aa:	4b38      	ldr	r3, [pc, #224]	@ (800198c <MX_GPIO_Init+0x16c>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a37      	ldr	r2, [pc, #220]	@ (800198c <MX_GPIO_Init+0x16c>)
 80018b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b35      	ldr	r3, [pc, #212]	@ (800198c <MX_GPIO_Init+0x16c>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80018c8:	4831      	ldr	r0, [pc, #196]	@ (8001990 <MX_GPIO_Init+0x170>)
 80018ca:	f001 facb 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 80018d4:	482f      	ldr	r0, [pc, #188]	@ (8001994 <MX_GPIO_Init+0x174>)
 80018d6:	f001 fac5 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018e0:	482d      	ldr	r0, [pc, #180]	@ (8001998 <MX_GPIO_Init+0x178>)
 80018e2:	f001 fabf 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80018e6:	2200      	movs	r2, #0
 80018e8:	210c      	movs	r1, #12
 80018ea:	482c      	ldr	r0, [pc, #176]	@ (800199c <MX_GPIO_Init+0x17c>)
 80018ec:	f001 faba 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF13 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80018f0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80018f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	2300      	movs	r3, #0
 8001900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	4821      	ldr	r0, [pc, #132]	@ (8001990 <MX_GPIO_Init+0x170>)
 800190a:	f001 f8e7 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800190e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	2301      	movs	r3, #1
 8001916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	2300      	movs	r3, #0
 800191e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	481b      	ldr	r0, [pc, #108]	@ (8001994 <MX_GPIO_Init+0x174>)
 8001928:	f001 f8d8 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800192c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001932:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001936:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	4619      	mov	r1, r3
 8001942:	4815      	ldr	r0, [pc, #84]	@ (8001998 <MX_GPIO_Init+0x178>)
 8001944:	f001 f8ca 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001948:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800194c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194e:	2301      	movs	r3, #1
 8001950:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001956:	2300      	movs	r3, #0
 8001958:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800195a:	f107 0314 	add.w	r3, r7, #20
 800195e:	4619      	mov	r1, r3
 8001960:	480d      	ldr	r0, [pc, #52]	@ (8001998 <MX_GPIO_Init+0x178>)
 8001962:	f001 f8bb 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001966:	230c      	movs	r3, #12
 8001968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196a:	2301      	movs	r3, #1
 800196c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4619      	mov	r1, r3
 800197c:	4807      	ldr	r0, [pc, #28]	@ (800199c <MX_GPIO_Init+0x17c>)
 800197e:	f001 f8ad 	bl	8002adc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	@ 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800
 8001990:	40021400 	.word	0x40021400
 8001994:	40021000 	.word	0x40021000
 8001998:	40020c00 	.word	0x40020c00
 800199c:	40021800 	.word	0x40021800

080019a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  // ,  70% (700/1000)
	      Control_Motor(1, 300);
 80019a8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80019ac:	2001      	movs	r0, #1
 80019ae:	f7ff fcbb 	bl	8001328 <Control_Motor>
	      osDelay(3000);
 80019b2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80019b6:	f003 fa34 	bl	8004e22 <osDelay>

	      // 
	      Control_Motor(0, 0);
 80019ba:	2100      	movs	r1, #0
 80019bc:	2000      	movs	r0, #0
 80019be:	f7ff fcb3 	bl	8001328 <Control_Motor>
	      osDelay(1000);
 80019c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019c6:	f003 fa2c 	bl	8004e22 <osDelay>
	      Control_Motor(1, 300);
 80019ca:	bf00      	nop
 80019cc:	e7ec      	b.n	80019a8 <StartDefaultTask+0x8>
	...

080019d0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80019d0:	b590      	push	{r4, r7, lr}
 80019d2:	b0ab      	sub	sp, #172	@ 0xac
 80019d4:	af04      	add	r7, sp, #16
 80019d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	DHT11_Data dht11_data;
	    char buf[128];
	    uint8_t retry_count = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	    uint32_t read_count = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	    UART_SendString("\r\n========================================\r\n");
 80019e4:	482d      	ldr	r0, [pc, #180]	@ (8001a9c <StartTask02+0xcc>)
 80019e6:	f7ff fb45 	bl	8001074 <UART_SendString>
	    UART_SendString("   DHT11 Temperature & Humidity Sensor\r\n");
 80019ea:	482d      	ldr	r0, [pc, #180]	@ (8001aa0 <StartTask02+0xd0>)
 80019ec:	f7ff fb42 	bl	8001074 <UART_SendString>
	    UART_SendString("========================================\r\n");
 80019f0:	482c      	ldr	r0, [pc, #176]	@ (8001aa4 <StartTask02+0xd4>)
 80019f2:	f7ff fb3f 	bl	8001074 <UART_SendString>
	    UART_SendString("Initializing sensor...\r\n\r\n");
 80019f6:	482c      	ldr	r0, [pc, #176]	@ (8001aa8 <StartTask02+0xd8>)
 80019f8:	f7ff fb3c 	bl	8001074 <UART_SendString>

	    //     
	    osDelay(2000);
 80019fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a00:	f003 fa0f 	bl	8004e22 <osDelay>

	    for(;;)
	    {
	        read_count++;
 8001a04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001a08:	3301      	adds	r3, #1
 8001a0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	        if (DHT11_ReadData(&dht11_data)) {
 8001a0e:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fc42 	bl	800129c <DHT11_ReadData>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d01c      	beq.n	8001a58 <StartTask02+0x88>
	            //   
	            sprintf(buf, "[%lu] Temperature: %d.%dC | Humidity: %d.%d%% | Status: OK\r\n",
	                    read_count,
	                    dht11_data.temperature_int,
 8001a1e:	f897 308a 	ldrb.w	r3, [r7, #138]	@ 0x8a
	            sprintf(buf, "[%lu] Temperature: %d.%dC | Humidity: %d.%d%% | Status: OK\r\n",
 8001a22:	461c      	mov	r4, r3
	                    dht11_data.temperature_dec,
 8001a24:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
	                    dht11_data.humidity_int,
 8001a28:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
	                    dht11_data.humidity_dec);
 8001a2c:	f897 1089 	ldrb.w	r1, [r7, #137]	@ 0x89
	            sprintf(buf, "[%lu] Temperature: %d.%dC | Humidity: %d.%d%% | Status: OK\r\n",
 8001a30:	f107 0008 	add.w	r0, r7, #8
 8001a34:	9102      	str	r1, [sp, #8]
 8001a36:	9201      	str	r2, [sp, #4]
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	4623      	mov	r3, r4
 8001a3c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001a40:	491a      	ldr	r1, [pc, #104]	@ (8001aac <StartTask02+0xdc>)
 8001a42:	f005 fb25 	bl	8007090 <siprintf>
	            UART_SendString(buf);
 8001a46:	f107 0308 	add.w	r3, r7, #8
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff fb12 	bl	8001074 <UART_SendString>
	            retry_count = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 8001a56:	e01c      	b.n	8001a92 <StartTask02+0xc2>
	        } else {
	            //   
	            retry_count++;
 8001a58:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	            sprintf(buf, "[%lu] Read failed! (Retry: %d/5)\r\n",
 8001a62:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001a66:	f107 0008 	add.w	r0, r7, #8
 8001a6a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001a6e:	4910      	ldr	r1, [pc, #64]	@ (8001ab0 <StartTask02+0xe0>)
 8001a70:	f005 fb0e 	bl	8007090 <siprintf>
	                    read_count, retry_count);
	            UART_SendString(buf);
 8001a74:	f107 0308 	add.w	r3, r7, #8
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fafb 	bl	8001074 <UART_SendString>

	            if (retry_count >= 5) {
 8001a7e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	d905      	bls.n	8001a92 <StartTask02+0xc2>
	                UART_SendString("WARNING: Multiple read failures. Check sensor connection.\r\n");
 8001a86:	480b      	ldr	r0, [pc, #44]	@ (8001ab4 <StartTask02+0xe4>)
 8001a88:	f7ff faf4 	bl	8001074 <UART_SendString>
	                retry_count = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	            }
	        }

	        // 3 
	        osDelay(3000);
 8001a92:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001a96:	f003 f9c4 	bl	8004e22 <osDelay>
	        read_count++;
 8001a9a:	e7b3      	b.n	8001a04 <StartTask02+0x34>
 8001a9c:	0800a9a4 	.word	0x0800a9a4
 8001aa0:	0800a9d4 	.word	0x0800a9d4
 8001aa4:	0800aa00 	.word	0x0800aa00
 8001aa8:	0800aa2c 	.word	0x0800aa2c
 8001aac:	0800aa48 	.word	0x0800aa48
 8001ab0:	0800aa88 	.word	0x0800aa88
 8001ab4:	0800aaac 	.word	0x0800aaac

08001ab8 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b092      	sub	sp, #72	@ 0x48
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	char buf[64];
	UART_SendString("Light Sensor Control System Start...\r\n");
 8001ac0:	481f      	ldr	r0, [pc, #124]	@ (8001b40 <StartTask03+0x88>)
 8001ac2:	f7ff fad7 	bl	8001074 <UART_SendString>

  /* Infinite loop */
	  for(;;)
	  {
	    // 1. ADC 
	    HAL_ADC_Start(&hadc1);
 8001ac6:	481f      	ldr	r0, [pc, #124]	@ (8001b44 <StartTask03+0x8c>)
 8001ac8:	f000 fb56 	bl	8002178 <HAL_ADC_Start>

	    // 2.    ( 10ms)
	    if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001acc:	210a      	movs	r1, #10
 8001ace:	481d      	ldr	r0, [pc, #116]	@ (8001b44 <StartTask03+0x8c>)
 8001ad0:	f000 fc57 	bl	8002382 <HAL_ADC_PollForConversion>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d129      	bne.n	8001b2e <StartTask03+0x76>
	    {
	      // 3. ADC   (12  0 ~ 4095)
	      adc_val = HAL_ADC_GetValue(&hadc1);
 8001ada:	481a      	ldr	r0, [pc, #104]	@ (8001b44 <StartTask03+0x8c>)
 8001adc:	f000 fcdc 	bl	8002498 <HAL_ADC_GetValue>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	4a19      	ldr	r2, [pc, #100]	@ (8001b48 <StartTask03+0x90>)
 8001ae4:	6013      	str	r3, [r2, #0]

	      // 4. UART 
	      sprintf(buf, "Current Light Value: %lu\r\n", adc_val);
 8001ae6:	4b18      	ldr	r3, [pc, #96]	@ (8001b48 <StartTask03+0x90>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	f107 0308 	add.w	r3, r7, #8
 8001aee:	4917      	ldr	r1, [pc, #92]	@ (8001b4c <StartTask03+0x94>)
 8001af0:	4618      	mov	r0, r3
 8001af2:	f005 facd 	bl	8007090 <siprintf>
	      UART_SendString(buf);
 8001af6:	f107 0308 	add.w	r3, r7, #8
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff faba 	bl	8001074 <UART_SendString>

	      // 5.    LED  ( )
	      // SEN030201   (ADC) .
	      if (adc_val < LUX_THRESHOLD) {
 8001b00:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <StartTask03+0x90>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d208      	bcs.n	8001b1e <StartTask03+0x66>
	        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_SET);   // LED ON
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	2104      	movs	r1, #4
 8001b10:	480f      	ldr	r0, [pc, #60]	@ (8001b50 <StartTask03+0x98>)
 8001b12:	f001 f9a7 	bl	8002e64 <HAL_GPIO_WritePin>
	        UART_SendString("Status: DARK -> LED ON\r\n");
 8001b16:	480f      	ldr	r0, [pc, #60]	@ (8001b54 <StartTask03+0x9c>)
 8001b18:	f7ff faac 	bl	8001074 <UART_SendString>
 8001b1c:	e007      	b.n	8001b2e <StartTask03+0x76>
	      } else {
	        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, GPIO_PIN_RESET); // LED OFF
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2104      	movs	r1, #4
 8001b22:	480b      	ldr	r0, [pc, #44]	@ (8001b50 <StartTask03+0x98>)
 8001b24:	f001 f99e 	bl	8002e64 <HAL_GPIO_WritePin>
	        UART_SendString("Status: BRIGHT -> LED OFF\r\n");
 8001b28:	480b      	ldr	r0, [pc, #44]	@ (8001b58 <StartTask03+0xa0>)
 8001b2a:	f7ff faa3 	bl	8001074 <UART_SendString>
	      }
	    }

	    HAL_ADC_Stop(&hadc1); // ADC 
 8001b2e:	4805      	ldr	r0, [pc, #20]	@ (8001b44 <StartTask03+0x8c>)
 8001b30:	f000 fbf4 	bl	800231c <HAL_ADC_Stop>

	    // 6. 5 
	    osDelay(5000);
 8001b34:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001b38:	f003 f973 	bl	8004e22 <osDelay>
	    HAL_ADC_Start(&hadc1);
 8001b3c:	e7c3      	b.n	8001ac6 <StartTask03+0xe>
 8001b3e:	bf00      	nop
 8001b40:	0800aae8 	.word	0x0800aae8
 8001b44:	20000448 	.word	0x20000448
 8001b48:	20000574 	.word	0x20000574
 8001b4c:	0800ab10 	.word	0x0800ab10
 8001b50:	40021800 	.word	0x40021800
 8001b54:	0800ab2c 	.word	0x0800ab2c
 8001b58:	0800ab48 	.word	0x0800ab48

08001b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b60:	b672      	cpsid	i
}
 8001b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b64:	bf00      	nop
 8001b66:	e7fd      	b.n	8001b64 <Error_Handler+0x8>

08001b68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b12      	ldr	r3, [pc, #72]	@ (8001bbc <HAL_MspInit+0x54>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b76:	4a11      	ldr	r2, [pc, #68]	@ (8001bbc <HAL_MspInit+0x54>)
 8001b78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bbc <HAL_MspInit+0x54>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001bbc <HAL_MspInit+0x54>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	4a0a      	ldr	r2, [pc, #40]	@ (8001bbc <HAL_MspInit+0x54>)
 8001b94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b9a:	4b08      	ldr	r3, [pc, #32]	@ (8001bbc <HAL_MspInit+0x54>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba2:	603b      	str	r3, [r7, #0]
 8001ba4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	210f      	movs	r1, #15
 8001baa:	f06f 0001 	mvn.w	r0, #1
 8001bae:	f000 ff6c 	bl	8002a8a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800

08001bc0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	@ 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a17      	ldr	r2, [pc, #92]	@ (8001c3c <HAL_ADC_MspInit+0x7c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d127      	bne.n	8001c32 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	613b      	str	r3, [r7, #16]
 8001be6:	4b16      	ldr	r3, [pc, #88]	@ (8001c40 <HAL_ADC_MspInit+0x80>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bea:	4a15      	ldr	r2, [pc, #84]	@ (8001c40 <HAL_ADC_MspInit+0x80>)
 8001bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bf2:	4b13      	ldr	r3, [pc, #76]	@ (8001c40 <HAL_ADC_MspInit+0x80>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bfa:	613b      	str	r3, [r7, #16]
 8001bfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b0f      	ldr	r3, [pc, #60]	@ (8001c40 <HAL_ADC_MspInit+0x80>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a0e      	ldr	r2, [pc, #56]	@ (8001c40 <HAL_ADC_MspInit+0x80>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c40 <HAL_ADC_MspInit+0x80>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c1a:	2308      	movs	r3, #8
 8001c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4805      	ldr	r0, [pc, #20]	@ (8001c44 <HAL_ADC_MspInit+0x84>)
 8001c2e:	f000 ff55 	bl	8002adc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	@ 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40012000 	.word	0x40012000
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020000 	.word	0x40020000

08001c48 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c58:	d10e      	bne.n	8001c78 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4b13      	ldr	r3, [pc, #76]	@ (8001cac <HAL_TIM_Base_MspInit+0x64>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	4a12      	ldr	r2, [pc, #72]	@ (8001cac <HAL_TIM_Base_MspInit+0x64>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c6a:	4b10      	ldr	r3, [pc, #64]	@ (8001cac <HAL_TIM_Base_MspInit+0x64>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c76:	e012      	b.n	8001c9e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a0c      	ldr	r2, [pc, #48]	@ (8001cb0 <HAL_TIM_Base_MspInit+0x68>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d10d      	bne.n	8001c9e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	4b09      	ldr	r3, [pc, #36]	@ (8001cac <HAL_TIM_Base_MspInit+0x64>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8a:	4a08      	ldr	r2, [pc, #32]	@ (8001cac <HAL_TIM_Base_MspInit+0x64>)
 8001c8c:	f043 0302 	orr.w	r3, r3, #2
 8001c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c92:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <HAL_TIM_Base_MspInit+0x64>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40000400 	.word	0x40000400

08001cb4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b088      	sub	sp, #32
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cbc:	f107 030c 	add.w	r3, r7, #12
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]
 8001cca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a12      	ldr	r2, [pc, #72]	@ (8001d1c <HAL_TIM_MspPostInit+0x68>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d11d      	bne.n	8001d12 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60bb      	str	r3, [r7, #8]
 8001cda:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <HAL_TIM_MspPostInit+0x6c>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	4a10      	ldr	r2, [pc, #64]	@ (8001d20 <HAL_TIM_MspPostInit+0x6c>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d20 <HAL_TIM_MspPostInit+0x6c>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cf2:	23c0      	movs	r3, #192	@ 0xc0
 8001cf4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4805      	ldr	r0, [pc, #20]	@ (8001d24 <HAL_TIM_MspPostInit+0x70>)
 8001d0e:	f000 fee5 	bl	8002adc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d12:	bf00      	nop
 8001d14:	3720      	adds	r7, #32
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40000400 	.word	0x40000400
 8001d20:	40023800 	.word	0x40023800
 8001d24:	40020000 	.word	0x40020000

08001d28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b08a      	sub	sp, #40	@ 0x28
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d30:	f107 0314 	add.w	r3, r7, #20
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
 8001d3c:	60da      	str	r2, [r3, #12]
 8001d3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a19      	ldr	r2, [pc, #100]	@ (8001dac <HAL_UART_MspInit+0x84>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d12c      	bne.n	8001da4 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <HAL_UART_MspInit+0x88>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d52:	4a17      	ldr	r2, [pc, #92]	@ (8001db0 <HAL_UART_MspInit+0x88>)
 8001d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5a:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <HAL_UART_MspInit+0x88>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d62:	613b      	str	r3, [r7, #16]
 8001d64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <HAL_UART_MspInit+0x88>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6e:	4a10      	ldr	r2, [pc, #64]	@ (8001db0 <HAL_UART_MspInit+0x88>)
 8001d70:	f043 0308 	orr.w	r3, r3, #8
 8001d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d76:	4b0e      	ldr	r3, [pc, #56]	@ (8001db0 <HAL_UART_MspInit+0x88>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	f003 0308 	and.w	r3, r3, #8
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d82:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d90:	2303      	movs	r3, #3
 8001d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d94:	2307      	movs	r3, #7
 8001d96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4805      	ldr	r0, [pc, #20]	@ (8001db4 <HAL_UART_MspInit+0x8c>)
 8001da0:	f000 fe9c 	bl	8002adc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001da4:	bf00      	nop
 8001da6:	3728      	adds	r7, #40	@ 0x28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40004800 	.word	0x40004800
 8001db0:	40023800 	.word	0x40023800
 8001db4:	40020c00 	.word	0x40020c00

08001db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <NMI_Handler+0x4>

08001dc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <HardFault_Handler+0x4>

08001dc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <MemManage_Handler+0x4>

08001dd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dd4:	bf00      	nop
 8001dd6:	e7fd      	b.n	8001dd4 <BusFault_Handler+0x4>

08001dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ddc:	bf00      	nop
 8001dde:	e7fd      	b.n	8001ddc <UsageFault_Handler+0x4>

08001de0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001df2:	f000 f95d 	bl	80020b0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001df6:	f003 fda3 	bl	8005940 <xTaskGetSchedulerState>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d001      	beq.n	8001e04 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001e00:	f003 ffe2 	bl	8005dc8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  return 1;
 8001e0c:	2301      	movs	r3, #1
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <_kill>:

int _kill(int pid, int sig)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e22:	f005 f9ed 	bl	8007200 <__errno>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2216      	movs	r2, #22
 8001e2a:	601a      	str	r2, [r3, #0]
  return -1;
 8001e2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <_exit>:

void _exit (int status)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e40:	f04f 31ff 	mov.w	r1, #4294967295
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff ffe7 	bl	8001e18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e4a:	bf00      	nop
 8001e4c:	e7fd      	b.n	8001e4a <_exit+0x12>

08001e4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b086      	sub	sp, #24
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	60f8      	str	r0, [r7, #12]
 8001e56:	60b9      	str	r1, [r7, #8]
 8001e58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	e00a      	b.n	8001e76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e60:	f3af 8000 	nop.w
 8001e64:	4601      	mov	r1, r0
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	1c5a      	adds	r2, r3, #1
 8001e6a:	60ba      	str	r2, [r7, #8]
 8001e6c:	b2ca      	uxtb	r2, r1
 8001e6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	3301      	adds	r3, #1
 8001e74:	617b      	str	r3, [r7, #20]
 8001e76:	697a      	ldr	r2, [r7, #20]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	dbf0      	blt.n	8001e60 <_read+0x12>
  }

  return len;
 8001e7e:	687b      	ldr	r3, [r7, #4]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3718      	adds	r7, #24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	e009      	b.n	8001eae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	1c5a      	adds	r2, r3, #1
 8001e9e:	60ba      	str	r2, [r7, #8]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	dbf1      	blt.n	8001e9a <_write+0x12>
  }
  return len;
 8001eb6:	687b      	ldr	r3, [r7, #4]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <_close>:

int _close(int file)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ec8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ee8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <_isatty>:

int _isatty(int file)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f00:	2301      	movs	r3, #1
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b085      	sub	sp, #20
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	60f8      	str	r0, [r7, #12]
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f30:	4a14      	ldr	r2, [pc, #80]	@ (8001f84 <_sbrk+0x5c>)
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <_sbrk+0x60>)
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f3c:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <_sbrk+0x64>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d102      	bne.n	8001f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f44:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <_sbrk+0x64>)
 8001f46:	4a12      	ldr	r2, [pc, #72]	@ (8001f90 <_sbrk+0x68>)
 8001f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f4a:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <_sbrk+0x64>)
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4413      	add	r3, r2
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d207      	bcs.n	8001f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f58:	f005 f952 	bl	8007200 <__errno>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	220c      	movs	r2, #12
 8001f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295
 8001f66:	e009      	b.n	8001f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f68:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <_sbrk+0x64>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6e:	4b07      	ldr	r3, [pc, #28]	@ (8001f8c <_sbrk+0x64>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	4a05      	ldr	r2, [pc, #20]	@ (8001f8c <_sbrk+0x64>)
 8001f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20030000 	.word	0x20030000
 8001f88:	00000400 	.word	0x00000400
 8001f8c:	20000578 	.word	0x20000578
 8001f90:	20004420 	.word	0x20004420

08001f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f98:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <SystemInit+0x20>)
 8001f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f9e:	4a05      	ldr	r2, [pc, #20]	@ (8001fb4 <SystemInit+0x20>)
 8001fa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001fb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ff0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fbc:	f7ff ffea 	bl	8001f94 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fc0:	480c      	ldr	r0, [pc, #48]	@ (8001ff4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fc2:	490d      	ldr	r1, [pc, #52]	@ (8001ff8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001fc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fc8:	e002      	b.n	8001fd0 <LoopCopyDataInit>

08001fca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fce:	3304      	adds	r3, #4

08001fd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd4:	d3f9      	bcc.n	8001fca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002000 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fd8:	4c0a      	ldr	r4, [pc, #40]	@ (8002004 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fdc:	e001      	b.n	8001fe2 <LoopFillZerobss>

08001fde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fe0:	3204      	adds	r2, #4

08001fe2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fe2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe4:	d3fb      	bcc.n	8001fde <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001fe6:	f005 f911 	bl	800720c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fea:	f7ff fa01 	bl	80013f0 <main>
  bx  lr    
 8001fee:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001ff0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ff8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001ffc:	0800afbc 	.word	0x0800afbc
  ldr r2, =_sbss
 8002000:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002004:	20004420 	.word	0x20004420

08002008 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002008:	e7fe      	b.n	8002008 <ADC_IRQHandler>
	...

0800200c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002010:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <HAL_Init+0x40>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0d      	ldr	r2, [pc, #52]	@ (800204c <HAL_Init+0x40>)
 8002016:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800201a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800201c:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <HAL_Init+0x40>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	@ (800204c <HAL_Init+0x40>)
 8002022:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002026:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002028:	4b08      	ldr	r3, [pc, #32]	@ (800204c <HAL_Init+0x40>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a07      	ldr	r2, [pc, #28]	@ (800204c <HAL_Init+0x40>)
 800202e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002032:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002034:	2003      	movs	r0, #3
 8002036:	f000 fd1d 	bl	8002a74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203a:	200f      	movs	r0, #15
 800203c:	f000 f808 	bl	8002050 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002040:	f7ff fd92 	bl	8001b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40023c00 	.word	0x40023c00

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002058:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <HAL_InitTick+0x54>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b12      	ldr	r3, [pc, #72]	@ (80020a8 <HAL_InitTick+0x58>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002066:	fbb3 f3f1 	udiv	r3, r3, r1
 800206a:	fbb2 f3f3 	udiv	r3, r2, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fd27 	bl	8002ac2 <HAL_SYSTICK_Config>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e00e      	b.n	800209c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b0f      	cmp	r3, #15
 8002082:	d80a      	bhi.n	800209a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002084:	2200      	movs	r2, #0
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	f000 fcfd 	bl	8002a8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002090:	4a06      	ldr	r2, [pc, #24]	@ (80020ac <HAL_InitTick+0x5c>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	e000      	b.n	800209c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000000 	.word	0x20000000
 80020a8:	20000008 	.word	0x20000008
 80020ac:	20000004 	.word	0x20000004

080020b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <HAL_IncTick+0x20>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <HAL_IncTick+0x24>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4413      	add	r3, r2
 80020c0:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <HAL_IncTick+0x24>)
 80020c2:	6013      	str	r3, [r2, #0]
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20000008 	.word	0x20000008
 80020d4:	2000057c 	.word	0x2000057c

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	@ (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	2000057c 	.word	0x2000057c

080020f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e033      	b.n	800216e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210a:	2b00      	cmp	r3, #0
 800210c:	d109      	bne.n	8002122 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff fd56 	bl	8001bc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	f003 0310 	and.w	r3, r3, #16
 800212a:	2b00      	cmp	r3, #0
 800212c:	d118      	bne.n	8002160 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002136:	f023 0302 	bic.w	r3, r3, #2
 800213a:	f043 0202 	orr.w	r2, r3, #2
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 fae8 	bl	8002718 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	f023 0303 	bic.w	r3, r3, #3
 8002156:	f043 0201 	orr.w	r2, r3, #1
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	641a      	str	r2, [r3, #64]	@ 0x40
 800215e:	e001      	b.n	8002164 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800216c:	7bfb      	ldrb	r3, [r7, #15]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002180:	2300      	movs	r3, #0
 8002182:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800218a:	2b01      	cmp	r3, #1
 800218c:	d101      	bne.n	8002192 <HAL_ADC_Start+0x1a>
 800218e:	2302      	movs	r3, #2
 8002190:	e0b2      	b.n	80022f8 <HAL_ADC_Start+0x180>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d018      	beq.n	80021da <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f042 0201 	orr.w	r2, r2, #1
 80021b6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021b8:	4b52      	ldr	r3, [pc, #328]	@ (8002304 <HAL_ADC_Start+0x18c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a52      	ldr	r2, [pc, #328]	@ (8002308 <HAL_ADC_Start+0x190>)
 80021be:	fba2 2303 	umull	r2, r3, r2, r3
 80021c2:	0c9a      	lsrs	r2, r3, #18
 80021c4:	4613      	mov	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021cc:	e002      	b.n	80021d4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	3b01      	subs	r3, #1
 80021d2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d1f9      	bne.n	80021ce <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d17a      	bne.n	80022de <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80021f0:	f023 0301 	bic.w	r3, r3, #1
 80021f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002206:	2b00      	cmp	r3, #0
 8002208:	d007      	beq.n	800221a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002212:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002222:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002226:	d106      	bne.n	8002236 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222c:	f023 0206 	bic.w	r2, r3, #6
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	645a      	str	r2, [r3, #68]	@ 0x44
 8002234:	e002      	b.n	800223c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002244:	4b31      	ldr	r3, [pc, #196]	@ (800230c <HAL_ADC_Start+0x194>)
 8002246:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002250:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f003 031f 	and.w	r3, r3, #31
 800225a:	2b00      	cmp	r3, #0
 800225c:	d12a      	bne.n	80022b4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a2b      	ldr	r2, [pc, #172]	@ (8002310 <HAL_ADC_Start+0x198>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d015      	beq.n	8002294 <HAL_ADC_Start+0x11c>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a29      	ldr	r2, [pc, #164]	@ (8002314 <HAL_ADC_Start+0x19c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d105      	bne.n	800227e <HAL_ADC_Start+0x106>
 8002272:	4b26      	ldr	r3, [pc, #152]	@ (800230c <HAL_ADC_Start+0x194>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f003 031f 	and.w	r3, r3, #31
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00a      	beq.n	8002294 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a25      	ldr	r2, [pc, #148]	@ (8002318 <HAL_ADC_Start+0x1a0>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d136      	bne.n	80022f6 <HAL_ADC_Start+0x17e>
 8002288:	4b20      	ldr	r3, [pc, #128]	@ (800230c <HAL_ADC_Start+0x194>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 0310 	and.w	r3, r3, #16
 8002290:	2b00      	cmp	r3, #0
 8002292:	d130      	bne.n	80022f6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d129      	bne.n	80022f6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022b0:	609a      	str	r2, [r3, #8]
 80022b2:	e020      	b.n	80022f6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a15      	ldr	r2, [pc, #84]	@ (8002310 <HAL_ADC_Start+0x198>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d11b      	bne.n	80022f6 <HAL_ADC_Start+0x17e>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d114      	bne.n	80022f6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	e00b      	b.n	80022f6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f043 0210 	orr.w	r2, r3, #16
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ee:	f043 0201 	orr.w	r2, r3, #1
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3714      	adds	r7, #20
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	20000000 	.word	0x20000000
 8002308:	431bde83 	.word	0x431bde83
 800230c:	40012300 	.word	0x40012300
 8002310:	40012000 	.word	0x40012000
 8002314:	40012100 	.word	0x40012100
 8002318:	40012200 	.word	0x40012200

0800231c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800232a:	2b01      	cmp	r3, #1
 800232c:	d101      	bne.n	8002332 <HAL_ADC_Stop+0x16>
 800232e:	2302      	movs	r3, #2
 8002330:	e021      	b.n	8002376 <HAL_ADC_Stop+0x5a>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 0201 	bic.w	r2, r2, #1
 8002348:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b00      	cmp	r3, #0
 8002356:	d109      	bne.n	800236c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002360:	f023 0301 	bic.w	r3, r3, #1
 8002364:	f043 0201 	orr.w	r2, r3, #1
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b084      	sub	sp, #16
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
 800238a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800239a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800239e:	d113      	bne.n	80023c8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023ae:	d10b      	bne.n	80023c8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b4:	f043 0220 	orr.w	r2, r3, #32
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e063      	b.n	8002490 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80023c8:	f7ff fe86 	bl	80020d8 <HAL_GetTick>
 80023cc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023ce:	e021      	b.n	8002414 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d6:	d01d      	beq.n	8002414 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d007      	beq.n	80023ee <HAL_ADC_PollForConversion+0x6c>
 80023de:	f7ff fe7b 	bl	80020d8 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d212      	bcs.n	8002414 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d00b      	beq.n	8002414 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002400:	f043 0204 	orr.w	r2, r3, #4
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e03d      	b.n	8002490 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b02      	cmp	r3, #2
 8002420:	d1d6      	bne.n	80023d0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f06f 0212 	mvn.w	r2, #18
 800242a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002430:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d123      	bne.n	800248e <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800244a:	2b00      	cmp	r3, #0
 800244c:	d11f      	bne.n	800248e <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002454:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002458:	2b00      	cmp	r3, #0
 800245a:	d006      	beq.n	800246a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002466:	2b00      	cmp	r3, #0
 8002468:	d111      	bne.n	800248e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d105      	bne.n	800248e <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	f043 0201 	orr.w	r2, r3, #1
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
	...

080024b4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x1c>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e113      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x244>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b09      	cmp	r3, #9
 80024de:	d925      	bls.n	800252c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68d9      	ldr	r1, [r3, #12]
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	461a      	mov	r2, r3
 80024ee:	4613      	mov	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4413      	add	r3, r2
 80024f4:	3b1e      	subs	r3, #30
 80024f6:	2207      	movs	r2, #7
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43da      	mvns	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	400a      	ands	r2, r1
 8002504:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68d9      	ldr	r1, [r3, #12]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	b29b      	uxth	r3, r3
 8002516:	4618      	mov	r0, r3
 8002518:	4603      	mov	r3, r0
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4403      	add	r3, r0
 800251e:	3b1e      	subs	r3, #30
 8002520:	409a      	lsls	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	60da      	str	r2, [r3, #12]
 800252a:	e022      	b.n	8002572 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6919      	ldr	r1, [r3, #16]
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	b29b      	uxth	r3, r3
 8002538:	461a      	mov	r2, r3
 800253a:	4613      	mov	r3, r2
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	4413      	add	r3, r2
 8002540:	2207      	movs	r2, #7
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	400a      	ands	r2, r1
 800254e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6919      	ldr	r1, [r3, #16]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	b29b      	uxth	r3, r3
 8002560:	4618      	mov	r0, r3
 8002562:	4603      	mov	r3, r0
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4403      	add	r3, r0
 8002568:	409a      	lsls	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	2b06      	cmp	r3, #6
 8002578:	d824      	bhi.n	80025c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685a      	ldr	r2, [r3, #4]
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	3b05      	subs	r3, #5
 800258c:	221f      	movs	r2, #31
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43da      	mvns	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	400a      	ands	r2, r1
 800259a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	4618      	mov	r0, r3
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	3b05      	subs	r3, #5
 80025b6:	fa00 f203 	lsl.w	r2, r0, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	430a      	orrs	r2, r1
 80025c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80025c2:	e04c      	b.n	800265e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	2b0c      	cmp	r3, #12
 80025ca:	d824      	bhi.n	8002616 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	3b23      	subs	r3, #35	@ 0x23
 80025de:	221f      	movs	r2, #31
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43da      	mvns	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	400a      	ands	r2, r1
 80025ec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	4618      	mov	r0, r3
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4413      	add	r3, r2
 8002606:	3b23      	subs	r3, #35	@ 0x23
 8002608:	fa00 f203 	lsl.w	r2, r0, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	631a      	str	r2, [r3, #48]	@ 0x30
 8002614:	e023      	b.n	800265e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	3b41      	subs	r3, #65	@ 0x41
 8002628:	221f      	movs	r2, #31
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43da      	mvns	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	400a      	ands	r2, r1
 8002636:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	b29b      	uxth	r3, r3
 8002644:	4618      	mov	r0, r3
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	4613      	mov	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4413      	add	r3, r2
 8002650:	3b41      	subs	r3, #65	@ 0x41
 8002652:	fa00 f203 	lsl.w	r2, r0, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800265e:	4b29      	ldr	r3, [pc, #164]	@ (8002704 <HAL_ADC_ConfigChannel+0x250>)
 8002660:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a28      	ldr	r2, [pc, #160]	@ (8002708 <HAL_ADC_ConfigChannel+0x254>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d10f      	bne.n	800268c <HAL_ADC_ConfigChannel+0x1d8>
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b12      	cmp	r3, #18
 8002672:	d10b      	bne.n	800268c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a1d      	ldr	r2, [pc, #116]	@ (8002708 <HAL_ADC_ConfigChannel+0x254>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d12b      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x23a>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a1c      	ldr	r2, [pc, #112]	@ (800270c <HAL_ADC_ConfigChannel+0x258>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d003      	beq.n	80026a8 <HAL_ADC_ConfigChannel+0x1f4>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b11      	cmp	r3, #17
 80026a6:	d122      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a11      	ldr	r2, [pc, #68]	@ (800270c <HAL_ADC_ConfigChannel+0x258>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d111      	bne.n	80026ee <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026ca:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <HAL_ADC_ConfigChannel+0x25c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a11      	ldr	r2, [pc, #68]	@ (8002714 <HAL_ADC_ConfigChannel+0x260>)
 80026d0:	fba2 2303 	umull	r2, r3, r2, r3
 80026d4:	0c9a      	lsrs	r2, r3, #18
 80026d6:	4613      	mov	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4413      	add	r3, r2
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80026e0:	e002      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	3b01      	subs	r3, #1
 80026e6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1f9      	bne.n	80026e2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	40012300 	.word	0x40012300
 8002708:	40012000 	.word	0x40012000
 800270c:	10000012 	.word	0x10000012
 8002710:	20000000 	.word	0x20000000
 8002714:	431bde83 	.word	0x431bde83

08002718 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002720:	4b79      	ldr	r3, [pc, #484]	@ (8002908 <ADC_Init+0x1f0>)
 8002722:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	431a      	orrs	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800274c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6859      	ldr	r1, [r3, #4]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	021a      	lsls	r2, r3, #8
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002770:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6859      	ldr	r1, [r3, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689a      	ldr	r2, [r3, #8]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002792:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6899      	ldr	r1, [r3, #8]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	68da      	ldr	r2, [r3, #12]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	430a      	orrs	r2, r1
 80027a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027aa:	4a58      	ldr	r2, [pc, #352]	@ (800290c <ADC_Init+0x1f4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d022      	beq.n	80027f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689a      	ldr	r2, [r3, #8]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6899      	ldr	r1, [r3, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6899      	ldr	r1, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	609a      	str	r2, [r3, #8]
 80027f4:	e00f      	b.n	8002816 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002804:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002814:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 0202 	bic.w	r2, r2, #2
 8002824:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6899      	ldr	r1, [r3, #8]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	7e1b      	ldrb	r3, [r3, #24]
 8002830:	005a      	lsls	r2, r3, #1
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d01b      	beq.n	800287c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002852:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002862:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	6859      	ldr	r1, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286e:	3b01      	subs	r3, #1
 8002870:	035a      	lsls	r2, r3, #13
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	e007      	b.n	800288c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800288a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800289a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	3b01      	subs	r3, #1
 80028a8:	051a      	lsls	r2, r3, #20
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80028c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6899      	ldr	r1, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80028ce:	025a      	lsls	r2, r3, #9
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6899      	ldr	r1, [r3, #8]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	029a      	lsls	r2, r3, #10
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	609a      	str	r2, [r3, #8]
}
 80028fc:	bf00      	nop
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	40012300 	.word	0x40012300
 800290c:	0f000001 	.word	0x0f000001

08002910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f003 0307 	and.w	r3, r3, #7
 800291e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002920:	4b0c      	ldr	r3, [pc, #48]	@ (8002954 <__NVIC_SetPriorityGrouping+0x44>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800292c:	4013      	ands	r3, r2
 800292e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002938:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800293c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002942:	4a04      	ldr	r2, [pc, #16]	@ (8002954 <__NVIC_SetPriorityGrouping+0x44>)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	60d3      	str	r3, [r2, #12]
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800295c:	4b04      	ldr	r3, [pc, #16]	@ (8002970 <__NVIC_GetPriorityGrouping+0x18>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	0a1b      	lsrs	r3, r3, #8
 8002962:	f003 0307 	and.w	r3, r3, #7
}
 8002966:	4618      	mov	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	e000ed00 	.word	0xe000ed00

08002974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	6039      	str	r1, [r7, #0]
 800297e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002984:	2b00      	cmp	r3, #0
 8002986:	db0a      	blt.n	800299e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	b2da      	uxtb	r2, r3
 800298c:	490c      	ldr	r1, [pc, #48]	@ (80029c0 <__NVIC_SetPriority+0x4c>)
 800298e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002992:	0112      	lsls	r2, r2, #4
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	440b      	add	r3, r1
 8002998:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800299c:	e00a      	b.n	80029b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	4908      	ldr	r1, [pc, #32]	@ (80029c4 <__NVIC_SetPriority+0x50>)
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	3b04      	subs	r3, #4
 80029ac:	0112      	lsls	r2, r2, #4
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	440b      	add	r3, r1
 80029b2:	761a      	strb	r2, [r3, #24]
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	e000e100 	.word	0xe000e100
 80029c4:	e000ed00 	.word	0xe000ed00

080029c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b089      	sub	sp, #36	@ 0x24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	f1c3 0307 	rsb	r3, r3, #7
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	bf28      	it	cs
 80029e6:	2304      	movcs	r3, #4
 80029e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3304      	adds	r3, #4
 80029ee:	2b06      	cmp	r3, #6
 80029f0:	d902      	bls.n	80029f8 <NVIC_EncodePriority+0x30>
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	3b03      	subs	r3, #3
 80029f6:	e000      	b.n	80029fa <NVIC_EncodePriority+0x32>
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43da      	mvns	r2, r3
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a10:	f04f 31ff 	mov.w	r1, #4294967295
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1a:	43d9      	mvns	r1, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a20:	4313      	orrs	r3, r2
         );
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3724      	adds	r7, #36	@ 0x24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
	...

08002a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a40:	d301      	bcc.n	8002a46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a42:	2301      	movs	r3, #1
 8002a44:	e00f      	b.n	8002a66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a46:	4a0a      	ldr	r2, [pc, #40]	@ (8002a70 <SysTick_Config+0x40>)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a4e:	210f      	movs	r1, #15
 8002a50:	f04f 30ff 	mov.w	r0, #4294967295
 8002a54:	f7ff ff8e 	bl	8002974 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a58:	4b05      	ldr	r3, [pc, #20]	@ (8002a70 <SysTick_Config+0x40>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a5e:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <SysTick_Config+0x40>)
 8002a60:	2207      	movs	r2, #7
 8002a62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	e000e010 	.word	0xe000e010

08002a74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff ff47 	bl	8002910 <__NVIC_SetPriorityGrouping>
}
 8002a82:	bf00      	nop
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b086      	sub	sp, #24
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	4603      	mov	r3, r0
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
 8002a96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a9c:	f7ff ff5c 	bl	8002958 <__NVIC_GetPriorityGrouping>
 8002aa0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	68b9      	ldr	r1, [r7, #8]
 8002aa6:	6978      	ldr	r0, [r7, #20]
 8002aa8:	f7ff ff8e 	bl	80029c8 <NVIC_EncodePriority>
 8002aac:	4602      	mov	r2, r0
 8002aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ab2:	4611      	mov	r1, r2
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff ff5d 	bl	8002974 <__NVIC_SetPriority>
}
 8002aba:	bf00      	nop
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7ff ffb0 	bl	8002a30 <SysTick_Config>
 8002ad0:	4603      	mov	r3, r0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
	...

08002adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	@ 0x24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002aea:	2300      	movs	r3, #0
 8002aec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
 8002af6:	e177      	b.n	8002de8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002af8:	2201      	movs	r2, #1
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	f040 8166 	bne.w	8002de2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d005      	beq.n	8002b2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d130      	bne.n	8002b90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	2203      	movs	r2, #3
 8002b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4013      	ands	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	68da      	ldr	r2, [r3, #12]
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b64:	2201      	movs	r2, #1
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	091b      	lsrs	r3, r3, #4
 8002b7a:	f003 0201 	and.w	r2, r3, #1
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b03      	cmp	r3, #3
 8002b9a:	d017      	beq.n	8002bcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d123      	bne.n	8002c20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	08da      	lsrs	r2, r3, #3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3208      	adds	r2, #8
 8002be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f003 0307 	and.w	r3, r3, #7
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	220f      	movs	r2, #15
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	69ba      	ldr	r2, [r7, #24]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	08da      	lsrs	r2, r3, #3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	3208      	adds	r2, #8
 8002c1a:	69b9      	ldr	r1, [r7, #24]
 8002c1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	4013      	ands	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 0203 	and.w	r2, r3, #3
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f000 80c0 	beq.w	8002de2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	4b66      	ldr	r3, [pc, #408]	@ (8002e00 <HAL_GPIO_Init+0x324>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6a:	4a65      	ldr	r2, [pc, #404]	@ (8002e00 <HAL_GPIO_Init+0x324>)
 8002c6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c70:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c72:	4b63      	ldr	r3, [pc, #396]	@ (8002e00 <HAL_GPIO_Init+0x324>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c7e:	4a61      	ldr	r2, [pc, #388]	@ (8002e04 <HAL_GPIO_Init+0x328>)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	089b      	lsrs	r3, r3, #2
 8002c84:	3302      	adds	r3, #2
 8002c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	220f      	movs	r2, #15
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a58      	ldr	r2, [pc, #352]	@ (8002e08 <HAL_GPIO_Init+0x32c>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d037      	beq.n	8002d1a <HAL_GPIO_Init+0x23e>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a57      	ldr	r2, [pc, #348]	@ (8002e0c <HAL_GPIO_Init+0x330>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_GPIO_Init+0x23a>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a56      	ldr	r2, [pc, #344]	@ (8002e10 <HAL_GPIO_Init+0x334>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d02b      	beq.n	8002d12 <HAL_GPIO_Init+0x236>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a55      	ldr	r2, [pc, #340]	@ (8002e14 <HAL_GPIO_Init+0x338>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d025      	beq.n	8002d0e <HAL_GPIO_Init+0x232>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a54      	ldr	r2, [pc, #336]	@ (8002e18 <HAL_GPIO_Init+0x33c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d01f      	beq.n	8002d0a <HAL_GPIO_Init+0x22e>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a53      	ldr	r2, [pc, #332]	@ (8002e1c <HAL_GPIO_Init+0x340>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d019      	beq.n	8002d06 <HAL_GPIO_Init+0x22a>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a52      	ldr	r2, [pc, #328]	@ (8002e20 <HAL_GPIO_Init+0x344>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d013      	beq.n	8002d02 <HAL_GPIO_Init+0x226>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a51      	ldr	r2, [pc, #324]	@ (8002e24 <HAL_GPIO_Init+0x348>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d00d      	beq.n	8002cfe <HAL_GPIO_Init+0x222>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a50      	ldr	r2, [pc, #320]	@ (8002e28 <HAL_GPIO_Init+0x34c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d007      	beq.n	8002cfa <HAL_GPIO_Init+0x21e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a4f      	ldr	r2, [pc, #316]	@ (8002e2c <HAL_GPIO_Init+0x350>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d101      	bne.n	8002cf6 <HAL_GPIO_Init+0x21a>
 8002cf2:	2309      	movs	r3, #9
 8002cf4:	e012      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002cf6:	230a      	movs	r3, #10
 8002cf8:	e010      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002cfa:	2308      	movs	r3, #8
 8002cfc:	e00e      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002cfe:	2307      	movs	r3, #7
 8002d00:	e00c      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002d02:	2306      	movs	r3, #6
 8002d04:	e00a      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002d06:	2305      	movs	r3, #5
 8002d08:	e008      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	e006      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e004      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002d12:	2302      	movs	r3, #2
 8002d14:	e002      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002d16:	2301      	movs	r3, #1
 8002d18:	e000      	b.n	8002d1c <HAL_GPIO_Init+0x240>
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	69fa      	ldr	r2, [r7, #28]
 8002d1e:	f002 0203 	and.w	r2, r2, #3
 8002d22:	0092      	lsls	r2, r2, #2
 8002d24:	4093      	lsls	r3, r2
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d2c:	4935      	ldr	r1, [pc, #212]	@ (8002e04 <HAL_GPIO_Init+0x328>)
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	089b      	lsrs	r3, r3, #2
 8002d32:	3302      	adds	r3, #2
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	43db      	mvns	r3, r3
 8002d44:	69ba      	ldr	r2, [r7, #24]
 8002d46:	4013      	ands	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d5e:	4a34      	ldr	r2, [pc, #208]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d64:	4b32      	ldr	r3, [pc, #200]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	4013      	ands	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d88:	4a29      	ldr	r2, [pc, #164]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d8e:	4b28      	ldr	r3, [pc, #160]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	43db      	mvns	r3, r3
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002db2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002db8:	4b1d      	ldr	r3, [pc, #116]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ddc:	4a14      	ldr	r2, [pc, #80]	@ (8002e30 <HAL_GPIO_Init+0x354>)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	3301      	adds	r3, #1
 8002de6:	61fb      	str	r3, [r7, #28]
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	2b0f      	cmp	r3, #15
 8002dec:	f67f ae84 	bls.w	8002af8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	3724      	adds	r7, #36	@ 0x24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40023800 	.word	0x40023800
 8002e04:	40013800 	.word	0x40013800
 8002e08:	40020000 	.word	0x40020000
 8002e0c:	40020400 	.word	0x40020400
 8002e10:	40020800 	.word	0x40020800
 8002e14:	40020c00 	.word	0x40020c00
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	40021400 	.word	0x40021400
 8002e20:	40021800 	.word	0x40021800
 8002e24:	40021c00 	.word	0x40021c00
 8002e28:	40022000 	.word	0x40022000
 8002e2c:	40022400 	.word	0x40022400
 8002e30:	40013c00 	.word	0x40013c00

08002e34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691a      	ldr	r2, [r3, #16]
 8002e44:	887b      	ldrh	r3, [r7, #2]
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	73fb      	strb	r3, [r7, #15]
 8002e50:	e001      	b.n	8002e56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e52:	2300      	movs	r3, #0
 8002e54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]
 8002e70:	4613      	mov	r3, r2
 8002e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e74:	787b      	ldrb	r3, [r7, #1]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e7a:	887a      	ldrh	r2, [r7, #2]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e80:	e003      	b.n	8002e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e82:	887b      	ldrh	r3, [r7, #2]
 8002e84:	041a      	lsls	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	619a      	str	r2, [r3, #24]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e267      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d075      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002eb6:	4b88      	ldr	r3, [pc, #544]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 030c 	and.w	r3, r3, #12
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d00c      	beq.n	8002edc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec2:	4b85      	ldr	r3, [pc, #532]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d112      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ece:	4b82      	ldr	r3, [pc, #520]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ed6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eda:	d10b      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002edc:	4b7e      	ldr	r3, [pc, #504]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d05b      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x108>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d157      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e242      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002efc:	d106      	bne.n	8002f0c <HAL_RCC_OscConfig+0x74>
 8002efe:	4b76      	ldr	r3, [pc, #472]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a75      	ldr	r2, [pc, #468]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e01d      	b.n	8002f48 <HAL_RCC_OscConfig+0xb0>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f14:	d10c      	bne.n	8002f30 <HAL_RCC_OscConfig+0x98>
 8002f16:	4b70      	ldr	r3, [pc, #448]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a6f      	ldr	r2, [pc, #444]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4b6d      	ldr	r3, [pc, #436]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a6c      	ldr	r2, [pc, #432]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e00b      	b.n	8002f48 <HAL_RCC_OscConfig+0xb0>
 8002f30:	4b69      	ldr	r3, [pc, #420]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a68      	ldr	r2, [pc, #416]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f3a:	6013      	str	r3, [r2, #0]
 8002f3c:	4b66      	ldr	r3, [pc, #408]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a65      	ldr	r2, [pc, #404]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d013      	beq.n	8002f78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f50:	f7ff f8c2 	bl	80020d8 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f58:	f7ff f8be 	bl	80020d8 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b64      	cmp	r3, #100	@ 0x64
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e207      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6a:	4b5b      	ldr	r3, [pc, #364]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0xc0>
 8002f76:	e014      	b.n	8002fa2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f78:	f7ff f8ae 	bl	80020d8 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f80:	f7ff f8aa 	bl	80020d8 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b64      	cmp	r3, #100	@ 0x64
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e1f3      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f92:	4b51      	ldr	r3, [pc, #324]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f0      	bne.n	8002f80 <HAL_RCC_OscConfig+0xe8>
 8002f9e:	e000      	b.n	8002fa2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d063      	beq.n	8003076 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fae:	4b4a      	ldr	r3, [pc, #296]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00b      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fba:	4b47      	ldr	r3, [pc, #284]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d11c      	bne.n	8003000 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fc6:	4b44      	ldr	r3, [pc, #272]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d116      	bne.n	8003000 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fd2:	4b41      	ldr	r3, [pc, #260]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d005      	beq.n	8002fea <HAL_RCC_OscConfig+0x152>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d001      	beq.n	8002fea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e1c7      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fea:	4b3b      	ldr	r3, [pc, #236]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	4937      	ldr	r1, [pc, #220]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ffe:	e03a      	b.n	8003076 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d020      	beq.n	800304a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003008:	4b34      	ldr	r3, [pc, #208]	@ (80030dc <HAL_RCC_OscConfig+0x244>)
 800300a:	2201      	movs	r2, #1
 800300c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300e:	f7ff f863 	bl	80020d8 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003014:	e008      	b.n	8003028 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003016:	f7ff f85f 	bl	80020d8 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e1a8      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003028:	4b2b      	ldr	r3, [pc, #172]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0f0      	beq.n	8003016 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003034:	4b28      	ldr	r3, [pc, #160]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	4925      	ldr	r1, [pc, #148]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 8003044:	4313      	orrs	r3, r2
 8003046:	600b      	str	r3, [r1, #0]
 8003048:	e015      	b.n	8003076 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800304a:	4b24      	ldr	r3, [pc, #144]	@ (80030dc <HAL_RCC_OscConfig+0x244>)
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003050:	f7ff f842 	bl	80020d8 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003058:	f7ff f83e 	bl	80020d8 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e187      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306a:	4b1b      	ldr	r3, [pc, #108]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d036      	beq.n	80030f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d016      	beq.n	80030b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800308a:	4b15      	ldr	r3, [pc, #84]	@ (80030e0 <HAL_RCC_OscConfig+0x248>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003090:	f7ff f822 	bl	80020d8 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003098:	f7ff f81e 	bl	80020d8 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e167      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030aa:	4b0b      	ldr	r3, [pc, #44]	@ (80030d8 <HAL_RCC_OscConfig+0x240>)
 80030ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0x200>
 80030b6:	e01b      	b.n	80030f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030b8:	4b09      	ldr	r3, [pc, #36]	@ (80030e0 <HAL_RCC_OscConfig+0x248>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030be:	f7ff f80b 	bl	80020d8 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c4:	e00e      	b.n	80030e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c6:	f7ff f807 	bl	80020d8 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d907      	bls.n	80030e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e150      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
 80030d8:	40023800 	.word	0x40023800
 80030dc:	42470000 	.word	0x42470000
 80030e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030e4:	4b88      	ldr	r3, [pc, #544]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80030e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1ea      	bne.n	80030c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f000 8097 	beq.w	800322c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030fe:	2300      	movs	r3, #0
 8003100:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003102:	4b81      	ldr	r3, [pc, #516]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10f      	bne.n	800312e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800310e:	2300      	movs	r3, #0
 8003110:	60bb      	str	r3, [r7, #8]
 8003112:	4b7d      	ldr	r3, [pc, #500]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	4a7c      	ldr	r2, [pc, #496]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003118:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800311c:	6413      	str	r3, [r2, #64]	@ 0x40
 800311e:	4b7a      	ldr	r3, [pc, #488]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003126:	60bb      	str	r3, [r7, #8]
 8003128:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800312a:	2301      	movs	r3, #1
 800312c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312e:	4b77      	ldr	r3, [pc, #476]	@ (800330c <HAL_RCC_OscConfig+0x474>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003136:	2b00      	cmp	r3, #0
 8003138:	d118      	bne.n	800316c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800313a:	4b74      	ldr	r3, [pc, #464]	@ (800330c <HAL_RCC_OscConfig+0x474>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a73      	ldr	r2, [pc, #460]	@ (800330c <HAL_RCC_OscConfig+0x474>)
 8003140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003144:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003146:	f7fe ffc7 	bl	80020d8 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800314e:	f7fe ffc3 	bl	80020d8 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e10c      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003160:	4b6a      	ldr	r3, [pc, #424]	@ (800330c <HAL_RCC_OscConfig+0x474>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f0      	beq.n	800314e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d106      	bne.n	8003182 <HAL_RCC_OscConfig+0x2ea>
 8003174:	4b64      	ldr	r3, [pc, #400]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003178:	4a63      	ldr	r2, [pc, #396]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 800317a:	f043 0301 	orr.w	r3, r3, #1
 800317e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003180:	e01c      	b.n	80031bc <HAL_RCC_OscConfig+0x324>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	2b05      	cmp	r3, #5
 8003188:	d10c      	bne.n	80031a4 <HAL_RCC_OscConfig+0x30c>
 800318a:	4b5f      	ldr	r3, [pc, #380]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 800318c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318e:	4a5e      	ldr	r2, [pc, #376]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003190:	f043 0304 	orr.w	r3, r3, #4
 8003194:	6713      	str	r3, [r2, #112]	@ 0x70
 8003196:	4b5c      	ldr	r3, [pc, #368]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003198:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800319a:	4a5b      	ldr	r2, [pc, #364]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a2:	e00b      	b.n	80031bc <HAL_RCC_OscConfig+0x324>
 80031a4:	4b58      	ldr	r3, [pc, #352]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80031a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a8:	4a57      	ldr	r2, [pc, #348]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80031aa:	f023 0301 	bic.w	r3, r3, #1
 80031ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80031b0:	4b55      	ldr	r3, [pc, #340]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80031b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b4:	4a54      	ldr	r2, [pc, #336]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80031b6:	f023 0304 	bic.w	r3, r3, #4
 80031ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d015      	beq.n	80031f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031c4:	f7fe ff88 	bl	80020d8 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ca:	e00a      	b.n	80031e2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031cc:	f7fe ff84 	bl	80020d8 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031da:	4293      	cmp	r3, r2
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e0cb      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e2:	4b49      	ldr	r3, [pc, #292]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80031e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d0ee      	beq.n	80031cc <HAL_RCC_OscConfig+0x334>
 80031ee:	e014      	b.n	800321a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f0:	f7fe ff72 	bl	80020d8 <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f6:	e00a      	b.n	800320e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f8:	f7fe ff6e 	bl	80020d8 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003206:	4293      	cmp	r3, r2
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e0b5      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800320e:	4b3e      	ldr	r3, [pc, #248]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1ee      	bne.n	80031f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800321a:	7dfb      	ldrb	r3, [r7, #23]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d105      	bne.n	800322c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003220:	4b39      	ldr	r3, [pc, #228]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003224:	4a38      	ldr	r2, [pc, #224]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003226:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800322a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 80a1 	beq.w	8003378 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003236:	4b34      	ldr	r3, [pc, #208]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	2b08      	cmp	r3, #8
 8003240:	d05c      	beq.n	80032fc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	2b02      	cmp	r3, #2
 8003248:	d141      	bne.n	80032ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324a:	4b31      	ldr	r3, [pc, #196]	@ (8003310 <HAL_RCC_OscConfig+0x478>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003250:	f7fe ff42 	bl	80020d8 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003258:	f7fe ff3e 	bl	80020d8 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e087      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800326a:	4b27      	ldr	r3, [pc, #156]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1f0      	bne.n	8003258 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69da      	ldr	r2, [r3, #28]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003284:	019b      	lsls	r3, r3, #6
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800328c:	085b      	lsrs	r3, r3, #1
 800328e:	3b01      	subs	r3, #1
 8003290:	041b      	lsls	r3, r3, #16
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003298:	061b      	lsls	r3, r3, #24
 800329a:	491b      	ldr	r1, [pc, #108]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 800329c:	4313      	orrs	r3, r2
 800329e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003310 <HAL_RCC_OscConfig+0x478>)
 80032a2:	2201      	movs	r2, #1
 80032a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a6:	f7fe ff17 	bl	80020d8 <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ac:	e008      	b.n	80032c0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ae:	f7fe ff13 	bl	80020d8 <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e05c      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032c0:	4b11      	ldr	r3, [pc, #68]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d0f0      	beq.n	80032ae <HAL_RCC_OscConfig+0x416>
 80032cc:	e054      	b.n	8003378 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ce:	4b10      	ldr	r3, [pc, #64]	@ (8003310 <HAL_RCC_OscConfig+0x478>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d4:	f7fe ff00 	bl	80020d8 <HAL_GetTick>
 80032d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032dc:	f7fe fefc 	bl	80020d8 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e045      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ee:	4b06      	ldr	r3, [pc, #24]	@ (8003308 <HAL_RCC_OscConfig+0x470>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f0      	bne.n	80032dc <HAL_RCC_OscConfig+0x444>
 80032fa:	e03d      	b.n	8003378 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d107      	bne.n	8003314 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e038      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
 8003308:	40023800 	.word	0x40023800
 800330c:	40007000 	.word	0x40007000
 8003310:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003314:	4b1b      	ldr	r3, [pc, #108]	@ (8003384 <HAL_RCC_OscConfig+0x4ec>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	2b01      	cmp	r3, #1
 8003320:	d028      	beq.n	8003374 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800332c:	429a      	cmp	r2, r3
 800332e:	d121      	bne.n	8003374 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800333a:	429a      	cmp	r2, r3
 800333c:	d11a      	bne.n	8003374 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003344:	4013      	ands	r3, r2
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800334a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800334c:	4293      	cmp	r3, r2
 800334e:	d111      	bne.n	8003374 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335a:	085b      	lsrs	r3, r3, #1
 800335c:	3b01      	subs	r3, #1
 800335e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003360:	429a      	cmp	r2, r3
 8003362:	d107      	bne.n	8003374 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003370:	429a      	cmp	r2, r3
 8003372:	d001      	beq.n	8003378 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3718      	adds	r7, #24
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40023800 	.word	0x40023800

08003388 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d101      	bne.n	800339c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e0cc      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800339c:	4b68      	ldr	r3, [pc, #416]	@ (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 030f 	and.w	r3, r3, #15
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d90c      	bls.n	80033c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033aa:	4b65      	ldr	r3, [pc, #404]	@ (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b2:	4b63      	ldr	r3, [pc, #396]	@ (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 030f 	and.w	r3, r3, #15
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d001      	beq.n	80033c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e0b8      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d020      	beq.n	8003412 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d005      	beq.n	80033e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033dc:	4b59      	ldr	r3, [pc, #356]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	4a58      	ldr	r2, [pc, #352]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80033e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0308 	and.w	r3, r3, #8
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d005      	beq.n	8003400 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033f4:	4b53      	ldr	r3, [pc, #332]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	4a52      	ldr	r2, [pc, #328]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80033fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003400:	4b50      	ldr	r3, [pc, #320]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	494d      	ldr	r1, [pc, #308]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d044      	beq.n	80034a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d107      	bne.n	8003436 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003426:	4b47      	ldr	r3, [pc, #284]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d119      	bne.n	8003466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e07f      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b02      	cmp	r3, #2
 800343c:	d003      	beq.n	8003446 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003442:	2b03      	cmp	r3, #3
 8003444:	d107      	bne.n	8003456 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003446:	4b3f      	ldr	r3, [pc, #252]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d109      	bne.n	8003466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e06f      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003456:	4b3b      	ldr	r3, [pc, #236]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e067      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003466:	4b37      	ldr	r3, [pc, #220]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f023 0203 	bic.w	r2, r3, #3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	4934      	ldr	r1, [pc, #208]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	4313      	orrs	r3, r2
 8003476:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003478:	f7fe fe2e 	bl	80020d8 <HAL_GetTick>
 800347c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800347e:	e00a      	b.n	8003496 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003480:	f7fe fe2a 	bl	80020d8 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800348e:	4293      	cmp	r3, r2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e04f      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003496:	4b2b      	ldr	r3, [pc, #172]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 020c 	and.w	r2, r3, #12
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d1eb      	bne.n	8003480 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034a8:	4b25      	ldr	r3, [pc, #148]	@ (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 030f 	and.w	r3, r3, #15
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d20c      	bcs.n	80034d0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b6:	4b22      	ldr	r3, [pc, #136]	@ (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034be:	4b20      	ldr	r3, [pc, #128]	@ (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 030f 	and.w	r3, r3, #15
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d001      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e032      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0304 	and.w	r3, r3, #4
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d008      	beq.n	80034ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034dc:	4b19      	ldr	r3, [pc, #100]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	4916      	ldr	r1, [pc, #88]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0308 	and.w	r3, r3, #8
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d009      	beq.n	800350e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034fa:	4b12      	ldr	r3, [pc, #72]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	490e      	ldr	r1, [pc, #56]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	4313      	orrs	r3, r2
 800350c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800350e:	f000 f821 	bl	8003554 <HAL_RCC_GetSysClockFreq>
 8003512:	4602      	mov	r2, r0
 8003514:	4b0b      	ldr	r3, [pc, #44]	@ (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	091b      	lsrs	r3, r3, #4
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	490a      	ldr	r1, [pc, #40]	@ (8003548 <HAL_RCC_ClockConfig+0x1c0>)
 8003520:	5ccb      	ldrb	r3, [r1, r3]
 8003522:	fa22 f303 	lsr.w	r3, r2, r3
 8003526:	4a09      	ldr	r2, [pc, #36]	@ (800354c <HAL_RCC_ClockConfig+0x1c4>)
 8003528:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800352a:	4b09      	ldr	r3, [pc, #36]	@ (8003550 <HAL_RCC_ClockConfig+0x1c8>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f7fe fd8e 	bl	8002050 <HAL_InitTick>

  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	40023c00 	.word	0x40023c00
 8003544:	40023800 	.word	0x40023800
 8003548:	0800ab6c 	.word	0x0800ab6c
 800354c:	20000000 	.word	0x20000000
 8003550:	20000004 	.word	0x20000004

08003554 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003554:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003558:	b090      	sub	sp, #64	@ 0x40
 800355a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800356c:	4b59      	ldr	r3, [pc, #356]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 030c 	and.w	r3, r3, #12
 8003574:	2b08      	cmp	r3, #8
 8003576:	d00d      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0x40>
 8003578:	2b08      	cmp	r3, #8
 800357a:	f200 80a1 	bhi.w	80036c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <HAL_RCC_GetSysClockFreq+0x34>
 8003582:	2b04      	cmp	r3, #4
 8003584:	d003      	beq.n	800358e <HAL_RCC_GetSysClockFreq+0x3a>
 8003586:	e09b      	b.n	80036c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003588:	4b53      	ldr	r3, [pc, #332]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800358a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800358c:	e09b      	b.n	80036c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800358e:	4b53      	ldr	r3, [pc, #332]	@ (80036dc <HAL_RCC_GetSysClockFreq+0x188>)
 8003590:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003592:	e098      	b.n	80036c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003594:	4b4f      	ldr	r3, [pc, #316]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800359c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800359e:	4b4d      	ldr	r3, [pc, #308]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d028      	beq.n	80035fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035aa:	4b4a      	ldr	r3, [pc, #296]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	099b      	lsrs	r3, r3, #6
 80035b0:	2200      	movs	r2, #0
 80035b2:	623b      	str	r3, [r7, #32]
 80035b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80035b6:	6a3b      	ldr	r3, [r7, #32]
 80035b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80035bc:	2100      	movs	r1, #0
 80035be:	4b47      	ldr	r3, [pc, #284]	@ (80036dc <HAL_RCC_GetSysClockFreq+0x188>)
 80035c0:	fb03 f201 	mul.w	r2, r3, r1
 80035c4:	2300      	movs	r3, #0
 80035c6:	fb00 f303 	mul.w	r3, r0, r3
 80035ca:	4413      	add	r3, r2
 80035cc:	4a43      	ldr	r2, [pc, #268]	@ (80036dc <HAL_RCC_GetSysClockFreq+0x188>)
 80035ce:	fba0 1202 	umull	r1, r2, r0, r2
 80035d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035d4:	460a      	mov	r2, r1
 80035d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80035d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80035da:	4413      	add	r3, r2
 80035dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035e0:	2200      	movs	r2, #0
 80035e2:	61bb      	str	r3, [r7, #24]
 80035e4:	61fa      	str	r2, [r7, #28]
 80035e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80035ee:	f7fd fb5b 	bl	8000ca8 <__aeabi_uldivmod>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	4613      	mov	r3, r2
 80035f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035fa:	e053      	b.n	80036a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035fc:	4b35      	ldr	r3, [pc, #212]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	099b      	lsrs	r3, r3, #6
 8003602:	2200      	movs	r2, #0
 8003604:	613b      	str	r3, [r7, #16]
 8003606:	617a      	str	r2, [r7, #20]
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800360e:	f04f 0b00 	mov.w	fp, #0
 8003612:	4652      	mov	r2, sl
 8003614:	465b      	mov	r3, fp
 8003616:	f04f 0000 	mov.w	r0, #0
 800361a:	f04f 0100 	mov.w	r1, #0
 800361e:	0159      	lsls	r1, r3, #5
 8003620:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003624:	0150      	lsls	r0, r2, #5
 8003626:	4602      	mov	r2, r0
 8003628:	460b      	mov	r3, r1
 800362a:	ebb2 080a 	subs.w	r8, r2, sl
 800362e:	eb63 090b 	sbc.w	r9, r3, fp
 8003632:	f04f 0200 	mov.w	r2, #0
 8003636:	f04f 0300 	mov.w	r3, #0
 800363a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800363e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003642:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003646:	ebb2 0408 	subs.w	r4, r2, r8
 800364a:	eb63 0509 	sbc.w	r5, r3, r9
 800364e:	f04f 0200 	mov.w	r2, #0
 8003652:	f04f 0300 	mov.w	r3, #0
 8003656:	00eb      	lsls	r3, r5, #3
 8003658:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800365c:	00e2      	lsls	r2, r4, #3
 800365e:	4614      	mov	r4, r2
 8003660:	461d      	mov	r5, r3
 8003662:	eb14 030a 	adds.w	r3, r4, sl
 8003666:	603b      	str	r3, [r7, #0]
 8003668:	eb45 030b 	adc.w	r3, r5, fp
 800366c:	607b      	str	r3, [r7, #4]
 800366e:	f04f 0200 	mov.w	r2, #0
 8003672:	f04f 0300 	mov.w	r3, #0
 8003676:	e9d7 4500 	ldrd	r4, r5, [r7]
 800367a:	4629      	mov	r1, r5
 800367c:	028b      	lsls	r3, r1, #10
 800367e:	4621      	mov	r1, r4
 8003680:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003684:	4621      	mov	r1, r4
 8003686:	028a      	lsls	r2, r1, #10
 8003688:	4610      	mov	r0, r2
 800368a:	4619      	mov	r1, r3
 800368c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800368e:	2200      	movs	r2, #0
 8003690:	60bb      	str	r3, [r7, #8]
 8003692:	60fa      	str	r2, [r7, #12]
 8003694:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003698:	f7fd fb06 	bl	8000ca8 <__aeabi_uldivmod>
 800369c:	4602      	mov	r2, r0
 800369e:	460b      	mov	r3, r1
 80036a0:	4613      	mov	r3, r2
 80036a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036a4:	4b0b      	ldr	r3, [pc, #44]	@ (80036d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	0c1b      	lsrs	r3, r3, #16
 80036aa:	f003 0303 	and.w	r3, r3, #3
 80036ae:	3301      	adds	r3, #1
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80036b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80036b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036be:	e002      	b.n	80036c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036c0:	4b05      	ldr	r3, [pc, #20]	@ (80036d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80036c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3740      	adds	r7, #64	@ 0x40
 80036cc:	46bd      	mov	sp, r7
 80036ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036d2:	bf00      	nop
 80036d4:	40023800 	.word	0x40023800
 80036d8:	00f42400 	.word	0x00f42400
 80036dc:	017d7840 	.word	0x017d7840

080036e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036e4:	4b03      	ldr	r3, [pc, #12]	@ (80036f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036e6:	681b      	ldr	r3, [r3, #0]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	20000000 	.word	0x20000000

080036f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036fc:	f7ff fff0 	bl	80036e0 <HAL_RCC_GetHCLKFreq>
 8003700:	4602      	mov	r2, r0
 8003702:	4b05      	ldr	r3, [pc, #20]	@ (8003718 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	0a9b      	lsrs	r3, r3, #10
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	4903      	ldr	r1, [pc, #12]	@ (800371c <HAL_RCC_GetPCLK1Freq+0x24>)
 800370e:	5ccb      	ldrb	r3, [r1, r3]
 8003710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003714:	4618      	mov	r0, r3
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40023800 	.word	0x40023800
 800371c:	0800ab7c 	.word	0x0800ab7c

08003720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003724:	f7ff ffdc 	bl	80036e0 <HAL_RCC_GetHCLKFreq>
 8003728:	4602      	mov	r2, r0
 800372a:	4b05      	ldr	r3, [pc, #20]	@ (8003740 <HAL_RCC_GetPCLK2Freq+0x20>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	0b5b      	lsrs	r3, r3, #13
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	4903      	ldr	r1, [pc, #12]	@ (8003744 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003736:	5ccb      	ldrb	r3, [r1, r3]
 8003738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800373c:	4618      	mov	r0, r3
 800373e:	bd80      	pop	{r7, pc}
 8003740:	40023800 	.word	0x40023800
 8003744:	0800ab7c 	.word	0x0800ab7c

08003748 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e041      	b.n	80037de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d106      	bne.n	8003774 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7fe fa6a 	bl	8001c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3304      	adds	r3, #4
 8003784:	4619      	mov	r1, r3
 8003786:	4610      	mov	r0, r2
 8003788:	f000 fb42 	bl	8003e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
	...

080037e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d001      	beq.n	8003800 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e046      	b.n	800388e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2202      	movs	r2, #2
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a23      	ldr	r2, [pc, #140]	@ (800389c <HAL_TIM_Base_Start+0xb4>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d022      	beq.n	8003858 <HAL_TIM_Base_Start+0x70>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800381a:	d01d      	beq.n	8003858 <HAL_TIM_Base_Start+0x70>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a1f      	ldr	r2, [pc, #124]	@ (80038a0 <HAL_TIM_Base_Start+0xb8>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d018      	beq.n	8003858 <HAL_TIM_Base_Start+0x70>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a1e      	ldr	r2, [pc, #120]	@ (80038a4 <HAL_TIM_Base_Start+0xbc>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d013      	beq.n	8003858 <HAL_TIM_Base_Start+0x70>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a1c      	ldr	r2, [pc, #112]	@ (80038a8 <HAL_TIM_Base_Start+0xc0>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d00e      	beq.n	8003858 <HAL_TIM_Base_Start+0x70>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a1b      	ldr	r2, [pc, #108]	@ (80038ac <HAL_TIM_Base_Start+0xc4>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d009      	beq.n	8003858 <HAL_TIM_Base_Start+0x70>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a19      	ldr	r2, [pc, #100]	@ (80038b0 <HAL_TIM_Base_Start+0xc8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d004      	beq.n	8003858 <HAL_TIM_Base_Start+0x70>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a18      	ldr	r2, [pc, #96]	@ (80038b4 <HAL_TIM_Base_Start+0xcc>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d111      	bne.n	800387c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2b06      	cmp	r3, #6
 8003868:	d010      	beq.n	800388c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 0201 	orr.w	r2, r2, #1
 8003878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800387a:	e007      	b.n	800388c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f042 0201 	orr.w	r2, r2, #1
 800388a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3714      	adds	r7, #20
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	40010000 	.word	0x40010000
 80038a0:	40000400 	.word	0x40000400
 80038a4:	40000800 	.word	0x40000800
 80038a8:	40000c00 	.word	0x40000c00
 80038ac:	40010400 	.word	0x40010400
 80038b0:	40014000 	.word	0x40014000
 80038b4:	40001800 	.word	0x40001800

080038b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e041      	b.n	800394e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d106      	bne.n	80038e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 f839 	bl	8003956 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3304      	adds	r3, #4
 80038f4:	4619      	mov	r1, r3
 80038f6:	4610      	mov	r0, r2
 80038f8:	f000 fa8a 	bl	8003e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}

08003956 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
	...

0800396c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d109      	bne.n	8003990 <HAL_TIM_PWM_Start+0x24>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b01      	cmp	r3, #1
 8003986:	bf14      	ite	ne
 8003988:	2301      	movne	r3, #1
 800398a:	2300      	moveq	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	e022      	b.n	80039d6 <HAL_TIM_PWM_Start+0x6a>
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	2b04      	cmp	r3, #4
 8003994:	d109      	bne.n	80039aa <HAL_TIM_PWM_Start+0x3e>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b01      	cmp	r3, #1
 80039a0:	bf14      	ite	ne
 80039a2:	2301      	movne	r3, #1
 80039a4:	2300      	moveq	r3, #0
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	e015      	b.n	80039d6 <HAL_TIM_PWM_Start+0x6a>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	2b08      	cmp	r3, #8
 80039ae:	d109      	bne.n	80039c4 <HAL_TIM_PWM_Start+0x58>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	bf14      	ite	ne
 80039bc:	2301      	movne	r3, #1
 80039be:	2300      	moveq	r3, #0
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	e008      	b.n	80039d6 <HAL_TIM_PWM_Start+0x6a>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	bf14      	ite	ne
 80039d0:	2301      	movne	r3, #1
 80039d2:	2300      	moveq	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e07c      	b.n	8003ad8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d104      	bne.n	80039ee <HAL_TIM_PWM_Start+0x82>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2202      	movs	r2, #2
 80039e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039ec:	e013      	b.n	8003a16 <HAL_TIM_PWM_Start+0xaa>
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	2b04      	cmp	r3, #4
 80039f2:	d104      	bne.n	80039fe <HAL_TIM_PWM_Start+0x92>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2202      	movs	r2, #2
 80039f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039fc:	e00b      	b.n	8003a16 <HAL_TIM_PWM_Start+0xaa>
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d104      	bne.n	8003a0e <HAL_TIM_PWM_Start+0xa2>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a0c:	e003      	b.n	8003a16 <HAL_TIM_PWM_Start+0xaa>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2202      	movs	r2, #2
 8003a12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	6839      	ldr	r1, [r7, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 fce6 	bl	80043f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a2d      	ldr	r2, [pc, #180]	@ (8003ae0 <HAL_TIM_PWM_Start+0x174>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d004      	beq.n	8003a38 <HAL_TIM_PWM_Start+0xcc>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a2c      	ldr	r2, [pc, #176]	@ (8003ae4 <HAL_TIM_PWM_Start+0x178>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d101      	bne.n	8003a3c <HAL_TIM_PWM_Start+0xd0>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e000      	b.n	8003a3e <HAL_TIM_PWM_Start+0xd2>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d007      	beq.n	8003a52 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a22      	ldr	r2, [pc, #136]	@ (8003ae0 <HAL_TIM_PWM_Start+0x174>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d022      	beq.n	8003aa2 <HAL_TIM_PWM_Start+0x136>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a64:	d01d      	beq.n	8003aa2 <HAL_TIM_PWM_Start+0x136>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8003ae8 <HAL_TIM_PWM_Start+0x17c>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d018      	beq.n	8003aa2 <HAL_TIM_PWM_Start+0x136>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a1d      	ldr	r2, [pc, #116]	@ (8003aec <HAL_TIM_PWM_Start+0x180>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d013      	beq.n	8003aa2 <HAL_TIM_PWM_Start+0x136>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003af0 <HAL_TIM_PWM_Start+0x184>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d00e      	beq.n	8003aa2 <HAL_TIM_PWM_Start+0x136>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a16      	ldr	r2, [pc, #88]	@ (8003ae4 <HAL_TIM_PWM_Start+0x178>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d009      	beq.n	8003aa2 <HAL_TIM_PWM_Start+0x136>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a18      	ldr	r2, [pc, #96]	@ (8003af4 <HAL_TIM_PWM_Start+0x188>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d004      	beq.n	8003aa2 <HAL_TIM_PWM_Start+0x136>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a16      	ldr	r2, [pc, #88]	@ (8003af8 <HAL_TIM_PWM_Start+0x18c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d111      	bne.n	8003ac6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	f003 0307 	and.w	r3, r3, #7
 8003aac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b06      	cmp	r3, #6
 8003ab2:	d010      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f042 0201 	orr.w	r2, r2, #1
 8003ac2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac4:	e007      	b.n	8003ad6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f042 0201 	orr.w	r2, r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3710      	adds	r7, #16
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	40010000 	.word	0x40010000
 8003ae4:	40010400 	.word	0x40010400
 8003ae8:	40000400 	.word	0x40000400
 8003aec:	40000800 	.word	0x40000800
 8003af0:	40000c00 	.word	0x40000c00
 8003af4:	40014000 	.word	0x40014000
 8003af8:	40001800 	.word	0x40001800

08003afc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60f8      	str	r0, [r7, #12]
 8003b04:	60b9      	str	r1, [r7, #8]
 8003b06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d101      	bne.n	8003b1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b16:	2302      	movs	r3, #2
 8003b18:	e0ae      	b.n	8003c78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b0c      	cmp	r3, #12
 8003b26:	f200 809f 	bhi.w	8003c68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b2a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b30:	08003b65 	.word	0x08003b65
 8003b34:	08003c69 	.word	0x08003c69
 8003b38:	08003c69 	.word	0x08003c69
 8003b3c:	08003c69 	.word	0x08003c69
 8003b40:	08003ba5 	.word	0x08003ba5
 8003b44:	08003c69 	.word	0x08003c69
 8003b48:	08003c69 	.word	0x08003c69
 8003b4c:	08003c69 	.word	0x08003c69
 8003b50:	08003be7 	.word	0x08003be7
 8003b54:	08003c69 	.word	0x08003c69
 8003b58:	08003c69 	.word	0x08003c69
 8003b5c:	08003c69 	.word	0x08003c69
 8003b60:	08003c27 	.word	0x08003c27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	68b9      	ldr	r1, [r7, #8]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 f9f6 	bl	8003f5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699a      	ldr	r2, [r3, #24]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0208 	orr.w	r2, r2, #8
 8003b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0204 	bic.w	r2, r2, #4
 8003b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6999      	ldr	r1, [r3, #24]
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	619a      	str	r2, [r3, #24]
      break;
 8003ba2:	e064      	b.n	8003c6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	68b9      	ldr	r1, [r7, #8]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f000 fa46 	bl	800403c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699a      	ldr	r2, [r3, #24]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699a      	ldr	r2, [r3, #24]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6999      	ldr	r1, [r3, #24]
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	021a      	lsls	r2, r3, #8
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	619a      	str	r2, [r3, #24]
      break;
 8003be4:	e043      	b.n	8003c6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	68b9      	ldr	r1, [r7, #8]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f000 fa9b 	bl	8004128 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	69da      	ldr	r2, [r3, #28]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f042 0208 	orr.w	r2, r2, #8
 8003c00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69da      	ldr	r2, [r3, #28]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 0204 	bic.w	r2, r2, #4
 8003c10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69d9      	ldr	r1, [r3, #28]
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	691a      	ldr	r2, [r3, #16]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	61da      	str	r2, [r3, #28]
      break;
 8003c24:	e023      	b.n	8003c6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	68b9      	ldr	r1, [r7, #8]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f000 faef 	bl	8004210 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	69da      	ldr	r2, [r3, #28]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	69da      	ldr	r2, [r3, #28]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69d9      	ldr	r1, [r3, #28]
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	021a      	lsls	r2, r3, #8
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	61da      	str	r2, [r3, #28]
      break;
 8003c66:	e002      	b.n	8003c6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_TIM_ConfigClockSource+0x1c>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e0b4      	b.n	8003e06 <HAL_TIM_ConfigClockSource+0x186>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cc2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68ba      	ldr	r2, [r7, #8]
 8003cca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cd4:	d03e      	beq.n	8003d54 <HAL_TIM_ConfigClockSource+0xd4>
 8003cd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cda:	f200 8087 	bhi.w	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ce2:	f000 8086 	beq.w	8003df2 <HAL_TIM_ConfigClockSource+0x172>
 8003ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cea:	d87f      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003cec:	2b70      	cmp	r3, #112	@ 0x70
 8003cee:	d01a      	beq.n	8003d26 <HAL_TIM_ConfigClockSource+0xa6>
 8003cf0:	2b70      	cmp	r3, #112	@ 0x70
 8003cf2:	d87b      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003cf4:	2b60      	cmp	r3, #96	@ 0x60
 8003cf6:	d050      	beq.n	8003d9a <HAL_TIM_ConfigClockSource+0x11a>
 8003cf8:	2b60      	cmp	r3, #96	@ 0x60
 8003cfa:	d877      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003cfc:	2b50      	cmp	r3, #80	@ 0x50
 8003cfe:	d03c      	beq.n	8003d7a <HAL_TIM_ConfigClockSource+0xfa>
 8003d00:	2b50      	cmp	r3, #80	@ 0x50
 8003d02:	d873      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003d04:	2b40      	cmp	r3, #64	@ 0x40
 8003d06:	d058      	beq.n	8003dba <HAL_TIM_ConfigClockSource+0x13a>
 8003d08:	2b40      	cmp	r3, #64	@ 0x40
 8003d0a:	d86f      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003d0c:	2b30      	cmp	r3, #48	@ 0x30
 8003d0e:	d064      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x15a>
 8003d10:	2b30      	cmp	r3, #48	@ 0x30
 8003d12:	d86b      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003d14:	2b20      	cmp	r3, #32
 8003d16:	d060      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x15a>
 8003d18:	2b20      	cmp	r3, #32
 8003d1a:	d867      	bhi.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d05c      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x15a>
 8003d20:	2b10      	cmp	r3, #16
 8003d22:	d05a      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x15a>
 8003d24:	e062      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d36:	f000 fb3b 	bl	80043b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	609a      	str	r2, [r3, #8]
      break;
 8003d52:	e04f      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d64:	f000 fb24 	bl	80043b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689a      	ldr	r2, [r3, #8]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d76:	609a      	str	r2, [r3, #8]
      break;
 8003d78:	e03c      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d86:	461a      	mov	r2, r3
 8003d88:	f000 fa98 	bl	80042bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2150      	movs	r1, #80	@ 0x50
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 faf1 	bl	800437a <TIM_ITRx_SetConfig>
      break;
 8003d98:	e02c      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003da6:	461a      	mov	r2, r3
 8003da8:	f000 fab7 	bl	800431a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2160      	movs	r1, #96	@ 0x60
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 fae1 	bl	800437a <TIM_ITRx_SetConfig>
      break;
 8003db8:	e01c      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	f000 fa78 	bl	80042bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2140      	movs	r1, #64	@ 0x40
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fad1 	bl	800437a <TIM_ITRx_SetConfig>
      break;
 8003dd8:	e00c      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4619      	mov	r1, r3
 8003de4:	4610      	mov	r0, r2
 8003de6:	f000 fac8 	bl	800437a <TIM_ITRx_SetConfig>
      break;
 8003dea:	e003      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
      break;
 8003df0:	e000      	b.n	8003df4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003df2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
	...

08003e10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a43      	ldr	r2, [pc, #268]	@ (8003f30 <TIM_Base_SetConfig+0x120>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d013      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e2e:	d00f      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a40      	ldr	r2, [pc, #256]	@ (8003f34 <TIM_Base_SetConfig+0x124>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d00b      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a3f      	ldr	r2, [pc, #252]	@ (8003f38 <TIM_Base_SetConfig+0x128>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d007      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a3e      	ldr	r2, [pc, #248]	@ (8003f3c <TIM_Base_SetConfig+0x12c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d003      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a3d      	ldr	r2, [pc, #244]	@ (8003f40 <TIM_Base_SetConfig+0x130>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d108      	bne.n	8003e62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a32      	ldr	r2, [pc, #200]	@ (8003f30 <TIM_Base_SetConfig+0x120>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d02b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e70:	d027      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a2f      	ldr	r2, [pc, #188]	@ (8003f34 <TIM_Base_SetConfig+0x124>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d023      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a2e      	ldr	r2, [pc, #184]	@ (8003f38 <TIM_Base_SetConfig+0x128>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d01f      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a2d      	ldr	r2, [pc, #180]	@ (8003f3c <TIM_Base_SetConfig+0x12c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d01b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f40 <TIM_Base_SetConfig+0x130>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d017      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a2b      	ldr	r2, [pc, #172]	@ (8003f44 <TIM_Base_SetConfig+0x134>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d013      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003f48 <TIM_Base_SetConfig+0x138>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d00f      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a29      	ldr	r2, [pc, #164]	@ (8003f4c <TIM_Base_SetConfig+0x13c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a28      	ldr	r2, [pc, #160]	@ (8003f50 <TIM_Base_SetConfig+0x140>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d007      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a27      	ldr	r2, [pc, #156]	@ (8003f54 <TIM_Base_SetConfig+0x144>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d003      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a26      	ldr	r2, [pc, #152]	@ (8003f58 <TIM_Base_SetConfig+0x148>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d108      	bne.n	8003ed4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ec8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8003f30 <TIM_Base_SetConfig+0x120>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d003      	beq.n	8003f02 <TIM_Base_SetConfig+0xf2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a10      	ldr	r2, [pc, #64]	@ (8003f40 <TIM_Base_SetConfig+0x130>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d103      	bne.n	8003f0a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	691a      	ldr	r2, [r3, #16]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f043 0204 	orr.w	r2, r3, #4
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	601a      	str	r2, [r3, #0]
}
 8003f22:	bf00      	nop
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	40010000 	.word	0x40010000
 8003f34:	40000400 	.word	0x40000400
 8003f38:	40000800 	.word	0x40000800
 8003f3c:	40000c00 	.word	0x40000c00
 8003f40:	40010400 	.word	0x40010400
 8003f44:	40014000 	.word	0x40014000
 8003f48:	40014400 	.word	0x40014400
 8003f4c:	40014800 	.word	0x40014800
 8003f50:	40001800 	.word	0x40001800
 8003f54:	40001c00 	.word	0x40001c00
 8003f58:	40002000 	.word	0x40002000

08003f5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a1b      	ldr	r3, [r3, #32]
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	f023 0201 	bic.w	r2, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f023 0303 	bic.w	r3, r3, #3
 8003f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f023 0302 	bic.w	r3, r3, #2
 8003fa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a20      	ldr	r2, [pc, #128]	@ (8004034 <TIM_OC1_SetConfig+0xd8>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d003      	beq.n	8003fc0 <TIM_OC1_SetConfig+0x64>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a1f      	ldr	r2, [pc, #124]	@ (8004038 <TIM_OC1_SetConfig+0xdc>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d10c      	bne.n	8003fda <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f023 0308 	bic.w	r3, r3, #8
 8003fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	f023 0304 	bic.w	r3, r3, #4
 8003fd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a15      	ldr	r2, [pc, #84]	@ (8004034 <TIM_OC1_SetConfig+0xd8>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d003      	beq.n	8003fea <TIM_OC1_SetConfig+0x8e>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a14      	ldr	r2, [pc, #80]	@ (8004038 <TIM_OC1_SetConfig+0xdc>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d111      	bne.n	800400e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ff0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ff8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	4313      	orrs	r3, r2
 8004002:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	4313      	orrs	r3, r2
 800400c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	621a      	str	r2, [r3, #32]
}
 8004028:	bf00      	nop
 800402a:	371c      	adds	r7, #28
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	40010000 	.word	0x40010000
 8004038:	40010400 	.word	0x40010400

0800403c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800403c:	b480      	push	{r7}
 800403e:	b087      	sub	sp, #28
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	f023 0210 	bic.w	r2, r3, #16
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	699b      	ldr	r3, [r3, #24]
 8004062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800406a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004072:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	021b      	lsls	r3, r3, #8
 800407a:	68fa      	ldr	r2, [r7, #12]
 800407c:	4313      	orrs	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	f023 0320 	bic.w	r3, r3, #32
 8004086:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	011b      	lsls	r3, r3, #4
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	4313      	orrs	r3, r2
 8004092:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	4a22      	ldr	r2, [pc, #136]	@ (8004120 <TIM_OC2_SetConfig+0xe4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d003      	beq.n	80040a4 <TIM_OC2_SetConfig+0x68>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a21      	ldr	r2, [pc, #132]	@ (8004124 <TIM_OC2_SetConfig+0xe8>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d10d      	bne.n	80040c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a17      	ldr	r2, [pc, #92]	@ (8004120 <TIM_OC2_SetConfig+0xe4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d003      	beq.n	80040d0 <TIM_OC2_SetConfig+0x94>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a16      	ldr	r2, [pc, #88]	@ (8004124 <TIM_OC2_SetConfig+0xe8>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d113      	bne.n	80040f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	621a      	str	r2, [r3, #32]
}
 8004112:	bf00      	nop
 8004114:	371c      	adds	r7, #28
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40010000 	.word	0x40010000
 8004124:	40010400 	.word	0x40010400

08004128 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004128:	b480      	push	{r7}
 800412a:	b087      	sub	sp, #28
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004156:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f023 0303 	bic.w	r3, r3, #3
 800415e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	4313      	orrs	r3, r2
 8004168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004170:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	021b      	lsls	r3, r3, #8
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	4313      	orrs	r3, r2
 800417c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a21      	ldr	r2, [pc, #132]	@ (8004208 <TIM_OC3_SetConfig+0xe0>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d003      	beq.n	800418e <TIM_OC3_SetConfig+0x66>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a20      	ldr	r2, [pc, #128]	@ (800420c <TIM_OC3_SetConfig+0xe4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d10d      	bne.n	80041aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004194:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	021b      	lsls	r3, r3, #8
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	4313      	orrs	r3, r2
 80041a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a16      	ldr	r2, [pc, #88]	@ (8004208 <TIM_OC3_SetConfig+0xe0>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d003      	beq.n	80041ba <TIM_OC3_SetConfig+0x92>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a15      	ldr	r2, [pc, #84]	@ (800420c <TIM_OC3_SetConfig+0xe4>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d113      	bne.n	80041e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80041c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	621a      	str	r2, [r3, #32]
}
 80041fc:	bf00      	nop
 80041fe:	371c      	adds	r7, #28
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr
 8004208:	40010000 	.word	0x40010000
 800420c:	40010400 	.word	0x40010400

08004210 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a1b      	ldr	r3, [r3, #32]
 8004224:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800423e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	68fa      	ldr	r2, [r7, #12]
 8004250:	4313      	orrs	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800425a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	031b      	lsls	r3, r3, #12
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a12      	ldr	r2, [pc, #72]	@ (80042b4 <TIM_OC4_SetConfig+0xa4>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d003      	beq.n	8004278 <TIM_OC4_SetConfig+0x68>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4a11      	ldr	r2, [pc, #68]	@ (80042b8 <TIM_OC4_SetConfig+0xa8>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d109      	bne.n	800428c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800427e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	019b      	lsls	r3, r3, #6
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	4313      	orrs	r3, r2
 800428a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	621a      	str	r2, [r3, #32]
}
 80042a6:	bf00      	nop
 80042a8:	371c      	adds	r7, #28
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40010400 	.word	0x40010400

080042bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042bc:	b480      	push	{r7}
 80042be:	b087      	sub	sp, #28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	f023 0201 	bic.w	r2, r3, #1
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f023 030a 	bic.w	r3, r3, #10
 80042f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4313      	orrs	r3, r2
 8004300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	621a      	str	r2, [r3, #32]
}
 800430e:	bf00      	nop
 8004310:	371c      	adds	r7, #28
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr

0800431a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800431a:	b480      	push	{r7}
 800431c:	b087      	sub	sp, #28
 800431e:	af00      	add	r7, sp, #0
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a1b      	ldr	r3, [r3, #32]
 8004330:	f023 0210 	bic.w	r2, r3, #16
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004344:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	031b      	lsls	r3, r3, #12
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	4313      	orrs	r3, r2
 800434e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004356:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	011b      	lsls	r3, r3, #4
 800435c:	697a      	ldr	r2, [r7, #20]
 800435e:	4313      	orrs	r3, r2
 8004360:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	621a      	str	r2, [r3, #32]
}
 800436e:	bf00      	nop
 8004370:	371c      	adds	r7, #28
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800437a:	b480      	push	{r7}
 800437c:	b085      	sub	sp, #20
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004390:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	f043 0307 	orr.w	r3, r3, #7
 800439c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	609a      	str	r2, [r3, #8]
}
 80043a4:	bf00      	nop
 80043a6:	3714      	adds	r7, #20
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b087      	sub	sp, #28
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
 80043bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80043ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	021a      	lsls	r2, r3, #8
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	431a      	orrs	r2, r3
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	4313      	orrs	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	609a      	str	r2, [r3, #8]
}
 80043e4:	bf00      	nop
 80043e6:	371c      	adds	r7, #28
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f003 031f 	and.w	r3, r3, #31
 8004402:	2201      	movs	r2, #1
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6a1a      	ldr	r2, [r3, #32]
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	43db      	mvns	r3, r3
 8004412:	401a      	ands	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a1a      	ldr	r2, [r3, #32]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f003 031f 	and.w	r3, r3, #31
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	fa01 f303 	lsl.w	r3, r1, r3
 8004428:	431a      	orrs	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	621a      	str	r2, [r3, #32]
}
 800442e:	bf00      	nop
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
	...

0800443c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800444c:	2b01      	cmp	r3, #1
 800444e:	d101      	bne.n	8004454 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004450:	2302      	movs	r3, #2
 8004452:	e05a      	b.n	800450a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2202      	movs	r2, #2
 8004460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800447a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	4313      	orrs	r3, r2
 8004484:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a21      	ldr	r2, [pc, #132]	@ (8004518 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d022      	beq.n	80044de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044a0:	d01d      	beq.n	80044de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a1d      	ldr	r2, [pc, #116]	@ (800451c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d018      	beq.n	80044de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004520 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d013      	beq.n	80044de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004524 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d00e      	beq.n	80044de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a18      	ldr	r2, [pc, #96]	@ (8004528 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d009      	beq.n	80044de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a17      	ldr	r2, [pc, #92]	@ (800452c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d004      	beq.n	80044de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a15      	ldr	r2, [pc, #84]	@ (8004530 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d10c      	bne.n	80044f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40010000 	.word	0x40010000
 800451c:	40000400 	.word	0x40000400
 8004520:	40000800 	.word	0x40000800
 8004524:	40000c00 	.word	0x40000c00
 8004528:	40010400 	.word	0x40010400
 800452c:	40014000 	.word	0x40014000
 8004530:	40001800 	.word	0x40001800

08004534 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e042      	b.n	80045cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800454c:	b2db      	uxtb	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d106      	bne.n	8004560 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f7fd fbe4 	bl	8001d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2224      	movs	r2, #36	@ 0x24
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68da      	ldr	r2, [r3, #12]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004576:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f973 	bl	8004864 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	691a      	ldr	r2, [r3, #16]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800458c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	695a      	ldr	r2, [r3, #20]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800459c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68da      	ldr	r2, [r3, #12]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2220      	movs	r2, #32
 80045b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3708      	adds	r7, #8
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b08a      	sub	sp, #40	@ 0x28
 80045d8:	af02      	add	r7, sp, #8
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	603b      	str	r3, [r7, #0]
 80045e0:	4613      	mov	r3, r2
 80045e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80045e4:	2300      	movs	r3, #0
 80045e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b20      	cmp	r3, #32
 80045f2:	d175      	bne.n	80046e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <HAL_UART_Transmit+0x2c>
 80045fa:	88fb      	ldrh	r3, [r7, #6]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e06e      	b.n	80046e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2221      	movs	r2, #33	@ 0x21
 800460e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004612:	f7fd fd61 	bl	80020d8 <HAL_GetTick>
 8004616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	88fa      	ldrh	r2, [r7, #6]
 800461c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	88fa      	ldrh	r2, [r7, #6]
 8004622:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800462c:	d108      	bne.n	8004640 <HAL_UART_Transmit+0x6c>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d104      	bne.n	8004640 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004636:	2300      	movs	r3, #0
 8004638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	61bb      	str	r3, [r7, #24]
 800463e:	e003      	b.n	8004648 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004644:	2300      	movs	r3, #0
 8004646:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004648:	e02e      	b.n	80046a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	9300      	str	r3, [sp, #0]
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	2200      	movs	r2, #0
 8004652:	2180      	movs	r1, #128	@ 0x80
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 f848 	bl	80046ea <UART_WaitOnFlagUntilTimeout>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2220      	movs	r2, #32
 8004664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e03a      	b.n	80046e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10b      	bne.n	800468a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	881b      	ldrh	r3, [r3, #0]
 8004676:	461a      	mov	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	3302      	adds	r3, #2
 8004686:	61bb      	str	r3, [r7, #24]
 8004688:	e007      	b.n	800469a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	781a      	ldrb	r2, [r3, #0]
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	3301      	adds	r3, #1
 8004698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800469e:	b29b      	uxth	r3, r3
 80046a0:	3b01      	subs	r3, #1
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1cb      	bne.n	800464a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	9300      	str	r3, [sp, #0]
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	2200      	movs	r2, #0
 80046ba:	2140      	movs	r1, #64	@ 0x40
 80046bc:	68f8      	ldr	r0, [r7, #12]
 80046be:	f000 f814 	bl	80046ea <UART_WaitOnFlagUntilTimeout>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e006      	b.n	80046e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2220      	movs	r2, #32
 80046d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	e000      	b.n	80046e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80046e0:	2302      	movs	r3, #2
  }
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3720      	adds	r7, #32
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b086      	sub	sp, #24
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	60f8      	str	r0, [r7, #12]
 80046f2:	60b9      	str	r1, [r7, #8]
 80046f4:	603b      	str	r3, [r7, #0]
 80046f6:	4613      	mov	r3, r2
 80046f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046fa:	e03b      	b.n	8004774 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fc:	6a3b      	ldr	r3, [r7, #32]
 80046fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004702:	d037      	beq.n	8004774 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004704:	f7fd fce8 	bl	80020d8 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	6a3a      	ldr	r2, [r7, #32]
 8004710:	429a      	cmp	r2, r3
 8004712:	d302      	bcc.n	800471a <UART_WaitOnFlagUntilTimeout+0x30>
 8004714:	6a3b      	ldr	r3, [r7, #32]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e03a      	b.n	8004794 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b00      	cmp	r3, #0
 800472a:	d023      	beq.n	8004774 <UART_WaitOnFlagUntilTimeout+0x8a>
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b80      	cmp	r3, #128	@ 0x80
 8004730:	d020      	beq.n	8004774 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	2b40      	cmp	r3, #64	@ 0x40
 8004736:	d01d      	beq.n	8004774 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0308 	and.w	r3, r3, #8
 8004742:	2b08      	cmp	r3, #8
 8004744:	d116      	bne.n	8004774 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004746:	2300      	movs	r3, #0
 8004748:	617b      	str	r3, [r7, #20]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	617b      	str	r3, [r7, #20]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	617b      	str	r3, [r7, #20]
 800475a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 f81d 	bl	800479c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2208      	movs	r2, #8
 8004766:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e00f      	b.n	8004794 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	4013      	ands	r3, r2
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	429a      	cmp	r2, r3
 8004782:	bf0c      	ite	eq
 8004784:	2301      	moveq	r3, #1
 8004786:	2300      	movne	r3, #0
 8004788:	b2db      	uxtb	r3, r3
 800478a:	461a      	mov	r2, r3
 800478c:	79fb      	ldrb	r3, [r7, #7]
 800478e:	429a      	cmp	r2, r3
 8004790:	d0b4      	beq.n	80046fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004792:	2300      	movs	r3, #0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800479c:	b480      	push	{r7}
 800479e:	b095      	sub	sp, #84	@ 0x54
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	330c      	adds	r3, #12
 80047aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ae:	e853 3f00 	ldrex	r3, [r3]
 80047b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	330c      	adds	r3, #12
 80047c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80047c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047cc:	e841 2300 	strex	r3, r2, [r1]
 80047d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1e5      	bne.n	80047a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	3314      	adds	r3, #20
 80047de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e0:	6a3b      	ldr	r3, [r7, #32]
 80047e2:	e853 3f00 	ldrex	r3, [r3]
 80047e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	f023 0301 	bic.w	r3, r3, #1
 80047ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	3314      	adds	r3, #20
 80047f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004800:	e841 2300 	strex	r3, r2, [r1]
 8004804:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	2b00      	cmp	r3, #0
 800480a:	d1e5      	bne.n	80047d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004810:	2b01      	cmp	r3, #1
 8004812:	d119      	bne.n	8004848 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	330c      	adds	r3, #12
 800481a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	e853 3f00 	ldrex	r3, [r3]
 8004822:	60bb      	str	r3, [r7, #8]
   return(result);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f023 0310 	bic.w	r3, r3, #16
 800482a:	647b      	str	r3, [r7, #68]	@ 0x44
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	330c      	adds	r3, #12
 8004832:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004834:	61ba      	str	r2, [r7, #24]
 8004836:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004838:	6979      	ldr	r1, [r7, #20]
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	e841 2300 	strex	r3, r2, [r1]
 8004840:	613b      	str	r3, [r7, #16]
   return(result);
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1e5      	bne.n	8004814 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004856:	bf00      	nop
 8004858:	3754      	adds	r7, #84	@ 0x54
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
	...

08004864 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004868:	b0c0      	sub	sp, #256	@ 0x100
 800486a:	af00      	add	r7, sp, #0
 800486c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800487c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004880:	68d9      	ldr	r1, [r3, #12]
 8004882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	ea40 0301 	orr.w	r3, r0, r1
 800488c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800488e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	431a      	orrs	r2, r3
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	431a      	orrs	r2, r3
 80048a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80048bc:	f021 010c 	bic.w	r1, r1, #12
 80048c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80048ca:	430b      	orrs	r3, r1
 80048cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80048da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048de:	6999      	ldr	r1, [r3, #24]
 80048e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	ea40 0301 	orr.w	r3, r0, r1
 80048ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	4b8f      	ldr	r3, [pc, #572]	@ (8004b30 <UART_SetConfig+0x2cc>)
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d005      	beq.n	8004904 <UART_SetConfig+0xa0>
 80048f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	4b8d      	ldr	r3, [pc, #564]	@ (8004b34 <UART_SetConfig+0x2d0>)
 8004900:	429a      	cmp	r2, r3
 8004902:	d104      	bne.n	800490e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004904:	f7fe ff0c 	bl	8003720 <HAL_RCC_GetPCLK2Freq>
 8004908:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800490c:	e003      	b.n	8004916 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800490e:	f7fe fef3 	bl	80036f8 <HAL_RCC_GetPCLK1Freq>
 8004912:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004920:	f040 810c 	bne.w	8004b3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004924:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004928:	2200      	movs	r2, #0
 800492a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800492e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004932:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004936:	4622      	mov	r2, r4
 8004938:	462b      	mov	r3, r5
 800493a:	1891      	adds	r1, r2, r2
 800493c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800493e:	415b      	adcs	r3, r3
 8004940:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004942:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004946:	4621      	mov	r1, r4
 8004948:	eb12 0801 	adds.w	r8, r2, r1
 800494c:	4629      	mov	r1, r5
 800494e:	eb43 0901 	adc.w	r9, r3, r1
 8004952:	f04f 0200 	mov.w	r2, #0
 8004956:	f04f 0300 	mov.w	r3, #0
 800495a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800495e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004962:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004966:	4690      	mov	r8, r2
 8004968:	4699      	mov	r9, r3
 800496a:	4623      	mov	r3, r4
 800496c:	eb18 0303 	adds.w	r3, r8, r3
 8004970:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004974:	462b      	mov	r3, r5
 8004976:	eb49 0303 	adc.w	r3, r9, r3
 800497a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800497e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800498a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800498e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004992:	460b      	mov	r3, r1
 8004994:	18db      	adds	r3, r3, r3
 8004996:	653b      	str	r3, [r7, #80]	@ 0x50
 8004998:	4613      	mov	r3, r2
 800499a:	eb42 0303 	adc.w	r3, r2, r3
 800499e:	657b      	str	r3, [r7, #84]	@ 0x54
 80049a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80049a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80049a8:	f7fc f97e 	bl	8000ca8 <__aeabi_uldivmod>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	4b61      	ldr	r3, [pc, #388]	@ (8004b38 <UART_SetConfig+0x2d4>)
 80049b2:	fba3 2302 	umull	r2, r3, r3, r2
 80049b6:	095b      	lsrs	r3, r3, #5
 80049b8:	011c      	lsls	r4, r3, #4
 80049ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049be:	2200      	movs	r2, #0
 80049c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80049c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80049cc:	4642      	mov	r2, r8
 80049ce:	464b      	mov	r3, r9
 80049d0:	1891      	adds	r1, r2, r2
 80049d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80049d4:	415b      	adcs	r3, r3
 80049d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80049dc:	4641      	mov	r1, r8
 80049de:	eb12 0a01 	adds.w	sl, r2, r1
 80049e2:	4649      	mov	r1, r9
 80049e4:	eb43 0b01 	adc.w	fp, r3, r1
 80049e8:	f04f 0200 	mov.w	r2, #0
 80049ec:	f04f 0300 	mov.w	r3, #0
 80049f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80049f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80049f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049fc:	4692      	mov	sl, r2
 80049fe:	469b      	mov	fp, r3
 8004a00:	4643      	mov	r3, r8
 8004a02:	eb1a 0303 	adds.w	r3, sl, r3
 8004a06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a0a:	464b      	mov	r3, r9
 8004a0c:	eb4b 0303 	adc.w	r3, fp, r3
 8004a10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004a24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a28:	460b      	mov	r3, r1
 8004a2a:	18db      	adds	r3, r3, r3
 8004a2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a2e:	4613      	mov	r3, r2
 8004a30:	eb42 0303 	adc.w	r3, r2, r3
 8004a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004a3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004a3e:	f7fc f933 	bl	8000ca8 <__aeabi_uldivmod>
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4611      	mov	r1, r2
 8004a48:	4b3b      	ldr	r3, [pc, #236]	@ (8004b38 <UART_SetConfig+0x2d4>)
 8004a4a:	fba3 2301 	umull	r2, r3, r3, r1
 8004a4e:	095b      	lsrs	r3, r3, #5
 8004a50:	2264      	movs	r2, #100	@ 0x64
 8004a52:	fb02 f303 	mul.w	r3, r2, r3
 8004a56:	1acb      	subs	r3, r1, r3
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a5e:	4b36      	ldr	r3, [pc, #216]	@ (8004b38 <UART_SetConfig+0x2d4>)
 8004a60:	fba3 2302 	umull	r2, r3, r3, r2
 8004a64:	095b      	lsrs	r3, r3, #5
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a6c:	441c      	add	r4, r3
 8004a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a72:	2200      	movs	r2, #0
 8004a74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a80:	4642      	mov	r2, r8
 8004a82:	464b      	mov	r3, r9
 8004a84:	1891      	adds	r1, r2, r2
 8004a86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a88:	415b      	adcs	r3, r3
 8004a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a90:	4641      	mov	r1, r8
 8004a92:	1851      	adds	r1, r2, r1
 8004a94:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a96:	4649      	mov	r1, r9
 8004a98:	414b      	adcs	r3, r1
 8004a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a9c:	f04f 0200 	mov.w	r2, #0
 8004aa0:	f04f 0300 	mov.w	r3, #0
 8004aa4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004aa8:	4659      	mov	r1, fp
 8004aaa:	00cb      	lsls	r3, r1, #3
 8004aac:	4651      	mov	r1, sl
 8004aae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ab2:	4651      	mov	r1, sl
 8004ab4:	00ca      	lsls	r2, r1, #3
 8004ab6:	4610      	mov	r0, r2
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4603      	mov	r3, r0
 8004abc:	4642      	mov	r2, r8
 8004abe:	189b      	adds	r3, r3, r2
 8004ac0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ac4:	464b      	mov	r3, r9
 8004ac6:	460a      	mov	r2, r1
 8004ac8:	eb42 0303 	adc.w	r3, r2, r3
 8004acc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004adc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004ae0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	18db      	adds	r3, r3, r3
 8004ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004aea:	4613      	mov	r3, r2
 8004aec:	eb42 0303 	adc.w	r3, r2, r3
 8004af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004af2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004af6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004afa:	f7fc f8d5 	bl	8000ca8 <__aeabi_uldivmod>
 8004afe:	4602      	mov	r2, r0
 8004b00:	460b      	mov	r3, r1
 8004b02:	4b0d      	ldr	r3, [pc, #52]	@ (8004b38 <UART_SetConfig+0x2d4>)
 8004b04:	fba3 1302 	umull	r1, r3, r3, r2
 8004b08:	095b      	lsrs	r3, r3, #5
 8004b0a:	2164      	movs	r1, #100	@ 0x64
 8004b0c:	fb01 f303 	mul.w	r3, r1, r3
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	3332      	adds	r3, #50	@ 0x32
 8004b16:	4a08      	ldr	r2, [pc, #32]	@ (8004b38 <UART_SetConfig+0x2d4>)
 8004b18:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1c:	095b      	lsrs	r3, r3, #5
 8004b1e:	f003 0207 	and.w	r2, r3, #7
 8004b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4422      	add	r2, r4
 8004b2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b2c:	e106      	b.n	8004d3c <UART_SetConfig+0x4d8>
 8004b2e:	bf00      	nop
 8004b30:	40011000 	.word	0x40011000
 8004b34:	40011400 	.word	0x40011400
 8004b38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b40:	2200      	movs	r2, #0
 8004b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004b4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004b4e:	4642      	mov	r2, r8
 8004b50:	464b      	mov	r3, r9
 8004b52:	1891      	adds	r1, r2, r2
 8004b54:	6239      	str	r1, [r7, #32]
 8004b56:	415b      	adcs	r3, r3
 8004b58:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b5e:	4641      	mov	r1, r8
 8004b60:	1854      	adds	r4, r2, r1
 8004b62:	4649      	mov	r1, r9
 8004b64:	eb43 0501 	adc.w	r5, r3, r1
 8004b68:	f04f 0200 	mov.w	r2, #0
 8004b6c:	f04f 0300 	mov.w	r3, #0
 8004b70:	00eb      	lsls	r3, r5, #3
 8004b72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b76:	00e2      	lsls	r2, r4, #3
 8004b78:	4614      	mov	r4, r2
 8004b7a:	461d      	mov	r5, r3
 8004b7c:	4643      	mov	r3, r8
 8004b7e:	18e3      	adds	r3, r4, r3
 8004b80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b84:	464b      	mov	r3, r9
 8004b86:	eb45 0303 	adc.w	r3, r5, r3
 8004b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b9e:	f04f 0200 	mov.w	r2, #0
 8004ba2:	f04f 0300 	mov.w	r3, #0
 8004ba6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004baa:	4629      	mov	r1, r5
 8004bac:	008b      	lsls	r3, r1, #2
 8004bae:	4621      	mov	r1, r4
 8004bb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bb4:	4621      	mov	r1, r4
 8004bb6:	008a      	lsls	r2, r1, #2
 8004bb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004bbc:	f7fc f874 	bl	8000ca8 <__aeabi_uldivmod>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4b60      	ldr	r3, [pc, #384]	@ (8004d48 <UART_SetConfig+0x4e4>)
 8004bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8004bca:	095b      	lsrs	r3, r3, #5
 8004bcc:	011c      	lsls	r4, r3, #4
 8004bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004bdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004be0:	4642      	mov	r2, r8
 8004be2:	464b      	mov	r3, r9
 8004be4:	1891      	adds	r1, r2, r2
 8004be6:	61b9      	str	r1, [r7, #24]
 8004be8:	415b      	adcs	r3, r3
 8004bea:	61fb      	str	r3, [r7, #28]
 8004bec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bf0:	4641      	mov	r1, r8
 8004bf2:	1851      	adds	r1, r2, r1
 8004bf4:	6139      	str	r1, [r7, #16]
 8004bf6:	4649      	mov	r1, r9
 8004bf8:	414b      	adcs	r3, r1
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	f04f 0300 	mov.w	r3, #0
 8004c04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c08:	4659      	mov	r1, fp
 8004c0a:	00cb      	lsls	r3, r1, #3
 8004c0c:	4651      	mov	r1, sl
 8004c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c12:	4651      	mov	r1, sl
 8004c14:	00ca      	lsls	r2, r1, #3
 8004c16:	4610      	mov	r0, r2
 8004c18:	4619      	mov	r1, r3
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	4642      	mov	r2, r8
 8004c1e:	189b      	adds	r3, r3, r2
 8004c20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c24:	464b      	mov	r3, r9
 8004c26:	460a      	mov	r2, r1
 8004c28:	eb42 0303 	adc.w	r3, r2, r3
 8004c2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004c48:	4649      	mov	r1, r9
 8004c4a:	008b      	lsls	r3, r1, #2
 8004c4c:	4641      	mov	r1, r8
 8004c4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c52:	4641      	mov	r1, r8
 8004c54:	008a      	lsls	r2, r1, #2
 8004c56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c5a:	f7fc f825 	bl	8000ca8 <__aeabi_uldivmod>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	460b      	mov	r3, r1
 8004c62:	4611      	mov	r1, r2
 8004c64:	4b38      	ldr	r3, [pc, #224]	@ (8004d48 <UART_SetConfig+0x4e4>)
 8004c66:	fba3 2301 	umull	r2, r3, r3, r1
 8004c6a:	095b      	lsrs	r3, r3, #5
 8004c6c:	2264      	movs	r2, #100	@ 0x64
 8004c6e:	fb02 f303 	mul.w	r3, r2, r3
 8004c72:	1acb      	subs	r3, r1, r3
 8004c74:	011b      	lsls	r3, r3, #4
 8004c76:	3332      	adds	r3, #50	@ 0x32
 8004c78:	4a33      	ldr	r2, [pc, #204]	@ (8004d48 <UART_SetConfig+0x4e4>)
 8004c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7e:	095b      	lsrs	r3, r3, #5
 8004c80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c84:	441c      	add	r4, r3
 8004c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c94:	4642      	mov	r2, r8
 8004c96:	464b      	mov	r3, r9
 8004c98:	1891      	adds	r1, r2, r2
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	415b      	adcs	r3, r3
 8004c9e:	60fb      	str	r3, [r7, #12]
 8004ca0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ca4:	4641      	mov	r1, r8
 8004ca6:	1851      	adds	r1, r2, r1
 8004ca8:	6039      	str	r1, [r7, #0]
 8004caa:	4649      	mov	r1, r9
 8004cac:	414b      	adcs	r3, r1
 8004cae:	607b      	str	r3, [r7, #4]
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cbc:	4659      	mov	r1, fp
 8004cbe:	00cb      	lsls	r3, r1, #3
 8004cc0:	4651      	mov	r1, sl
 8004cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cc6:	4651      	mov	r1, sl
 8004cc8:	00ca      	lsls	r2, r1, #3
 8004cca:	4610      	mov	r0, r2
 8004ccc:	4619      	mov	r1, r3
 8004cce:	4603      	mov	r3, r0
 8004cd0:	4642      	mov	r2, r8
 8004cd2:	189b      	adds	r3, r3, r2
 8004cd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cd6:	464b      	mov	r3, r9
 8004cd8:	460a      	mov	r2, r1
 8004cda:	eb42 0303 	adc.w	r3, r2, r3
 8004cde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cea:	667a      	str	r2, [r7, #100]	@ 0x64
 8004cec:	f04f 0200 	mov.w	r2, #0
 8004cf0:	f04f 0300 	mov.w	r3, #0
 8004cf4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004cf8:	4649      	mov	r1, r9
 8004cfa:	008b      	lsls	r3, r1, #2
 8004cfc:	4641      	mov	r1, r8
 8004cfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d02:	4641      	mov	r1, r8
 8004d04:	008a      	lsls	r2, r1, #2
 8004d06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d0a:	f7fb ffcd 	bl	8000ca8 <__aeabi_uldivmod>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	460b      	mov	r3, r1
 8004d12:	4b0d      	ldr	r3, [pc, #52]	@ (8004d48 <UART_SetConfig+0x4e4>)
 8004d14:	fba3 1302 	umull	r1, r3, r3, r2
 8004d18:	095b      	lsrs	r3, r3, #5
 8004d1a:	2164      	movs	r1, #100	@ 0x64
 8004d1c:	fb01 f303 	mul.w	r3, r1, r3
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	011b      	lsls	r3, r3, #4
 8004d24:	3332      	adds	r3, #50	@ 0x32
 8004d26:	4a08      	ldr	r2, [pc, #32]	@ (8004d48 <UART_SetConfig+0x4e4>)
 8004d28:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2c:	095b      	lsrs	r3, r3, #5
 8004d2e:	f003 020f 	and.w	r2, r3, #15
 8004d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4422      	add	r2, r4
 8004d3a:	609a      	str	r2, [r3, #8]
}
 8004d3c:	bf00      	nop
 8004d3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004d42:	46bd      	mov	sp, r7
 8004d44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d48:	51eb851f 	.word	0x51eb851f

08004d4c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	4603      	mov	r3, r0
 8004d54:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d56:	2300      	movs	r3, #0
 8004d58:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d5e:	2b84      	cmp	r3, #132	@ 0x84
 8004d60:	d005      	beq.n	8004d6e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d62:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	4413      	add	r3, r2
 8004d6a:	3303      	adds	r3, #3
 8004d6c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d80:	f000 fae4 	bl	800534c <vTaskStartScheduler>
  
  return osOK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d8c:	b089      	sub	sp, #36	@ 0x24
 8004d8e:	af04      	add	r7, sp, #16
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	695b      	ldr	r3, [r3, #20]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d020      	beq.n	8004dde <osThreadCreate+0x54>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d01c      	beq.n	8004dde <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685c      	ldr	r4, [r3, #4]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	691e      	ldr	r6, [r3, #16]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004db6:	4618      	mov	r0, r3
 8004db8:	f7ff ffc8 	bl	8004d4c <makeFreeRtosPriority>
 8004dbc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004dc6:	9202      	str	r2, [sp, #8]
 8004dc8:	9301      	str	r3, [sp, #4]
 8004dca:	9100      	str	r1, [sp, #0]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	4632      	mov	r2, r6
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	f000 f8ed 	bl	8004fb2 <xTaskCreateStatic>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	60fb      	str	r3, [r7, #12]
 8004ddc:	e01c      	b.n	8004e18 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685c      	ldr	r4, [r3, #4]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004dea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7ff ffaa 	bl	8004d4c <makeFreeRtosPriority>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	f107 030c 	add.w	r3, r7, #12
 8004dfe:	9301      	str	r3, [sp, #4]
 8004e00:	9200      	str	r2, [sp, #0]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	4632      	mov	r2, r6
 8004e06:	4629      	mov	r1, r5
 8004e08:	4620      	mov	r0, r4
 8004e0a:	f000 f932 	bl	8005072 <xTaskCreate>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d001      	beq.n	8004e18 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004e14:	2300      	movs	r3, #0
 8004e16:	e000      	b.n	8004e1a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004e18:	68fb      	ldr	r3, [r7, #12]
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e22 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d001      	beq.n	8004e38 <osDelay+0x16>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	e000      	b.n	8004e3a <osDelay+0x18>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fa50 	bl	80052e0 <vTaskDelay>
  
  return osOK;
 8004e40:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b083      	sub	sp, #12
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f103 0208 	add.w	r2, r3, #8
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e62:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f103 0208 	add.w	r2, r3, #8
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f103 0208 	add.w	r2, r3, #8
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	689a      	ldr	r2, [r3, #8]
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	683a      	ldr	r2, [r7, #0]
 8004ece:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	601a      	str	r2, [r3, #0]
}
 8004ee0:	bf00      	nop
 8004ee2:	3714      	adds	r7, #20
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f02:	d103      	bne.n	8004f0c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	e00c      	b.n	8004f26 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3308      	adds	r3, #8
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	e002      	b.n	8004f1a <vListInsert+0x2e>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	60fb      	str	r3, [r7, #12]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d2f6      	bcs.n	8004f14 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	601a      	str	r2, [r3, #0]
}
 8004f52:	bf00      	nop
 8004f54:	3714      	adds	r7, #20
 8004f56:	46bd      	mov	sp, r7
 8004f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5c:	4770      	bx	lr

08004f5e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f5e:	b480      	push	{r7}
 8004f60:	b085      	sub	sp, #20
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6892      	ldr	r2, [r2, #8]
 8004f74:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6852      	ldr	r2, [r2, #4]
 8004f7e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d103      	bne.n	8004f92 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	1e5a      	subs	r2, r3, #1
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3714      	adds	r7, #20
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b08e      	sub	sp, #56	@ 0x38
 8004fb6:	af04      	add	r7, sp, #16
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
 8004fbe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d10b      	bne.n	8004fde <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fca:	f383 8811 	msr	BASEPRI, r3
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004fd8:	bf00      	nop
 8004fda:	bf00      	nop
 8004fdc:	e7fd      	b.n	8004fda <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10b      	bne.n	8004ffc <xTaskCreateStatic+0x4a>
	__asm volatile
 8004fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fe8:	f383 8811 	msr	BASEPRI, r3
 8004fec:	f3bf 8f6f 	isb	sy
 8004ff0:	f3bf 8f4f 	dsb	sy
 8004ff4:	61fb      	str	r3, [r7, #28]
}
 8004ff6:	bf00      	nop
 8004ff8:	bf00      	nop
 8004ffa:	e7fd      	b.n	8004ff8 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ffc:	2354      	movs	r3, #84	@ 0x54
 8004ffe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	2b54      	cmp	r3, #84	@ 0x54
 8005004:	d00b      	beq.n	800501e <xTaskCreateStatic+0x6c>
	__asm volatile
 8005006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500a:	f383 8811 	msr	BASEPRI, r3
 800500e:	f3bf 8f6f 	isb	sy
 8005012:	f3bf 8f4f 	dsb	sy
 8005016:	61bb      	str	r3, [r7, #24]
}
 8005018:	bf00      	nop
 800501a:	bf00      	nop
 800501c:	e7fd      	b.n	800501a <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800501e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005022:	2b00      	cmp	r3, #0
 8005024:	d01e      	beq.n	8005064 <xTaskCreateStatic+0xb2>
 8005026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005028:	2b00      	cmp	r3, #0
 800502a:	d01b      	beq.n	8005064 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800502c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005034:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005038:	2202      	movs	r2, #2
 800503a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800503e:	2300      	movs	r3, #0
 8005040:	9303      	str	r3, [sp, #12]
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	9302      	str	r3, [sp, #8]
 8005046:	f107 0314 	add.w	r3, r7, #20
 800504a:	9301      	str	r3, [sp, #4]
 800504c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	68b9      	ldr	r1, [r7, #8]
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 f850 	bl	80050fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800505c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800505e:	f000 f8d5 	bl	800520c <prvAddNewTaskToReadyList>
 8005062:	e001      	b.n	8005068 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005064:	2300      	movs	r3, #0
 8005066:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005068:	697b      	ldr	r3, [r7, #20]
	}
 800506a:	4618      	mov	r0, r3
 800506c:	3728      	adds	r7, #40	@ 0x28
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}

08005072 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005072:	b580      	push	{r7, lr}
 8005074:	b08c      	sub	sp, #48	@ 0x30
 8005076:	af04      	add	r7, sp, #16
 8005078:	60f8      	str	r0, [r7, #12]
 800507a:	60b9      	str	r1, [r7, #8]
 800507c:	603b      	str	r3, [r7, #0]
 800507e:	4613      	mov	r3, r2
 8005080:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005082:	88fb      	ldrh	r3, [r7, #6]
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	4618      	mov	r0, r3
 8005088:	f000 feee 	bl	8005e68 <pvPortMalloc>
 800508c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00e      	beq.n	80050b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005094:	2054      	movs	r0, #84	@ 0x54
 8005096:	f000 fee7 	bl	8005e68 <pvPortMalloc>
 800509a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80050a8:	e005      	b.n	80050b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80050aa:	6978      	ldr	r0, [r7, #20]
 80050ac:	f000 ffaa 	bl	8006004 <vPortFree>
 80050b0:	e001      	b.n	80050b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80050b2:	2300      	movs	r3, #0
 80050b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d017      	beq.n	80050ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050c4:	88fa      	ldrh	r2, [r7, #6]
 80050c6:	2300      	movs	r3, #0
 80050c8:	9303      	str	r3, [sp, #12]
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	9302      	str	r3, [sp, #8]
 80050ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050d0:	9301      	str	r3, [sp, #4]
 80050d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	68b9      	ldr	r1, [r7, #8]
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f000 f80e 	bl	80050fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050e0:	69f8      	ldr	r0, [r7, #28]
 80050e2:	f000 f893 	bl	800520c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80050e6:	2301      	movs	r3, #1
 80050e8:	61bb      	str	r3, [r7, #24]
 80050ea:	e002      	b.n	80050f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80050ec:	f04f 33ff 	mov.w	r3, #4294967295
 80050f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80050f2:	69bb      	ldr	r3, [r7, #24]
	}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3720      	adds	r7, #32
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b088      	sub	sp, #32
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	607a      	str	r2, [r7, #4]
 8005108:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800510a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005114:	3b01      	subs	r3, #1
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	f023 0307 	bic.w	r3, r3, #7
 8005122:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	f003 0307 	and.w	r3, r3, #7
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	617b      	str	r3, [r7, #20]
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	e7fd      	b.n	8005142 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01f      	beq.n	800518c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800514c:	2300      	movs	r3, #0
 800514e:	61fb      	str	r3, [r7, #28]
 8005150:	e012      	b.n	8005178 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	4413      	add	r3, r2
 8005158:	7819      	ldrb	r1, [r3, #0]
 800515a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	4413      	add	r3, r2
 8005160:	3334      	adds	r3, #52	@ 0x34
 8005162:	460a      	mov	r2, r1
 8005164:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	4413      	add	r3, r2
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d006      	beq.n	8005180 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	3301      	adds	r3, #1
 8005176:	61fb      	str	r3, [r7, #28]
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	2b0f      	cmp	r3, #15
 800517c:	d9e9      	bls.n	8005152 <prvInitialiseNewTask+0x56>
 800517e:	e000      	b.n	8005182 <prvInitialiseNewTask+0x86>
			{
				break;
 8005180:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	2200      	movs	r2, #0
 8005186:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800518a:	e003      	b.n	8005194 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800518c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005196:	2b06      	cmp	r3, #6
 8005198:	d901      	bls.n	800519e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800519a:	2306      	movs	r3, #6
 800519c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800519e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80051a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051a8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80051aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ac:	2200      	movs	r2, #0
 80051ae:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80051b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b2:	3304      	adds	r3, #4
 80051b4:	4618      	mov	r0, r3
 80051b6:	f7ff fe68 	bl	8004e8a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80051ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051bc:	3318      	adds	r3, #24
 80051be:	4618      	mov	r0, r3
 80051c0:	f7ff fe63 	bl	8004e8a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80051c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051cc:	f1c3 0207 	rsb	r2, r3, #7
 80051d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80051d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051d8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80051da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051dc:	2200      	movs	r2, #0
 80051de:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80051e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051e8:	683a      	ldr	r2, [r7, #0]
 80051ea:	68f9      	ldr	r1, [r7, #12]
 80051ec:	69b8      	ldr	r0, [r7, #24]
 80051ee:	f000 fc2b 	bl	8005a48 <pxPortInitialiseStack>
 80051f2:	4602      	mov	r2, r0
 80051f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80051f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d002      	beq.n	8005204 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80051fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005202:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005204:	bf00      	nop
 8005206:	3720      	adds	r7, #32
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005214:	f000 fd48 	bl	8005ca8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005218:	4b2a      	ldr	r3, [pc, #168]	@ (80052c4 <prvAddNewTaskToReadyList+0xb8>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	3301      	adds	r3, #1
 800521e:	4a29      	ldr	r2, [pc, #164]	@ (80052c4 <prvAddNewTaskToReadyList+0xb8>)
 8005220:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005222:	4b29      	ldr	r3, [pc, #164]	@ (80052c8 <prvAddNewTaskToReadyList+0xbc>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d109      	bne.n	800523e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800522a:	4a27      	ldr	r2, [pc, #156]	@ (80052c8 <prvAddNewTaskToReadyList+0xbc>)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005230:	4b24      	ldr	r3, [pc, #144]	@ (80052c4 <prvAddNewTaskToReadyList+0xb8>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2b01      	cmp	r3, #1
 8005236:	d110      	bne.n	800525a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005238:	f000 fac4 	bl	80057c4 <prvInitialiseTaskLists>
 800523c:	e00d      	b.n	800525a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800523e:	4b23      	ldr	r3, [pc, #140]	@ (80052cc <prvAddNewTaskToReadyList+0xc0>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d109      	bne.n	800525a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005246:	4b20      	ldr	r3, [pc, #128]	@ (80052c8 <prvAddNewTaskToReadyList+0xbc>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	429a      	cmp	r2, r3
 8005252:	d802      	bhi.n	800525a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005254:	4a1c      	ldr	r2, [pc, #112]	@ (80052c8 <prvAddNewTaskToReadyList+0xbc>)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800525a:	4b1d      	ldr	r3, [pc, #116]	@ (80052d0 <prvAddNewTaskToReadyList+0xc4>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	3301      	adds	r3, #1
 8005260:	4a1b      	ldr	r2, [pc, #108]	@ (80052d0 <prvAddNewTaskToReadyList+0xc4>)
 8005262:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005268:	2201      	movs	r2, #1
 800526a:	409a      	lsls	r2, r3
 800526c:	4b19      	ldr	r3, [pc, #100]	@ (80052d4 <prvAddNewTaskToReadyList+0xc8>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4313      	orrs	r3, r2
 8005272:	4a18      	ldr	r2, [pc, #96]	@ (80052d4 <prvAddNewTaskToReadyList+0xc8>)
 8005274:	6013      	str	r3, [r2, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4a15      	ldr	r2, [pc, #84]	@ (80052d8 <prvAddNewTaskToReadyList+0xcc>)
 8005284:	441a      	add	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	3304      	adds	r3, #4
 800528a:	4619      	mov	r1, r3
 800528c:	4610      	mov	r0, r2
 800528e:	f7ff fe09 	bl	8004ea4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005292:	f000 fd3b 	bl	8005d0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005296:	4b0d      	ldr	r3, [pc, #52]	@ (80052cc <prvAddNewTaskToReadyList+0xc0>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00e      	beq.n	80052bc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800529e:	4b0a      	ldr	r3, [pc, #40]	@ (80052c8 <prvAddNewTaskToReadyList+0xbc>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d207      	bcs.n	80052bc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80052ac:	4b0b      	ldr	r3, [pc, #44]	@ (80052dc <prvAddNewTaskToReadyList+0xd0>)
 80052ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	f3bf 8f4f 	dsb	sy
 80052b8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052bc:	bf00      	nop
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	20000680 	.word	0x20000680
 80052c8:	20000580 	.word	0x20000580
 80052cc:	2000068c 	.word	0x2000068c
 80052d0:	2000069c 	.word	0x2000069c
 80052d4:	20000688 	.word	0x20000688
 80052d8:	20000584 	.word	0x20000584
 80052dc:	e000ed04 	.word	0xe000ed04

080052e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80052e8:	2300      	movs	r3, #0
 80052ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d018      	beq.n	8005324 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80052f2:	4b14      	ldr	r3, [pc, #80]	@ (8005344 <vTaskDelay+0x64>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00b      	beq.n	8005312 <vTaskDelay+0x32>
	__asm volatile
 80052fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	60bb      	str	r3, [r7, #8]
}
 800530c:	bf00      	nop
 800530e:	bf00      	nop
 8005310:	e7fd      	b.n	800530e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005312:	f000 f87d 	bl	8005410 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005316:	2100      	movs	r1, #0
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 fb2f 	bl	800597c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800531e:	f000 f885 	bl	800542c <xTaskResumeAll>
 8005322:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d107      	bne.n	800533a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800532a:	4b07      	ldr	r3, [pc, #28]	@ (8005348 <vTaskDelay+0x68>)
 800532c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005330:	601a      	str	r2, [r3, #0]
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800533a:	bf00      	nop
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	200006a8 	.word	0x200006a8
 8005348:	e000ed04 	.word	0xe000ed04

0800534c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b08a      	sub	sp, #40	@ 0x28
 8005350:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005352:	2300      	movs	r3, #0
 8005354:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005356:	2300      	movs	r3, #0
 8005358:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800535a:	463a      	mov	r2, r7
 800535c:	1d39      	adds	r1, r7, #4
 800535e:	f107 0308 	add.w	r3, r7, #8
 8005362:	4618      	mov	r0, r3
 8005364:	f7fb fe6c 	bl	8001040 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005368:	6839      	ldr	r1, [r7, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	9202      	str	r2, [sp, #8]
 8005370:	9301      	str	r3, [sp, #4]
 8005372:	2300      	movs	r3, #0
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	2300      	movs	r3, #0
 8005378:	460a      	mov	r2, r1
 800537a:	491f      	ldr	r1, [pc, #124]	@ (80053f8 <vTaskStartScheduler+0xac>)
 800537c:	481f      	ldr	r0, [pc, #124]	@ (80053fc <vTaskStartScheduler+0xb0>)
 800537e:	f7ff fe18 	bl	8004fb2 <xTaskCreateStatic>
 8005382:	4603      	mov	r3, r0
 8005384:	4a1e      	ldr	r2, [pc, #120]	@ (8005400 <vTaskStartScheduler+0xb4>)
 8005386:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005388:	4b1d      	ldr	r3, [pc, #116]	@ (8005400 <vTaskStartScheduler+0xb4>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d002      	beq.n	8005396 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005390:	2301      	movs	r3, #1
 8005392:	617b      	str	r3, [r7, #20]
 8005394:	e001      	b.n	800539a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005396:	2300      	movs	r3, #0
 8005398:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d116      	bne.n	80053ce <vTaskStartScheduler+0x82>
	__asm volatile
 80053a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	613b      	str	r3, [r7, #16]
}
 80053b2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80053b4:	4b13      	ldr	r3, [pc, #76]	@ (8005404 <vTaskStartScheduler+0xb8>)
 80053b6:	f04f 32ff 	mov.w	r2, #4294967295
 80053ba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80053bc:	4b12      	ldr	r3, [pc, #72]	@ (8005408 <vTaskStartScheduler+0xbc>)
 80053be:	2201      	movs	r2, #1
 80053c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80053c2:	4b12      	ldr	r3, [pc, #72]	@ (800540c <vTaskStartScheduler+0xc0>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80053c8:	f000 fbca 	bl	8005b60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80053cc:	e00f      	b.n	80053ee <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d4:	d10b      	bne.n	80053ee <vTaskStartScheduler+0xa2>
	__asm volatile
 80053d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053da:	f383 8811 	msr	BASEPRI, r3
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	60fb      	str	r3, [r7, #12]
}
 80053e8:	bf00      	nop
 80053ea:	bf00      	nop
 80053ec:	e7fd      	b.n	80053ea <vTaskStartScheduler+0x9e>
}
 80053ee:	bf00      	nop
 80053f0:	3718      	adds	r7, #24
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	0800ab64 	.word	0x0800ab64
 80053fc:	08005795 	.word	0x08005795
 8005400:	200006a4 	.word	0x200006a4
 8005404:	200006a0 	.word	0x200006a0
 8005408:	2000068c 	.word	0x2000068c
 800540c:	20000684 	.word	0x20000684

08005410 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005410:	b480      	push	{r7}
 8005412:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005414:	4b04      	ldr	r3, [pc, #16]	@ (8005428 <vTaskSuspendAll+0x18>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	3301      	adds	r3, #1
 800541a:	4a03      	ldr	r2, [pc, #12]	@ (8005428 <vTaskSuspendAll+0x18>)
 800541c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800541e:	bf00      	nop
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr
 8005428:	200006a8 	.word	0x200006a8

0800542c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005432:	2300      	movs	r3, #0
 8005434:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005436:	2300      	movs	r3, #0
 8005438:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800543a:	4b42      	ldr	r3, [pc, #264]	@ (8005544 <xTaskResumeAll+0x118>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10b      	bne.n	800545a <xTaskResumeAll+0x2e>
	__asm volatile
 8005442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005446:	f383 8811 	msr	BASEPRI, r3
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	603b      	str	r3, [r7, #0]
}
 8005454:	bf00      	nop
 8005456:	bf00      	nop
 8005458:	e7fd      	b.n	8005456 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800545a:	f000 fc25 	bl	8005ca8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800545e:	4b39      	ldr	r3, [pc, #228]	@ (8005544 <xTaskResumeAll+0x118>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	3b01      	subs	r3, #1
 8005464:	4a37      	ldr	r2, [pc, #220]	@ (8005544 <xTaskResumeAll+0x118>)
 8005466:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005468:	4b36      	ldr	r3, [pc, #216]	@ (8005544 <xTaskResumeAll+0x118>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d161      	bne.n	8005534 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005470:	4b35      	ldr	r3, [pc, #212]	@ (8005548 <xTaskResumeAll+0x11c>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d05d      	beq.n	8005534 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005478:	e02e      	b.n	80054d8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800547a:	4b34      	ldr	r3, [pc, #208]	@ (800554c <xTaskResumeAll+0x120>)
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	3318      	adds	r3, #24
 8005486:	4618      	mov	r0, r3
 8005488:	f7ff fd69 	bl	8004f5e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3304      	adds	r3, #4
 8005490:	4618      	mov	r0, r3
 8005492:	f7ff fd64 	bl	8004f5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549a:	2201      	movs	r2, #1
 800549c:	409a      	lsls	r2, r3
 800549e:	4b2c      	ldr	r3, [pc, #176]	@ (8005550 <xTaskResumeAll+0x124>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	4a2a      	ldr	r2, [pc, #168]	@ (8005550 <xTaskResumeAll+0x124>)
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ac:	4613      	mov	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4a27      	ldr	r2, [pc, #156]	@ (8005554 <xTaskResumeAll+0x128>)
 80054b6:	441a      	add	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	3304      	adds	r3, #4
 80054bc:	4619      	mov	r1, r3
 80054be:	4610      	mov	r0, r2
 80054c0:	f7ff fcf0 	bl	8004ea4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c8:	4b23      	ldr	r3, [pc, #140]	@ (8005558 <xTaskResumeAll+0x12c>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d302      	bcc.n	80054d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80054d2:	4b22      	ldr	r3, [pc, #136]	@ (800555c <xTaskResumeAll+0x130>)
 80054d4:	2201      	movs	r2, #1
 80054d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80054d8:	4b1c      	ldr	r3, [pc, #112]	@ (800554c <xTaskResumeAll+0x120>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1cc      	bne.n	800547a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80054e6:	f000 fa0b 	bl	8005900 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80054ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005560 <xTaskResumeAll+0x134>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d010      	beq.n	8005518 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80054f6:	f000 f837 	bl	8005568 <xTaskIncrementTick>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005500:	4b16      	ldr	r3, [pc, #88]	@ (800555c <xTaskResumeAll+0x130>)
 8005502:	2201      	movs	r2, #1
 8005504:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	3b01      	subs	r3, #1
 800550a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d1f1      	bne.n	80054f6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005512:	4b13      	ldr	r3, [pc, #76]	@ (8005560 <xTaskResumeAll+0x134>)
 8005514:	2200      	movs	r2, #0
 8005516:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005518:	4b10      	ldr	r3, [pc, #64]	@ (800555c <xTaskResumeAll+0x130>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d009      	beq.n	8005534 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005520:	2301      	movs	r3, #1
 8005522:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005524:	4b0f      	ldr	r3, [pc, #60]	@ (8005564 <xTaskResumeAll+0x138>)
 8005526:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005534:	f000 fbea 	bl	8005d0c <vPortExitCritical>

	return xAlreadyYielded;
 8005538:	68bb      	ldr	r3, [r7, #8]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	200006a8 	.word	0x200006a8
 8005548:	20000680 	.word	0x20000680
 800554c:	20000640 	.word	0x20000640
 8005550:	20000688 	.word	0x20000688
 8005554:	20000584 	.word	0x20000584
 8005558:	20000580 	.word	0x20000580
 800555c:	20000694 	.word	0x20000694
 8005560:	20000690 	.word	0x20000690
 8005564:	e000ed04 	.word	0xe000ed04

08005568 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800556e:	2300      	movs	r3, #0
 8005570:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005572:	4b4f      	ldr	r3, [pc, #316]	@ (80056b0 <xTaskIncrementTick+0x148>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	f040 808f 	bne.w	800569a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800557c:	4b4d      	ldr	r3, [pc, #308]	@ (80056b4 <xTaskIncrementTick+0x14c>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	3301      	adds	r3, #1
 8005582:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005584:	4a4b      	ldr	r2, [pc, #300]	@ (80056b4 <xTaskIncrementTick+0x14c>)
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d121      	bne.n	80055d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005590:	4b49      	ldr	r3, [pc, #292]	@ (80056b8 <xTaskIncrementTick+0x150>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00b      	beq.n	80055b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800559a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559e:	f383 8811 	msr	BASEPRI, r3
 80055a2:	f3bf 8f6f 	isb	sy
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	603b      	str	r3, [r7, #0]
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	e7fd      	b.n	80055ae <xTaskIncrementTick+0x46>
 80055b2:	4b41      	ldr	r3, [pc, #260]	@ (80056b8 <xTaskIncrementTick+0x150>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	60fb      	str	r3, [r7, #12]
 80055b8:	4b40      	ldr	r3, [pc, #256]	@ (80056bc <xTaskIncrementTick+0x154>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a3e      	ldr	r2, [pc, #248]	@ (80056b8 <xTaskIncrementTick+0x150>)
 80055be:	6013      	str	r3, [r2, #0]
 80055c0:	4a3e      	ldr	r2, [pc, #248]	@ (80056bc <xTaskIncrementTick+0x154>)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6013      	str	r3, [r2, #0]
 80055c6:	4b3e      	ldr	r3, [pc, #248]	@ (80056c0 <xTaskIncrementTick+0x158>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3301      	adds	r3, #1
 80055cc:	4a3c      	ldr	r2, [pc, #240]	@ (80056c0 <xTaskIncrementTick+0x158>)
 80055ce:	6013      	str	r3, [r2, #0]
 80055d0:	f000 f996 	bl	8005900 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80055d4:	4b3b      	ldr	r3, [pc, #236]	@ (80056c4 <xTaskIncrementTick+0x15c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	693a      	ldr	r2, [r7, #16]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d348      	bcc.n	8005670 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055de:	4b36      	ldr	r3, [pc, #216]	@ (80056b8 <xTaskIncrementTick+0x150>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d104      	bne.n	80055f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055e8:	4b36      	ldr	r3, [pc, #216]	@ (80056c4 <xTaskIncrementTick+0x15c>)
 80055ea:	f04f 32ff 	mov.w	r2, #4294967295
 80055ee:	601a      	str	r2, [r3, #0]
					break;
 80055f0:	e03e      	b.n	8005670 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f2:	4b31      	ldr	r3, [pc, #196]	@ (80056b8 <xTaskIncrementTick+0x150>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	429a      	cmp	r2, r3
 8005608:	d203      	bcs.n	8005612 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800560a:	4a2e      	ldr	r2, [pc, #184]	@ (80056c4 <xTaskIncrementTick+0x15c>)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005610:	e02e      	b.n	8005670 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	3304      	adds	r3, #4
 8005616:	4618      	mov	r0, r3
 8005618:	f7ff fca1 	bl	8004f5e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005620:	2b00      	cmp	r3, #0
 8005622:	d004      	beq.n	800562e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	3318      	adds	r3, #24
 8005628:	4618      	mov	r0, r3
 800562a:	f7ff fc98 	bl	8004f5e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005632:	2201      	movs	r2, #1
 8005634:	409a      	lsls	r2, r3
 8005636:	4b24      	ldr	r3, [pc, #144]	@ (80056c8 <xTaskIncrementTick+0x160>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4313      	orrs	r3, r2
 800563c:	4a22      	ldr	r2, [pc, #136]	@ (80056c8 <xTaskIncrementTick+0x160>)
 800563e:	6013      	str	r3, [r2, #0]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005644:	4613      	mov	r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4413      	add	r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4a1f      	ldr	r2, [pc, #124]	@ (80056cc <xTaskIncrementTick+0x164>)
 800564e:	441a      	add	r2, r3
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	3304      	adds	r3, #4
 8005654:	4619      	mov	r1, r3
 8005656:	4610      	mov	r0, r2
 8005658:	f7ff fc24 	bl	8004ea4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005660:	4b1b      	ldr	r3, [pc, #108]	@ (80056d0 <xTaskIncrementTick+0x168>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005666:	429a      	cmp	r2, r3
 8005668:	d3b9      	bcc.n	80055de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800566a:	2301      	movs	r3, #1
 800566c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800566e:	e7b6      	b.n	80055de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005670:	4b17      	ldr	r3, [pc, #92]	@ (80056d0 <xTaskIncrementTick+0x168>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005676:	4915      	ldr	r1, [pc, #84]	@ (80056cc <xTaskIncrementTick+0x164>)
 8005678:	4613      	mov	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	4413      	add	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	440b      	add	r3, r1
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d901      	bls.n	800568c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005688:	2301      	movs	r3, #1
 800568a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800568c:	4b11      	ldr	r3, [pc, #68]	@ (80056d4 <xTaskIncrementTick+0x16c>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d007      	beq.n	80056a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005694:	2301      	movs	r3, #1
 8005696:	617b      	str	r3, [r7, #20]
 8005698:	e004      	b.n	80056a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800569a:	4b0f      	ldr	r3, [pc, #60]	@ (80056d8 <xTaskIncrementTick+0x170>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	3301      	adds	r3, #1
 80056a0:	4a0d      	ldr	r2, [pc, #52]	@ (80056d8 <xTaskIncrementTick+0x170>)
 80056a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80056a4:	697b      	ldr	r3, [r7, #20]
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3718      	adds	r7, #24
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	200006a8 	.word	0x200006a8
 80056b4:	20000684 	.word	0x20000684
 80056b8:	20000638 	.word	0x20000638
 80056bc:	2000063c 	.word	0x2000063c
 80056c0:	20000698 	.word	0x20000698
 80056c4:	200006a0 	.word	0x200006a0
 80056c8:	20000688 	.word	0x20000688
 80056cc:	20000584 	.word	0x20000584
 80056d0:	20000580 	.word	0x20000580
 80056d4:	20000694 	.word	0x20000694
 80056d8:	20000690 	.word	0x20000690

080056dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80056dc:	b480      	push	{r7}
 80056de:	b087      	sub	sp, #28
 80056e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80056e2:	4b27      	ldr	r3, [pc, #156]	@ (8005780 <vTaskSwitchContext+0xa4>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d003      	beq.n	80056f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80056ea:	4b26      	ldr	r3, [pc, #152]	@ (8005784 <vTaskSwitchContext+0xa8>)
 80056ec:	2201      	movs	r2, #1
 80056ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80056f0:	e040      	b.n	8005774 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80056f2:	4b24      	ldr	r3, [pc, #144]	@ (8005784 <vTaskSwitchContext+0xa8>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056f8:	4b23      	ldr	r3, [pc, #140]	@ (8005788 <vTaskSwitchContext+0xac>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	fab3 f383 	clz	r3, r3
 8005704:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005706:	7afb      	ldrb	r3, [r7, #11]
 8005708:	f1c3 031f 	rsb	r3, r3, #31
 800570c:	617b      	str	r3, [r7, #20]
 800570e:	491f      	ldr	r1, [pc, #124]	@ (800578c <vTaskSwitchContext+0xb0>)
 8005710:	697a      	ldr	r2, [r7, #20]
 8005712:	4613      	mov	r3, r2
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	440b      	add	r3, r1
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10b      	bne.n	800573a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005726:	f383 8811 	msr	BASEPRI, r3
 800572a:	f3bf 8f6f 	isb	sy
 800572e:	f3bf 8f4f 	dsb	sy
 8005732:	607b      	str	r3, [r7, #4]
}
 8005734:	bf00      	nop
 8005736:	bf00      	nop
 8005738:	e7fd      	b.n	8005736 <vTaskSwitchContext+0x5a>
 800573a:	697a      	ldr	r2, [r7, #20]
 800573c:	4613      	mov	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4a11      	ldr	r2, [pc, #68]	@ (800578c <vTaskSwitchContext+0xb0>)
 8005746:	4413      	add	r3, r2
 8005748:	613b      	str	r3, [r7, #16]
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	605a      	str	r2, [r3, #4]
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	685a      	ldr	r2, [r3, #4]
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	3308      	adds	r3, #8
 800575c:	429a      	cmp	r2, r3
 800575e:	d104      	bne.n	800576a <vTaskSwitchContext+0x8e>
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	605a      	str	r2, [r3, #4]
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	4a07      	ldr	r2, [pc, #28]	@ (8005790 <vTaskSwitchContext+0xb4>)
 8005772:	6013      	str	r3, [r2, #0]
}
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	200006a8 	.word	0x200006a8
 8005784:	20000694 	.word	0x20000694
 8005788:	20000688 	.word	0x20000688
 800578c:	20000584 	.word	0x20000584
 8005790:	20000580 	.word	0x20000580

08005794 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800579c:	f000 f852 	bl	8005844 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80057a0:	4b06      	ldr	r3, [pc, #24]	@ (80057bc <prvIdleTask+0x28>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d9f9      	bls.n	800579c <prvIdleTask+0x8>
			{
				taskYIELD();
 80057a8:	4b05      	ldr	r3, [pc, #20]	@ (80057c0 <prvIdleTask+0x2c>)
 80057aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057ae:	601a      	str	r2, [r3, #0]
 80057b0:	f3bf 8f4f 	dsb	sy
 80057b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80057b8:	e7f0      	b.n	800579c <prvIdleTask+0x8>
 80057ba:	bf00      	nop
 80057bc:	20000584 	.word	0x20000584
 80057c0:	e000ed04 	.word	0xe000ed04

080057c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057ca:	2300      	movs	r3, #0
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	e00c      	b.n	80057ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	4613      	mov	r3, r2
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	4413      	add	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4a12      	ldr	r2, [pc, #72]	@ (8005824 <prvInitialiseTaskLists+0x60>)
 80057dc:	4413      	add	r3, r2
 80057de:	4618      	mov	r0, r3
 80057e0:	f7ff fb33 	bl	8004e4a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	3301      	adds	r3, #1
 80057e8:	607b      	str	r3, [r7, #4]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2b06      	cmp	r3, #6
 80057ee:	d9ef      	bls.n	80057d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80057f0:	480d      	ldr	r0, [pc, #52]	@ (8005828 <prvInitialiseTaskLists+0x64>)
 80057f2:	f7ff fb2a 	bl	8004e4a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80057f6:	480d      	ldr	r0, [pc, #52]	@ (800582c <prvInitialiseTaskLists+0x68>)
 80057f8:	f7ff fb27 	bl	8004e4a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80057fc:	480c      	ldr	r0, [pc, #48]	@ (8005830 <prvInitialiseTaskLists+0x6c>)
 80057fe:	f7ff fb24 	bl	8004e4a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005802:	480c      	ldr	r0, [pc, #48]	@ (8005834 <prvInitialiseTaskLists+0x70>)
 8005804:	f7ff fb21 	bl	8004e4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005808:	480b      	ldr	r0, [pc, #44]	@ (8005838 <prvInitialiseTaskLists+0x74>)
 800580a:	f7ff fb1e 	bl	8004e4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800580e:	4b0b      	ldr	r3, [pc, #44]	@ (800583c <prvInitialiseTaskLists+0x78>)
 8005810:	4a05      	ldr	r2, [pc, #20]	@ (8005828 <prvInitialiseTaskLists+0x64>)
 8005812:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005814:	4b0a      	ldr	r3, [pc, #40]	@ (8005840 <prvInitialiseTaskLists+0x7c>)
 8005816:	4a05      	ldr	r2, [pc, #20]	@ (800582c <prvInitialiseTaskLists+0x68>)
 8005818:	601a      	str	r2, [r3, #0]
}
 800581a:	bf00      	nop
 800581c:	3708      	adds	r7, #8
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}
 8005822:	bf00      	nop
 8005824:	20000584 	.word	0x20000584
 8005828:	20000610 	.word	0x20000610
 800582c:	20000624 	.word	0x20000624
 8005830:	20000640 	.word	0x20000640
 8005834:	20000654 	.word	0x20000654
 8005838:	2000066c 	.word	0x2000066c
 800583c:	20000638 	.word	0x20000638
 8005840:	2000063c 	.word	0x2000063c

08005844 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800584a:	e019      	b.n	8005880 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800584c:	f000 fa2c 	bl	8005ca8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005850:	4b10      	ldr	r3, [pc, #64]	@ (8005894 <prvCheckTasksWaitingTermination+0x50>)
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	3304      	adds	r3, #4
 800585c:	4618      	mov	r0, r3
 800585e:	f7ff fb7e 	bl	8004f5e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005862:	4b0d      	ldr	r3, [pc, #52]	@ (8005898 <prvCheckTasksWaitingTermination+0x54>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3b01      	subs	r3, #1
 8005868:	4a0b      	ldr	r2, [pc, #44]	@ (8005898 <prvCheckTasksWaitingTermination+0x54>)
 800586a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800586c:	4b0b      	ldr	r3, [pc, #44]	@ (800589c <prvCheckTasksWaitingTermination+0x58>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3b01      	subs	r3, #1
 8005872:	4a0a      	ldr	r2, [pc, #40]	@ (800589c <prvCheckTasksWaitingTermination+0x58>)
 8005874:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005876:	f000 fa49 	bl	8005d0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f810 	bl	80058a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005880:	4b06      	ldr	r3, [pc, #24]	@ (800589c <prvCheckTasksWaitingTermination+0x58>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1e1      	bne.n	800584c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005888:	bf00      	nop
 800588a:	bf00      	nop
 800588c:	3708      	adds	r7, #8
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	20000654 	.word	0x20000654
 8005898:	20000680 	.word	0x20000680
 800589c:	20000668 	.word	0x20000668

080058a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d108      	bne.n	80058c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 fba4 	bl	8006004 <vPortFree>
				vPortFree( pxTCB );
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 fba1 	bl	8006004 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80058c2:	e019      	b.n	80058f8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d103      	bne.n	80058d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 fb98 	bl	8006004 <vPortFree>
	}
 80058d4:	e010      	b.n	80058f8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d00b      	beq.n	80058f8 <prvDeleteTCB+0x58>
	__asm volatile
 80058e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e4:	f383 8811 	msr	BASEPRI, r3
 80058e8:	f3bf 8f6f 	isb	sy
 80058ec:	f3bf 8f4f 	dsb	sy
 80058f0:	60fb      	str	r3, [r7, #12]
}
 80058f2:	bf00      	nop
 80058f4:	bf00      	nop
 80058f6:	e7fd      	b.n	80058f4 <prvDeleteTCB+0x54>
	}
 80058f8:	bf00      	nop
 80058fa:	3710      	adds	r7, #16
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}

08005900 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005906:	4b0c      	ldr	r3, [pc, #48]	@ (8005938 <prvResetNextTaskUnblockTime+0x38>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d104      	bne.n	800591a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005910:	4b0a      	ldr	r3, [pc, #40]	@ (800593c <prvResetNextTaskUnblockTime+0x3c>)
 8005912:	f04f 32ff 	mov.w	r2, #4294967295
 8005916:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005918:	e008      	b.n	800592c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800591a:	4b07      	ldr	r3, [pc, #28]	@ (8005938 <prvResetNextTaskUnblockTime+0x38>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	4a04      	ldr	r2, [pc, #16]	@ (800593c <prvResetNextTaskUnblockTime+0x3c>)
 800592a:	6013      	str	r3, [r2, #0]
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr
 8005938:	20000638 	.word	0x20000638
 800593c:	200006a0 	.word	0x200006a0

08005940 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005946:	4b0b      	ldr	r3, [pc, #44]	@ (8005974 <xTaskGetSchedulerState+0x34>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d102      	bne.n	8005954 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800594e:	2301      	movs	r3, #1
 8005950:	607b      	str	r3, [r7, #4]
 8005952:	e008      	b.n	8005966 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005954:	4b08      	ldr	r3, [pc, #32]	@ (8005978 <xTaskGetSchedulerState+0x38>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d102      	bne.n	8005962 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800595c:	2302      	movs	r3, #2
 800595e:	607b      	str	r3, [r7, #4]
 8005960:	e001      	b.n	8005966 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005962:	2300      	movs	r3, #0
 8005964:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005966:	687b      	ldr	r3, [r7, #4]
	}
 8005968:	4618      	mov	r0, r3
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr
 8005974:	2000068c 	.word	0x2000068c
 8005978:	200006a8 	.word	0x200006a8

0800597c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005986:	4b29      	ldr	r3, [pc, #164]	@ (8005a2c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800598c:	4b28      	ldr	r3, [pc, #160]	@ (8005a30 <prvAddCurrentTaskToDelayedList+0xb4>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	3304      	adds	r3, #4
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fae3 	bl	8004f5e <uxListRemove>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d10b      	bne.n	80059b6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800599e:	4b24      	ldr	r3, [pc, #144]	@ (8005a30 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a4:	2201      	movs	r2, #1
 80059a6:	fa02 f303 	lsl.w	r3, r2, r3
 80059aa:	43da      	mvns	r2, r3
 80059ac:	4b21      	ldr	r3, [pc, #132]	@ (8005a34 <prvAddCurrentTaskToDelayedList+0xb8>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4013      	ands	r3, r2
 80059b2:	4a20      	ldr	r2, [pc, #128]	@ (8005a34 <prvAddCurrentTaskToDelayedList+0xb8>)
 80059b4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059bc:	d10a      	bne.n	80059d4 <prvAddCurrentTaskToDelayedList+0x58>
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d007      	beq.n	80059d4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a30 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3304      	adds	r3, #4
 80059ca:	4619      	mov	r1, r3
 80059cc:	481a      	ldr	r0, [pc, #104]	@ (8005a38 <prvAddCurrentTaskToDelayedList+0xbc>)
 80059ce:	f7ff fa69 	bl	8004ea4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80059d2:	e026      	b.n	8005a22 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4413      	add	r3, r2
 80059da:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059dc:	4b14      	ldr	r3, [pc, #80]	@ (8005a30 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d209      	bcs.n	8005a00 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059ec:	4b13      	ldr	r3, [pc, #76]	@ (8005a3c <prvAddCurrentTaskToDelayedList+0xc0>)
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	4b0f      	ldr	r3, [pc, #60]	@ (8005a30 <prvAddCurrentTaskToDelayedList+0xb4>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3304      	adds	r3, #4
 80059f6:	4619      	mov	r1, r3
 80059f8:	4610      	mov	r0, r2
 80059fa:	f7ff fa77 	bl	8004eec <vListInsert>
}
 80059fe:	e010      	b.n	8005a22 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a00:	4b0f      	ldr	r3, [pc, #60]	@ (8005a40 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4b0a      	ldr	r3, [pc, #40]	@ (8005a30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	3304      	adds	r3, #4
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	4610      	mov	r0, r2
 8005a0e:	f7ff fa6d 	bl	8004eec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a12:	4b0c      	ldr	r3, [pc, #48]	@ (8005a44 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d202      	bcs.n	8005a22 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005a1c:	4a09      	ldr	r2, [pc, #36]	@ (8005a44 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	6013      	str	r3, [r2, #0]
}
 8005a22:	bf00      	nop
 8005a24:	3710      	adds	r7, #16
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	20000684 	.word	0x20000684
 8005a30:	20000580 	.word	0x20000580
 8005a34:	20000688 	.word	0x20000688
 8005a38:	2000066c 	.word	0x2000066c
 8005a3c:	2000063c 	.word	0x2000063c
 8005a40:	20000638 	.word	0x20000638
 8005a44:	200006a0 	.word	0x200006a0

08005a48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	3b04      	subs	r3, #4
 8005a58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005a60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	3b04      	subs	r3, #4
 8005a66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f023 0201 	bic.w	r2, r3, #1
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	3b04      	subs	r3, #4
 8005a76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005a78:	4a0c      	ldr	r2, [pc, #48]	@ (8005aac <pxPortInitialiseStack+0x64>)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	3b14      	subs	r3, #20
 8005a82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	3b04      	subs	r3, #4
 8005a8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f06f 0202 	mvn.w	r2, #2
 8005a96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	3b20      	subs	r3, #32
 8005a9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr
 8005aac:	08005ab1 	.word	0x08005ab1

08005ab0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005aba:	4b13      	ldr	r3, [pc, #76]	@ (8005b08 <prvTaskExitError+0x58>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac2:	d00b      	beq.n	8005adc <prvTaskExitError+0x2c>
	__asm volatile
 8005ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac8:	f383 8811 	msr	BASEPRI, r3
 8005acc:	f3bf 8f6f 	isb	sy
 8005ad0:	f3bf 8f4f 	dsb	sy
 8005ad4:	60fb      	str	r3, [r7, #12]
}
 8005ad6:	bf00      	nop
 8005ad8:	bf00      	nop
 8005ada:	e7fd      	b.n	8005ad8 <prvTaskExitError+0x28>
	__asm volatile
 8005adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae0:	f383 8811 	msr	BASEPRI, r3
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	60bb      	str	r3, [r7, #8]
}
 8005aee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005af0:	bf00      	nop
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0fc      	beq.n	8005af2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005af8:	bf00      	nop
 8005afa:	bf00      	nop
 8005afc:	3714      	adds	r7, #20
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	2000000c 	.word	0x2000000c
 8005b0c:	00000000 	.word	0x00000000

08005b10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005b10:	4b07      	ldr	r3, [pc, #28]	@ (8005b30 <pxCurrentTCBConst2>)
 8005b12:	6819      	ldr	r1, [r3, #0]
 8005b14:	6808      	ldr	r0, [r1, #0]
 8005b16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b1a:	f380 8809 	msr	PSP, r0
 8005b1e:	f3bf 8f6f 	isb	sy
 8005b22:	f04f 0000 	mov.w	r0, #0
 8005b26:	f380 8811 	msr	BASEPRI, r0
 8005b2a:	4770      	bx	lr
 8005b2c:	f3af 8000 	nop.w

08005b30 <pxCurrentTCBConst2>:
 8005b30:	20000580 	.word	0x20000580
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005b34:	bf00      	nop
 8005b36:	bf00      	nop

08005b38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005b38:	4808      	ldr	r0, [pc, #32]	@ (8005b5c <prvPortStartFirstTask+0x24>)
 8005b3a:	6800      	ldr	r0, [r0, #0]
 8005b3c:	6800      	ldr	r0, [r0, #0]
 8005b3e:	f380 8808 	msr	MSP, r0
 8005b42:	f04f 0000 	mov.w	r0, #0
 8005b46:	f380 8814 	msr	CONTROL, r0
 8005b4a:	b662      	cpsie	i
 8005b4c:	b661      	cpsie	f
 8005b4e:	f3bf 8f4f 	dsb	sy
 8005b52:	f3bf 8f6f 	isb	sy
 8005b56:	df00      	svc	0
 8005b58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005b5a:	bf00      	nop
 8005b5c:	e000ed08 	.word	0xe000ed08

08005b60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005b66:	4b47      	ldr	r3, [pc, #284]	@ (8005c84 <xPortStartScheduler+0x124>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a47      	ldr	r2, [pc, #284]	@ (8005c88 <xPortStartScheduler+0x128>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d10b      	bne.n	8005b88 <xPortStartScheduler+0x28>
	__asm volatile
 8005b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b74:	f383 8811 	msr	BASEPRI, r3
 8005b78:	f3bf 8f6f 	isb	sy
 8005b7c:	f3bf 8f4f 	dsb	sy
 8005b80:	60fb      	str	r3, [r7, #12]
}
 8005b82:	bf00      	nop
 8005b84:	bf00      	nop
 8005b86:	e7fd      	b.n	8005b84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005b88:	4b3e      	ldr	r3, [pc, #248]	@ (8005c84 <xPortStartScheduler+0x124>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a3f      	ldr	r2, [pc, #252]	@ (8005c8c <xPortStartScheduler+0x12c>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d10b      	bne.n	8005baa <xPortStartScheduler+0x4a>
	__asm volatile
 8005b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b96:	f383 8811 	msr	BASEPRI, r3
 8005b9a:	f3bf 8f6f 	isb	sy
 8005b9e:	f3bf 8f4f 	dsb	sy
 8005ba2:	613b      	str	r3, [r7, #16]
}
 8005ba4:	bf00      	nop
 8005ba6:	bf00      	nop
 8005ba8:	e7fd      	b.n	8005ba6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005baa:	4b39      	ldr	r3, [pc, #228]	@ (8005c90 <xPortStartScheduler+0x130>)
 8005bac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	22ff      	movs	r2, #255	@ 0xff
 8005bba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005bc4:	78fb      	ldrb	r3, [r7, #3]
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005bcc:	b2da      	uxtb	r2, r3
 8005bce:	4b31      	ldr	r3, [pc, #196]	@ (8005c94 <xPortStartScheduler+0x134>)
 8005bd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005bd2:	4b31      	ldr	r3, [pc, #196]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005bd4:	2207      	movs	r2, #7
 8005bd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005bd8:	e009      	b.n	8005bee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005bda:	4b2f      	ldr	r3, [pc, #188]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	4a2d      	ldr	r2, [pc, #180]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005be2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005be4:	78fb      	ldrb	r3, [r7, #3]
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	005b      	lsls	r3, r3, #1
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005bee:	78fb      	ldrb	r3, [r7, #3]
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bf6:	2b80      	cmp	r3, #128	@ 0x80
 8005bf8:	d0ef      	beq.n	8005bda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005bfa:	4b27      	ldr	r3, [pc, #156]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f1c3 0307 	rsb	r3, r3, #7
 8005c02:	2b04      	cmp	r3, #4
 8005c04:	d00b      	beq.n	8005c1e <xPortStartScheduler+0xbe>
	__asm volatile
 8005c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	60bb      	str	r3, [r7, #8]
}
 8005c18:	bf00      	nop
 8005c1a:	bf00      	nop
 8005c1c:	e7fd      	b.n	8005c1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	021b      	lsls	r3, r3, #8
 8005c24:	4a1c      	ldr	r2, [pc, #112]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005c26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005c28:	4b1b      	ldr	r3, [pc, #108]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005c30:	4a19      	ldr	r2, [pc, #100]	@ (8005c98 <xPortStartScheduler+0x138>)
 8005c32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	b2da      	uxtb	r2, r3
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005c3c:	4b17      	ldr	r3, [pc, #92]	@ (8005c9c <xPortStartScheduler+0x13c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a16      	ldr	r2, [pc, #88]	@ (8005c9c <xPortStartScheduler+0x13c>)
 8005c42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005c46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005c48:	4b14      	ldr	r3, [pc, #80]	@ (8005c9c <xPortStartScheduler+0x13c>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a13      	ldr	r2, [pc, #76]	@ (8005c9c <xPortStartScheduler+0x13c>)
 8005c4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005c52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005c54:	f000 f8da 	bl	8005e0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005c58:	4b11      	ldr	r3, [pc, #68]	@ (8005ca0 <xPortStartScheduler+0x140>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005c5e:	f000 f8f9 	bl	8005e54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c62:	4b10      	ldr	r3, [pc, #64]	@ (8005ca4 <xPortStartScheduler+0x144>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a0f      	ldr	r2, [pc, #60]	@ (8005ca4 <xPortStartScheduler+0x144>)
 8005c68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005c6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005c6e:	f7ff ff63 	bl	8005b38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005c72:	f7ff fd33 	bl	80056dc <vTaskSwitchContext>
	prvTaskExitError();
 8005c76:	f7ff ff1b 	bl	8005ab0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	e000ed00 	.word	0xe000ed00
 8005c88:	410fc271 	.word	0x410fc271
 8005c8c:	410fc270 	.word	0x410fc270
 8005c90:	e000e400 	.word	0xe000e400
 8005c94:	200006ac 	.word	0x200006ac
 8005c98:	200006b0 	.word	0x200006b0
 8005c9c:	e000ed20 	.word	0xe000ed20
 8005ca0:	2000000c 	.word	0x2000000c
 8005ca4:	e000ef34 	.word	0xe000ef34

08005ca8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
	__asm volatile
 8005cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	607b      	str	r3, [r7, #4]
}
 8005cc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005cc2:	4b10      	ldr	r3, [pc, #64]	@ (8005d04 <vPortEnterCritical+0x5c>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	4a0e      	ldr	r2, [pc, #56]	@ (8005d04 <vPortEnterCritical+0x5c>)
 8005cca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8005d04 <vPortEnterCritical+0x5c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d110      	bne.n	8005cf6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8005d08 <vPortEnterCritical+0x60>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00b      	beq.n	8005cf6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce2:	f383 8811 	msr	BASEPRI, r3
 8005ce6:	f3bf 8f6f 	isb	sy
 8005cea:	f3bf 8f4f 	dsb	sy
 8005cee:	603b      	str	r3, [r7, #0]
}
 8005cf0:	bf00      	nop
 8005cf2:	bf00      	nop
 8005cf4:	e7fd      	b.n	8005cf2 <vPortEnterCritical+0x4a>
	}
}
 8005cf6:	bf00      	nop
 8005cf8:	370c      	adds	r7, #12
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	2000000c 	.word	0x2000000c
 8005d08:	e000ed04 	.word	0xe000ed04

08005d0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005d12:	4b12      	ldr	r3, [pc, #72]	@ (8005d5c <vPortExitCritical+0x50>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10b      	bne.n	8005d32 <vPortExitCritical+0x26>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	607b      	str	r3, [r7, #4]
}
 8005d2c:	bf00      	nop
 8005d2e:	bf00      	nop
 8005d30:	e7fd      	b.n	8005d2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005d32:	4b0a      	ldr	r3, [pc, #40]	@ (8005d5c <vPortExitCritical+0x50>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	3b01      	subs	r3, #1
 8005d38:	4a08      	ldr	r2, [pc, #32]	@ (8005d5c <vPortExitCritical+0x50>)
 8005d3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005d3c:	4b07      	ldr	r3, [pc, #28]	@ (8005d5c <vPortExitCritical+0x50>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d105      	bne.n	8005d50 <vPortExitCritical+0x44>
 8005d44:	2300      	movs	r3, #0
 8005d46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005d4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr
 8005d5c:	2000000c 	.word	0x2000000c

08005d60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005d60:	f3ef 8009 	mrs	r0, PSP
 8005d64:	f3bf 8f6f 	isb	sy
 8005d68:	4b15      	ldr	r3, [pc, #84]	@ (8005dc0 <pxCurrentTCBConst>)
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	f01e 0f10 	tst.w	lr, #16
 8005d70:	bf08      	it	eq
 8005d72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005d76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d7a:	6010      	str	r0, [r2, #0]
 8005d7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005d80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005d84:	f380 8811 	msr	BASEPRI, r0
 8005d88:	f3bf 8f4f 	dsb	sy
 8005d8c:	f3bf 8f6f 	isb	sy
 8005d90:	f7ff fca4 	bl	80056dc <vTaskSwitchContext>
 8005d94:	f04f 0000 	mov.w	r0, #0
 8005d98:	f380 8811 	msr	BASEPRI, r0
 8005d9c:	bc09      	pop	{r0, r3}
 8005d9e:	6819      	ldr	r1, [r3, #0]
 8005da0:	6808      	ldr	r0, [r1, #0]
 8005da2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da6:	f01e 0f10 	tst.w	lr, #16
 8005daa:	bf08      	it	eq
 8005dac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005db0:	f380 8809 	msr	PSP, r0
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	f3af 8000 	nop.w

08005dc0 <pxCurrentTCBConst>:
 8005dc0:	20000580 	.word	0x20000580
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005dc4:	bf00      	nop
 8005dc6:	bf00      	nop

08005dc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
	__asm volatile
 8005dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	607b      	str	r3, [r7, #4]
}
 8005de0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005de2:	f7ff fbc1 	bl	8005568 <xTaskIncrementTick>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005dec:	4b06      	ldr	r3, [pc, #24]	@ (8005e08 <xPortSysTickHandler+0x40>)
 8005dee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005df2:	601a      	str	r2, [r3, #0]
 8005df4:	2300      	movs	r3, #0
 8005df6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	f383 8811 	msr	BASEPRI, r3
}
 8005dfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005e00:	bf00      	nop
 8005e02:	3708      	adds	r7, #8
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	e000ed04 	.word	0xe000ed04

08005e0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e10:	4b0b      	ldr	r3, [pc, #44]	@ (8005e40 <vPortSetupTimerInterrupt+0x34>)
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005e16:	4b0b      	ldr	r3, [pc, #44]	@ (8005e44 <vPortSetupTimerInterrupt+0x38>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e48 <vPortSetupTimerInterrupt+0x3c>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a0a      	ldr	r2, [pc, #40]	@ (8005e4c <vPortSetupTimerInterrupt+0x40>)
 8005e22:	fba2 2303 	umull	r2, r3, r2, r3
 8005e26:	099b      	lsrs	r3, r3, #6
 8005e28:	4a09      	ldr	r2, [pc, #36]	@ (8005e50 <vPortSetupTimerInterrupt+0x44>)
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005e2e:	4b04      	ldr	r3, [pc, #16]	@ (8005e40 <vPortSetupTimerInterrupt+0x34>)
 8005e30:	2207      	movs	r2, #7
 8005e32:	601a      	str	r2, [r3, #0]
}
 8005e34:	bf00      	nop
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	e000e010 	.word	0xe000e010
 8005e44:	e000e018 	.word	0xe000e018
 8005e48:	20000000 	.word	0x20000000
 8005e4c:	10624dd3 	.word	0x10624dd3
 8005e50:	e000e014 	.word	0xe000e014

08005e54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005e54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005e64 <vPortEnableVFP+0x10>
 8005e58:	6801      	ldr	r1, [r0, #0]
 8005e5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005e5e:	6001      	str	r1, [r0, #0]
 8005e60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005e62:	bf00      	nop
 8005e64:	e000ed88 	.word	0xe000ed88

08005e68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b08a      	sub	sp, #40	@ 0x28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005e70:	2300      	movs	r3, #0
 8005e72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005e74:	f7ff facc 	bl	8005410 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005e78:	4b5c      	ldr	r3, [pc, #368]	@ (8005fec <pvPortMalloc+0x184>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005e80:	f000 f924 	bl	80060cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005e84:	4b5a      	ldr	r3, [pc, #360]	@ (8005ff0 <pvPortMalloc+0x188>)
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f040 8095 	bne.w	8005fbc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d01e      	beq.n	8005ed6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005e98:	2208      	movs	r2, #8
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f003 0307 	and.w	r3, r3, #7
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d015      	beq.n	8005ed6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f023 0307 	bic.w	r3, r3, #7
 8005eb0:	3308      	adds	r3, #8
 8005eb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00b      	beq.n	8005ed6 <pvPortMalloc+0x6e>
	__asm volatile
 8005ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec2:	f383 8811 	msr	BASEPRI, r3
 8005ec6:	f3bf 8f6f 	isb	sy
 8005eca:	f3bf 8f4f 	dsb	sy
 8005ece:	617b      	str	r3, [r7, #20]
}
 8005ed0:	bf00      	nop
 8005ed2:	bf00      	nop
 8005ed4:	e7fd      	b.n	8005ed2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d06f      	beq.n	8005fbc <pvPortMalloc+0x154>
 8005edc:	4b45      	ldr	r3, [pc, #276]	@ (8005ff4 <pvPortMalloc+0x18c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d86a      	bhi.n	8005fbc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005ee6:	4b44      	ldr	r3, [pc, #272]	@ (8005ff8 <pvPortMalloc+0x190>)
 8005ee8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005eea:	4b43      	ldr	r3, [pc, #268]	@ (8005ff8 <pvPortMalloc+0x190>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ef0:	e004      	b.n	8005efc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d903      	bls.n	8005f0e <pvPortMalloc+0xa6>
 8005f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1f1      	bne.n	8005ef2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005f0e:	4b37      	ldr	r3, [pc, #220]	@ (8005fec <pvPortMalloc+0x184>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d051      	beq.n	8005fbc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2208      	movs	r2, #8
 8005f1e:	4413      	add	r3, r2
 8005f20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	1ad2      	subs	r2, r2, r3
 8005f32:	2308      	movs	r3, #8
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d920      	bls.n	8005f7c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4413      	add	r3, r2
 8005f40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	f003 0307 	and.w	r3, r3, #7
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00b      	beq.n	8005f64 <pvPortMalloc+0xfc>
	__asm volatile
 8005f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f50:	f383 8811 	msr	BASEPRI, r3
 8005f54:	f3bf 8f6f 	isb	sy
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	613b      	str	r3, [r7, #16]
}
 8005f5e:	bf00      	nop
 8005f60:	bf00      	nop
 8005f62:	e7fd      	b.n	8005f60 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	1ad2      	subs	r2, r2, r3
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f76:	69b8      	ldr	r0, [r7, #24]
 8005f78:	f000 f90a 	bl	8006190 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ff4 <pvPortMalloc+0x18c>)
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	4a1b      	ldr	r2, [pc, #108]	@ (8005ff4 <pvPortMalloc+0x18c>)
 8005f88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ff4 <pvPortMalloc+0x18c>)
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005ffc <pvPortMalloc+0x194>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d203      	bcs.n	8005f9e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f96:	4b17      	ldr	r3, [pc, #92]	@ (8005ff4 <pvPortMalloc+0x18c>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a18      	ldr	r2, [pc, #96]	@ (8005ffc <pvPortMalloc+0x194>)
 8005f9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	4b13      	ldr	r3, [pc, #76]	@ (8005ff0 <pvPortMalloc+0x188>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	431a      	orrs	r2, r3
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005faa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fae:	2200      	movs	r2, #0
 8005fb0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005fb2:	4b13      	ldr	r3, [pc, #76]	@ (8006000 <pvPortMalloc+0x198>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3301      	adds	r3, #1
 8005fb8:	4a11      	ldr	r2, [pc, #68]	@ (8006000 <pvPortMalloc+0x198>)
 8005fba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005fbc:	f7ff fa36 	bl	800542c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00b      	beq.n	8005fe2 <pvPortMalloc+0x17a>
	__asm volatile
 8005fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fce:	f383 8811 	msr	BASEPRI, r3
 8005fd2:	f3bf 8f6f 	isb	sy
 8005fd6:	f3bf 8f4f 	dsb	sy
 8005fda:	60fb      	str	r3, [r7, #12]
}
 8005fdc:	bf00      	nop
 8005fde:	bf00      	nop
 8005fe0:	e7fd      	b.n	8005fde <pvPortMalloc+0x176>
	return pvReturn;
 8005fe2:	69fb      	ldr	r3, [r7, #28]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3728      	adds	r7, #40	@ 0x28
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	200042bc 	.word	0x200042bc
 8005ff0:	200042d0 	.word	0x200042d0
 8005ff4:	200042c0 	.word	0x200042c0
 8005ff8:	200042b4 	.word	0x200042b4
 8005ffc:	200042c4 	.word	0x200042c4
 8006000:	200042c8 	.word	0x200042c8

08006004 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b086      	sub	sp, #24
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d04f      	beq.n	80060b6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006016:	2308      	movs	r3, #8
 8006018:	425b      	negs	r3, r3
 800601a:	697a      	ldr	r2, [r7, #20]
 800601c:	4413      	add	r3, r2
 800601e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	685a      	ldr	r2, [r3, #4]
 8006028:	4b25      	ldr	r3, [pc, #148]	@ (80060c0 <vPortFree+0xbc>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4013      	ands	r3, r2
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10b      	bne.n	800604a <vPortFree+0x46>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	60fb      	str	r3, [r7, #12]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00b      	beq.n	800606a <vPortFree+0x66>
	__asm volatile
 8006052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006056:	f383 8811 	msr	BASEPRI, r3
 800605a:	f3bf 8f6f 	isb	sy
 800605e:	f3bf 8f4f 	dsb	sy
 8006062:	60bb      	str	r3, [r7, #8]
}
 8006064:	bf00      	nop
 8006066:	bf00      	nop
 8006068:	e7fd      	b.n	8006066 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	685a      	ldr	r2, [r3, #4]
 800606e:	4b14      	ldr	r3, [pc, #80]	@ (80060c0 <vPortFree+0xbc>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4013      	ands	r3, r2
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01e      	beq.n	80060b6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d11a      	bne.n	80060b6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	4b0e      	ldr	r3, [pc, #56]	@ (80060c0 <vPortFree+0xbc>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	43db      	mvns	r3, r3
 800608a:	401a      	ands	r2, r3
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006090:	f7ff f9be 	bl	8005410 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	685a      	ldr	r2, [r3, #4]
 8006098:	4b0a      	ldr	r3, [pc, #40]	@ (80060c4 <vPortFree+0xc0>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4413      	add	r3, r2
 800609e:	4a09      	ldr	r2, [pc, #36]	@ (80060c4 <vPortFree+0xc0>)
 80060a0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80060a2:	6938      	ldr	r0, [r7, #16]
 80060a4:	f000 f874 	bl	8006190 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80060a8:	4b07      	ldr	r3, [pc, #28]	@ (80060c8 <vPortFree+0xc4>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	3301      	adds	r3, #1
 80060ae:	4a06      	ldr	r2, [pc, #24]	@ (80060c8 <vPortFree+0xc4>)
 80060b0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80060b2:	f7ff f9bb 	bl	800542c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80060b6:	bf00      	nop
 80060b8:	3718      	adds	r7, #24
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	200042d0 	.word	0x200042d0
 80060c4:	200042c0 	.word	0x200042c0
 80060c8:	200042cc 	.word	0x200042cc

080060cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80060cc:	b480      	push	{r7}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80060d2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80060d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80060d8:	4b27      	ldr	r3, [pc, #156]	@ (8006178 <prvHeapInit+0xac>)
 80060da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f003 0307 	and.w	r3, r3, #7
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00c      	beq.n	8006100 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	3307      	adds	r3, #7
 80060ea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f023 0307 	bic.w	r3, r3, #7
 80060f2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80060f4:	68ba      	ldr	r2, [r7, #8]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	4a1f      	ldr	r2, [pc, #124]	@ (8006178 <prvHeapInit+0xac>)
 80060fc:	4413      	add	r3, r2
 80060fe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006104:	4a1d      	ldr	r2, [pc, #116]	@ (800617c <prvHeapInit+0xb0>)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800610a:	4b1c      	ldr	r3, [pc, #112]	@ (800617c <prvHeapInit+0xb0>)
 800610c:	2200      	movs	r2, #0
 800610e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	4413      	add	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006118:	2208      	movs	r2, #8
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	1a9b      	subs	r3, r3, r2
 800611e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f023 0307 	bic.w	r3, r3, #7
 8006126:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	4a15      	ldr	r2, [pc, #84]	@ (8006180 <prvHeapInit+0xb4>)
 800612c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800612e:	4b14      	ldr	r3, [pc, #80]	@ (8006180 <prvHeapInit+0xb4>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2200      	movs	r2, #0
 8006134:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006136:	4b12      	ldr	r3, [pc, #72]	@ (8006180 <prvHeapInit+0xb4>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2200      	movs	r2, #0
 800613c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	1ad2      	subs	r2, r2, r3
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800614c:	4b0c      	ldr	r3, [pc, #48]	@ (8006180 <prvHeapInit+0xb4>)
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	4a0a      	ldr	r2, [pc, #40]	@ (8006184 <prvHeapInit+0xb8>)
 800615a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	4a09      	ldr	r2, [pc, #36]	@ (8006188 <prvHeapInit+0xbc>)
 8006162:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006164:	4b09      	ldr	r3, [pc, #36]	@ (800618c <prvHeapInit+0xc0>)
 8006166:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800616a:	601a      	str	r2, [r3, #0]
}
 800616c:	bf00      	nop
 800616e:	3714      	adds	r7, #20
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	200006b4 	.word	0x200006b4
 800617c:	200042b4 	.word	0x200042b4
 8006180:	200042bc 	.word	0x200042bc
 8006184:	200042c4 	.word	0x200042c4
 8006188:	200042c0 	.word	0x200042c0
 800618c:	200042d0 	.word	0x200042d0

08006190 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006198:	4b28      	ldr	r3, [pc, #160]	@ (800623c <prvInsertBlockIntoFreeList+0xac>)
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	e002      	b.n	80061a4 <prvInsertBlockIntoFreeList+0x14>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60fb      	str	r3, [r7, #12]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d8f7      	bhi.n	800619e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	4413      	add	r3, r2
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d108      	bne.n	80061d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	685a      	ldr	r2, [r3, #4]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	441a      	add	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	441a      	add	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d118      	bne.n	8006218 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	4b15      	ldr	r3, [pc, #84]	@ (8006240 <prvInsertBlockIntoFreeList+0xb0>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d00d      	beq.n	800620e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685a      	ldr	r2, [r3, #4]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	441a      	add	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	601a      	str	r2, [r3, #0]
 800620c:	e008      	b.n	8006220 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800620e:	4b0c      	ldr	r3, [pc, #48]	@ (8006240 <prvInsertBlockIntoFreeList+0xb0>)
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	601a      	str	r2, [r3, #0]
 8006216:	e003      	b.n	8006220 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006220:	68fa      	ldr	r2, [r7, #12]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	429a      	cmp	r2, r3
 8006226:	d002      	beq.n	800622e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800622e:	bf00      	nop
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr
 800623a:	bf00      	nop
 800623c:	200042b4 	.word	0x200042b4
 8006240:	200042bc 	.word	0x200042bc

08006244 <__cvt>:
 8006244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006248:	ec57 6b10 	vmov	r6, r7, d0
 800624c:	2f00      	cmp	r7, #0
 800624e:	460c      	mov	r4, r1
 8006250:	4619      	mov	r1, r3
 8006252:	463b      	mov	r3, r7
 8006254:	bfbb      	ittet	lt
 8006256:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800625a:	461f      	movlt	r7, r3
 800625c:	2300      	movge	r3, #0
 800625e:	232d      	movlt	r3, #45	@ 0x2d
 8006260:	700b      	strb	r3, [r1, #0]
 8006262:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006264:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006268:	4691      	mov	r9, r2
 800626a:	f023 0820 	bic.w	r8, r3, #32
 800626e:	bfbc      	itt	lt
 8006270:	4632      	movlt	r2, r6
 8006272:	4616      	movlt	r6, r2
 8006274:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006278:	d005      	beq.n	8006286 <__cvt+0x42>
 800627a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800627e:	d100      	bne.n	8006282 <__cvt+0x3e>
 8006280:	3401      	adds	r4, #1
 8006282:	2102      	movs	r1, #2
 8006284:	e000      	b.n	8006288 <__cvt+0x44>
 8006286:	2103      	movs	r1, #3
 8006288:	ab03      	add	r3, sp, #12
 800628a:	9301      	str	r3, [sp, #4]
 800628c:	ab02      	add	r3, sp, #8
 800628e:	9300      	str	r3, [sp, #0]
 8006290:	ec47 6b10 	vmov	d0, r6, r7
 8006294:	4653      	mov	r3, sl
 8006296:	4622      	mov	r2, r4
 8006298:	f001 f87e 	bl	8007398 <_dtoa_r>
 800629c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80062a0:	4605      	mov	r5, r0
 80062a2:	d119      	bne.n	80062d8 <__cvt+0x94>
 80062a4:	f019 0f01 	tst.w	r9, #1
 80062a8:	d00e      	beq.n	80062c8 <__cvt+0x84>
 80062aa:	eb00 0904 	add.w	r9, r0, r4
 80062ae:	2200      	movs	r2, #0
 80062b0:	2300      	movs	r3, #0
 80062b2:	4630      	mov	r0, r6
 80062b4:	4639      	mov	r1, r7
 80062b6:	f7fa fc17 	bl	8000ae8 <__aeabi_dcmpeq>
 80062ba:	b108      	cbz	r0, 80062c0 <__cvt+0x7c>
 80062bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80062c0:	2230      	movs	r2, #48	@ 0x30
 80062c2:	9b03      	ldr	r3, [sp, #12]
 80062c4:	454b      	cmp	r3, r9
 80062c6:	d31e      	bcc.n	8006306 <__cvt+0xc2>
 80062c8:	9b03      	ldr	r3, [sp, #12]
 80062ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062cc:	1b5b      	subs	r3, r3, r5
 80062ce:	4628      	mov	r0, r5
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	b004      	add	sp, #16
 80062d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062dc:	eb00 0904 	add.w	r9, r0, r4
 80062e0:	d1e5      	bne.n	80062ae <__cvt+0x6a>
 80062e2:	7803      	ldrb	r3, [r0, #0]
 80062e4:	2b30      	cmp	r3, #48	@ 0x30
 80062e6:	d10a      	bne.n	80062fe <__cvt+0xba>
 80062e8:	2200      	movs	r2, #0
 80062ea:	2300      	movs	r3, #0
 80062ec:	4630      	mov	r0, r6
 80062ee:	4639      	mov	r1, r7
 80062f0:	f7fa fbfa 	bl	8000ae8 <__aeabi_dcmpeq>
 80062f4:	b918      	cbnz	r0, 80062fe <__cvt+0xba>
 80062f6:	f1c4 0401 	rsb	r4, r4, #1
 80062fa:	f8ca 4000 	str.w	r4, [sl]
 80062fe:	f8da 3000 	ldr.w	r3, [sl]
 8006302:	4499      	add	r9, r3
 8006304:	e7d3      	b.n	80062ae <__cvt+0x6a>
 8006306:	1c59      	adds	r1, r3, #1
 8006308:	9103      	str	r1, [sp, #12]
 800630a:	701a      	strb	r2, [r3, #0]
 800630c:	e7d9      	b.n	80062c2 <__cvt+0x7e>

0800630e <__exponent>:
 800630e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006310:	2900      	cmp	r1, #0
 8006312:	bfba      	itte	lt
 8006314:	4249      	neglt	r1, r1
 8006316:	232d      	movlt	r3, #45	@ 0x2d
 8006318:	232b      	movge	r3, #43	@ 0x2b
 800631a:	2909      	cmp	r1, #9
 800631c:	7002      	strb	r2, [r0, #0]
 800631e:	7043      	strb	r3, [r0, #1]
 8006320:	dd29      	ble.n	8006376 <__exponent+0x68>
 8006322:	f10d 0307 	add.w	r3, sp, #7
 8006326:	461d      	mov	r5, r3
 8006328:	270a      	movs	r7, #10
 800632a:	461a      	mov	r2, r3
 800632c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006330:	fb07 1416 	mls	r4, r7, r6, r1
 8006334:	3430      	adds	r4, #48	@ 0x30
 8006336:	f802 4c01 	strb.w	r4, [r2, #-1]
 800633a:	460c      	mov	r4, r1
 800633c:	2c63      	cmp	r4, #99	@ 0x63
 800633e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006342:	4631      	mov	r1, r6
 8006344:	dcf1      	bgt.n	800632a <__exponent+0x1c>
 8006346:	3130      	adds	r1, #48	@ 0x30
 8006348:	1e94      	subs	r4, r2, #2
 800634a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800634e:	1c41      	adds	r1, r0, #1
 8006350:	4623      	mov	r3, r4
 8006352:	42ab      	cmp	r3, r5
 8006354:	d30a      	bcc.n	800636c <__exponent+0x5e>
 8006356:	f10d 0309 	add.w	r3, sp, #9
 800635a:	1a9b      	subs	r3, r3, r2
 800635c:	42ac      	cmp	r4, r5
 800635e:	bf88      	it	hi
 8006360:	2300      	movhi	r3, #0
 8006362:	3302      	adds	r3, #2
 8006364:	4403      	add	r3, r0
 8006366:	1a18      	subs	r0, r3, r0
 8006368:	b003      	add	sp, #12
 800636a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800636c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006370:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006374:	e7ed      	b.n	8006352 <__exponent+0x44>
 8006376:	2330      	movs	r3, #48	@ 0x30
 8006378:	3130      	adds	r1, #48	@ 0x30
 800637a:	7083      	strb	r3, [r0, #2]
 800637c:	70c1      	strb	r1, [r0, #3]
 800637e:	1d03      	adds	r3, r0, #4
 8006380:	e7f1      	b.n	8006366 <__exponent+0x58>
	...

08006384 <_printf_float>:
 8006384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006388:	b08d      	sub	sp, #52	@ 0x34
 800638a:	460c      	mov	r4, r1
 800638c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006390:	4616      	mov	r6, r2
 8006392:	461f      	mov	r7, r3
 8006394:	4605      	mov	r5, r0
 8006396:	f000 fee9 	bl	800716c <_localeconv_r>
 800639a:	6803      	ldr	r3, [r0, #0]
 800639c:	9304      	str	r3, [sp, #16]
 800639e:	4618      	mov	r0, r3
 80063a0:	f7f9 ff76 	bl	8000290 <strlen>
 80063a4:	2300      	movs	r3, #0
 80063a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80063a8:	f8d8 3000 	ldr.w	r3, [r8]
 80063ac:	9005      	str	r0, [sp, #20]
 80063ae:	3307      	adds	r3, #7
 80063b0:	f023 0307 	bic.w	r3, r3, #7
 80063b4:	f103 0208 	add.w	r2, r3, #8
 80063b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80063bc:	f8d4 b000 	ldr.w	fp, [r4]
 80063c0:	f8c8 2000 	str.w	r2, [r8]
 80063c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80063cc:	9307      	str	r3, [sp, #28]
 80063ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80063d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80063d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063da:	4b9c      	ldr	r3, [pc, #624]	@ (800664c <_printf_float+0x2c8>)
 80063dc:	f04f 32ff 	mov.w	r2, #4294967295
 80063e0:	f7fa fbb4 	bl	8000b4c <__aeabi_dcmpun>
 80063e4:	bb70      	cbnz	r0, 8006444 <_printf_float+0xc0>
 80063e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ea:	4b98      	ldr	r3, [pc, #608]	@ (800664c <_printf_float+0x2c8>)
 80063ec:	f04f 32ff 	mov.w	r2, #4294967295
 80063f0:	f7fa fb8e 	bl	8000b10 <__aeabi_dcmple>
 80063f4:	bb30      	cbnz	r0, 8006444 <_printf_float+0xc0>
 80063f6:	2200      	movs	r2, #0
 80063f8:	2300      	movs	r3, #0
 80063fa:	4640      	mov	r0, r8
 80063fc:	4649      	mov	r1, r9
 80063fe:	f7fa fb7d 	bl	8000afc <__aeabi_dcmplt>
 8006402:	b110      	cbz	r0, 800640a <_printf_float+0x86>
 8006404:	232d      	movs	r3, #45	@ 0x2d
 8006406:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800640a:	4a91      	ldr	r2, [pc, #580]	@ (8006650 <_printf_float+0x2cc>)
 800640c:	4b91      	ldr	r3, [pc, #580]	@ (8006654 <_printf_float+0x2d0>)
 800640e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006412:	bf8c      	ite	hi
 8006414:	4690      	movhi	r8, r2
 8006416:	4698      	movls	r8, r3
 8006418:	2303      	movs	r3, #3
 800641a:	6123      	str	r3, [r4, #16]
 800641c:	f02b 0304 	bic.w	r3, fp, #4
 8006420:	6023      	str	r3, [r4, #0]
 8006422:	f04f 0900 	mov.w	r9, #0
 8006426:	9700      	str	r7, [sp, #0]
 8006428:	4633      	mov	r3, r6
 800642a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800642c:	4621      	mov	r1, r4
 800642e:	4628      	mov	r0, r5
 8006430:	f000 f9d2 	bl	80067d8 <_printf_common>
 8006434:	3001      	adds	r0, #1
 8006436:	f040 808d 	bne.w	8006554 <_printf_float+0x1d0>
 800643a:	f04f 30ff 	mov.w	r0, #4294967295
 800643e:	b00d      	add	sp, #52	@ 0x34
 8006440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006444:	4642      	mov	r2, r8
 8006446:	464b      	mov	r3, r9
 8006448:	4640      	mov	r0, r8
 800644a:	4649      	mov	r1, r9
 800644c:	f7fa fb7e 	bl	8000b4c <__aeabi_dcmpun>
 8006450:	b140      	cbz	r0, 8006464 <_printf_float+0xe0>
 8006452:	464b      	mov	r3, r9
 8006454:	2b00      	cmp	r3, #0
 8006456:	bfbc      	itt	lt
 8006458:	232d      	movlt	r3, #45	@ 0x2d
 800645a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800645e:	4a7e      	ldr	r2, [pc, #504]	@ (8006658 <_printf_float+0x2d4>)
 8006460:	4b7e      	ldr	r3, [pc, #504]	@ (800665c <_printf_float+0x2d8>)
 8006462:	e7d4      	b.n	800640e <_printf_float+0x8a>
 8006464:	6863      	ldr	r3, [r4, #4]
 8006466:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800646a:	9206      	str	r2, [sp, #24]
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	d13b      	bne.n	80064e8 <_printf_float+0x164>
 8006470:	2306      	movs	r3, #6
 8006472:	6063      	str	r3, [r4, #4]
 8006474:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006478:	2300      	movs	r3, #0
 800647a:	6022      	str	r2, [r4, #0]
 800647c:	9303      	str	r3, [sp, #12]
 800647e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006480:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006484:	ab09      	add	r3, sp, #36	@ 0x24
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	6861      	ldr	r1, [r4, #4]
 800648a:	ec49 8b10 	vmov	d0, r8, r9
 800648e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006492:	4628      	mov	r0, r5
 8006494:	f7ff fed6 	bl	8006244 <__cvt>
 8006498:	9b06      	ldr	r3, [sp, #24]
 800649a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800649c:	2b47      	cmp	r3, #71	@ 0x47
 800649e:	4680      	mov	r8, r0
 80064a0:	d129      	bne.n	80064f6 <_printf_float+0x172>
 80064a2:	1cc8      	adds	r0, r1, #3
 80064a4:	db02      	blt.n	80064ac <_printf_float+0x128>
 80064a6:	6863      	ldr	r3, [r4, #4]
 80064a8:	4299      	cmp	r1, r3
 80064aa:	dd41      	ble.n	8006530 <_printf_float+0x1ac>
 80064ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80064b0:	fa5f fa8a 	uxtb.w	sl, sl
 80064b4:	3901      	subs	r1, #1
 80064b6:	4652      	mov	r2, sl
 80064b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80064bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80064be:	f7ff ff26 	bl	800630e <__exponent>
 80064c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064c4:	1813      	adds	r3, r2, r0
 80064c6:	2a01      	cmp	r2, #1
 80064c8:	4681      	mov	r9, r0
 80064ca:	6123      	str	r3, [r4, #16]
 80064cc:	dc02      	bgt.n	80064d4 <_printf_float+0x150>
 80064ce:	6822      	ldr	r2, [r4, #0]
 80064d0:	07d2      	lsls	r2, r2, #31
 80064d2:	d501      	bpl.n	80064d8 <_printf_float+0x154>
 80064d4:	3301      	adds	r3, #1
 80064d6:	6123      	str	r3, [r4, #16]
 80064d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d0a2      	beq.n	8006426 <_printf_float+0xa2>
 80064e0:	232d      	movs	r3, #45	@ 0x2d
 80064e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064e6:	e79e      	b.n	8006426 <_printf_float+0xa2>
 80064e8:	9a06      	ldr	r2, [sp, #24]
 80064ea:	2a47      	cmp	r2, #71	@ 0x47
 80064ec:	d1c2      	bne.n	8006474 <_printf_float+0xf0>
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1c0      	bne.n	8006474 <_printf_float+0xf0>
 80064f2:	2301      	movs	r3, #1
 80064f4:	e7bd      	b.n	8006472 <_printf_float+0xee>
 80064f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80064fa:	d9db      	bls.n	80064b4 <_printf_float+0x130>
 80064fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006500:	d118      	bne.n	8006534 <_printf_float+0x1b0>
 8006502:	2900      	cmp	r1, #0
 8006504:	6863      	ldr	r3, [r4, #4]
 8006506:	dd0b      	ble.n	8006520 <_printf_float+0x19c>
 8006508:	6121      	str	r1, [r4, #16]
 800650a:	b913      	cbnz	r3, 8006512 <_printf_float+0x18e>
 800650c:	6822      	ldr	r2, [r4, #0]
 800650e:	07d0      	lsls	r0, r2, #31
 8006510:	d502      	bpl.n	8006518 <_printf_float+0x194>
 8006512:	3301      	adds	r3, #1
 8006514:	440b      	add	r3, r1
 8006516:	6123      	str	r3, [r4, #16]
 8006518:	65a1      	str	r1, [r4, #88]	@ 0x58
 800651a:	f04f 0900 	mov.w	r9, #0
 800651e:	e7db      	b.n	80064d8 <_printf_float+0x154>
 8006520:	b913      	cbnz	r3, 8006528 <_printf_float+0x1a4>
 8006522:	6822      	ldr	r2, [r4, #0]
 8006524:	07d2      	lsls	r2, r2, #31
 8006526:	d501      	bpl.n	800652c <_printf_float+0x1a8>
 8006528:	3302      	adds	r3, #2
 800652a:	e7f4      	b.n	8006516 <_printf_float+0x192>
 800652c:	2301      	movs	r3, #1
 800652e:	e7f2      	b.n	8006516 <_printf_float+0x192>
 8006530:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006536:	4299      	cmp	r1, r3
 8006538:	db05      	blt.n	8006546 <_printf_float+0x1c2>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	6121      	str	r1, [r4, #16]
 800653e:	07d8      	lsls	r0, r3, #31
 8006540:	d5ea      	bpl.n	8006518 <_printf_float+0x194>
 8006542:	1c4b      	adds	r3, r1, #1
 8006544:	e7e7      	b.n	8006516 <_printf_float+0x192>
 8006546:	2900      	cmp	r1, #0
 8006548:	bfd4      	ite	le
 800654a:	f1c1 0202 	rsble	r2, r1, #2
 800654e:	2201      	movgt	r2, #1
 8006550:	4413      	add	r3, r2
 8006552:	e7e0      	b.n	8006516 <_printf_float+0x192>
 8006554:	6823      	ldr	r3, [r4, #0]
 8006556:	055a      	lsls	r2, r3, #21
 8006558:	d407      	bmi.n	800656a <_printf_float+0x1e6>
 800655a:	6923      	ldr	r3, [r4, #16]
 800655c:	4642      	mov	r2, r8
 800655e:	4631      	mov	r1, r6
 8006560:	4628      	mov	r0, r5
 8006562:	47b8      	blx	r7
 8006564:	3001      	adds	r0, #1
 8006566:	d12b      	bne.n	80065c0 <_printf_float+0x23c>
 8006568:	e767      	b.n	800643a <_printf_float+0xb6>
 800656a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800656e:	f240 80dd 	bls.w	800672c <_printf_float+0x3a8>
 8006572:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006576:	2200      	movs	r2, #0
 8006578:	2300      	movs	r3, #0
 800657a:	f7fa fab5 	bl	8000ae8 <__aeabi_dcmpeq>
 800657e:	2800      	cmp	r0, #0
 8006580:	d033      	beq.n	80065ea <_printf_float+0x266>
 8006582:	4a37      	ldr	r2, [pc, #220]	@ (8006660 <_printf_float+0x2dc>)
 8006584:	2301      	movs	r3, #1
 8006586:	4631      	mov	r1, r6
 8006588:	4628      	mov	r0, r5
 800658a:	47b8      	blx	r7
 800658c:	3001      	adds	r0, #1
 800658e:	f43f af54 	beq.w	800643a <_printf_float+0xb6>
 8006592:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006596:	4543      	cmp	r3, r8
 8006598:	db02      	blt.n	80065a0 <_printf_float+0x21c>
 800659a:	6823      	ldr	r3, [r4, #0]
 800659c:	07d8      	lsls	r0, r3, #31
 800659e:	d50f      	bpl.n	80065c0 <_printf_float+0x23c>
 80065a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065a4:	4631      	mov	r1, r6
 80065a6:	4628      	mov	r0, r5
 80065a8:	47b8      	blx	r7
 80065aa:	3001      	adds	r0, #1
 80065ac:	f43f af45 	beq.w	800643a <_printf_float+0xb6>
 80065b0:	f04f 0900 	mov.w	r9, #0
 80065b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80065b8:	f104 0a1a 	add.w	sl, r4, #26
 80065bc:	45c8      	cmp	r8, r9
 80065be:	dc09      	bgt.n	80065d4 <_printf_float+0x250>
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	079b      	lsls	r3, r3, #30
 80065c4:	f100 8103 	bmi.w	80067ce <_printf_float+0x44a>
 80065c8:	68e0      	ldr	r0, [r4, #12]
 80065ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065cc:	4298      	cmp	r0, r3
 80065ce:	bfb8      	it	lt
 80065d0:	4618      	movlt	r0, r3
 80065d2:	e734      	b.n	800643e <_printf_float+0xba>
 80065d4:	2301      	movs	r3, #1
 80065d6:	4652      	mov	r2, sl
 80065d8:	4631      	mov	r1, r6
 80065da:	4628      	mov	r0, r5
 80065dc:	47b8      	blx	r7
 80065de:	3001      	adds	r0, #1
 80065e0:	f43f af2b 	beq.w	800643a <_printf_float+0xb6>
 80065e4:	f109 0901 	add.w	r9, r9, #1
 80065e8:	e7e8      	b.n	80065bc <_printf_float+0x238>
 80065ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	dc39      	bgt.n	8006664 <_printf_float+0x2e0>
 80065f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006660 <_printf_float+0x2dc>)
 80065f2:	2301      	movs	r3, #1
 80065f4:	4631      	mov	r1, r6
 80065f6:	4628      	mov	r0, r5
 80065f8:	47b8      	blx	r7
 80065fa:	3001      	adds	r0, #1
 80065fc:	f43f af1d 	beq.w	800643a <_printf_float+0xb6>
 8006600:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006604:	ea59 0303 	orrs.w	r3, r9, r3
 8006608:	d102      	bne.n	8006610 <_printf_float+0x28c>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	07d9      	lsls	r1, r3, #31
 800660e:	d5d7      	bpl.n	80065c0 <_printf_float+0x23c>
 8006610:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006614:	4631      	mov	r1, r6
 8006616:	4628      	mov	r0, r5
 8006618:	47b8      	blx	r7
 800661a:	3001      	adds	r0, #1
 800661c:	f43f af0d 	beq.w	800643a <_printf_float+0xb6>
 8006620:	f04f 0a00 	mov.w	sl, #0
 8006624:	f104 0b1a 	add.w	fp, r4, #26
 8006628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800662a:	425b      	negs	r3, r3
 800662c:	4553      	cmp	r3, sl
 800662e:	dc01      	bgt.n	8006634 <_printf_float+0x2b0>
 8006630:	464b      	mov	r3, r9
 8006632:	e793      	b.n	800655c <_printf_float+0x1d8>
 8006634:	2301      	movs	r3, #1
 8006636:	465a      	mov	r2, fp
 8006638:	4631      	mov	r1, r6
 800663a:	4628      	mov	r0, r5
 800663c:	47b8      	blx	r7
 800663e:	3001      	adds	r0, #1
 8006640:	f43f aefb 	beq.w	800643a <_printf_float+0xb6>
 8006644:	f10a 0a01 	add.w	sl, sl, #1
 8006648:	e7ee      	b.n	8006628 <_printf_float+0x2a4>
 800664a:	bf00      	nop
 800664c:	7fefffff 	.word	0x7fefffff
 8006650:	0800ab88 	.word	0x0800ab88
 8006654:	0800ab84 	.word	0x0800ab84
 8006658:	0800ab90 	.word	0x0800ab90
 800665c:	0800ab8c 	.word	0x0800ab8c
 8006660:	0800ab94 	.word	0x0800ab94
 8006664:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006666:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800666a:	4553      	cmp	r3, sl
 800666c:	bfa8      	it	ge
 800666e:	4653      	movge	r3, sl
 8006670:	2b00      	cmp	r3, #0
 8006672:	4699      	mov	r9, r3
 8006674:	dc36      	bgt.n	80066e4 <_printf_float+0x360>
 8006676:	f04f 0b00 	mov.w	fp, #0
 800667a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800667e:	f104 021a 	add.w	r2, r4, #26
 8006682:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006684:	9306      	str	r3, [sp, #24]
 8006686:	eba3 0309 	sub.w	r3, r3, r9
 800668a:	455b      	cmp	r3, fp
 800668c:	dc31      	bgt.n	80066f2 <_printf_float+0x36e>
 800668e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006690:	459a      	cmp	sl, r3
 8006692:	dc3a      	bgt.n	800670a <_printf_float+0x386>
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	07da      	lsls	r2, r3, #31
 8006698:	d437      	bmi.n	800670a <_printf_float+0x386>
 800669a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800669c:	ebaa 0903 	sub.w	r9, sl, r3
 80066a0:	9b06      	ldr	r3, [sp, #24]
 80066a2:	ebaa 0303 	sub.w	r3, sl, r3
 80066a6:	4599      	cmp	r9, r3
 80066a8:	bfa8      	it	ge
 80066aa:	4699      	movge	r9, r3
 80066ac:	f1b9 0f00 	cmp.w	r9, #0
 80066b0:	dc33      	bgt.n	800671a <_printf_float+0x396>
 80066b2:	f04f 0800 	mov.w	r8, #0
 80066b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066ba:	f104 0b1a 	add.w	fp, r4, #26
 80066be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c0:	ebaa 0303 	sub.w	r3, sl, r3
 80066c4:	eba3 0309 	sub.w	r3, r3, r9
 80066c8:	4543      	cmp	r3, r8
 80066ca:	f77f af79 	ble.w	80065c0 <_printf_float+0x23c>
 80066ce:	2301      	movs	r3, #1
 80066d0:	465a      	mov	r2, fp
 80066d2:	4631      	mov	r1, r6
 80066d4:	4628      	mov	r0, r5
 80066d6:	47b8      	blx	r7
 80066d8:	3001      	adds	r0, #1
 80066da:	f43f aeae 	beq.w	800643a <_printf_float+0xb6>
 80066de:	f108 0801 	add.w	r8, r8, #1
 80066e2:	e7ec      	b.n	80066be <_printf_float+0x33a>
 80066e4:	4642      	mov	r2, r8
 80066e6:	4631      	mov	r1, r6
 80066e8:	4628      	mov	r0, r5
 80066ea:	47b8      	blx	r7
 80066ec:	3001      	adds	r0, #1
 80066ee:	d1c2      	bne.n	8006676 <_printf_float+0x2f2>
 80066f0:	e6a3      	b.n	800643a <_printf_float+0xb6>
 80066f2:	2301      	movs	r3, #1
 80066f4:	4631      	mov	r1, r6
 80066f6:	4628      	mov	r0, r5
 80066f8:	9206      	str	r2, [sp, #24]
 80066fa:	47b8      	blx	r7
 80066fc:	3001      	adds	r0, #1
 80066fe:	f43f ae9c 	beq.w	800643a <_printf_float+0xb6>
 8006702:	9a06      	ldr	r2, [sp, #24]
 8006704:	f10b 0b01 	add.w	fp, fp, #1
 8006708:	e7bb      	b.n	8006682 <_printf_float+0x2fe>
 800670a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800670e:	4631      	mov	r1, r6
 8006710:	4628      	mov	r0, r5
 8006712:	47b8      	blx	r7
 8006714:	3001      	adds	r0, #1
 8006716:	d1c0      	bne.n	800669a <_printf_float+0x316>
 8006718:	e68f      	b.n	800643a <_printf_float+0xb6>
 800671a:	9a06      	ldr	r2, [sp, #24]
 800671c:	464b      	mov	r3, r9
 800671e:	4442      	add	r2, r8
 8006720:	4631      	mov	r1, r6
 8006722:	4628      	mov	r0, r5
 8006724:	47b8      	blx	r7
 8006726:	3001      	adds	r0, #1
 8006728:	d1c3      	bne.n	80066b2 <_printf_float+0x32e>
 800672a:	e686      	b.n	800643a <_printf_float+0xb6>
 800672c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006730:	f1ba 0f01 	cmp.w	sl, #1
 8006734:	dc01      	bgt.n	800673a <_printf_float+0x3b6>
 8006736:	07db      	lsls	r3, r3, #31
 8006738:	d536      	bpl.n	80067a8 <_printf_float+0x424>
 800673a:	2301      	movs	r3, #1
 800673c:	4642      	mov	r2, r8
 800673e:	4631      	mov	r1, r6
 8006740:	4628      	mov	r0, r5
 8006742:	47b8      	blx	r7
 8006744:	3001      	adds	r0, #1
 8006746:	f43f ae78 	beq.w	800643a <_printf_float+0xb6>
 800674a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800674e:	4631      	mov	r1, r6
 8006750:	4628      	mov	r0, r5
 8006752:	47b8      	blx	r7
 8006754:	3001      	adds	r0, #1
 8006756:	f43f ae70 	beq.w	800643a <_printf_float+0xb6>
 800675a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800675e:	2200      	movs	r2, #0
 8006760:	2300      	movs	r3, #0
 8006762:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006766:	f7fa f9bf 	bl	8000ae8 <__aeabi_dcmpeq>
 800676a:	b9c0      	cbnz	r0, 800679e <_printf_float+0x41a>
 800676c:	4653      	mov	r3, sl
 800676e:	f108 0201 	add.w	r2, r8, #1
 8006772:	4631      	mov	r1, r6
 8006774:	4628      	mov	r0, r5
 8006776:	47b8      	blx	r7
 8006778:	3001      	adds	r0, #1
 800677a:	d10c      	bne.n	8006796 <_printf_float+0x412>
 800677c:	e65d      	b.n	800643a <_printf_float+0xb6>
 800677e:	2301      	movs	r3, #1
 8006780:	465a      	mov	r2, fp
 8006782:	4631      	mov	r1, r6
 8006784:	4628      	mov	r0, r5
 8006786:	47b8      	blx	r7
 8006788:	3001      	adds	r0, #1
 800678a:	f43f ae56 	beq.w	800643a <_printf_float+0xb6>
 800678e:	f108 0801 	add.w	r8, r8, #1
 8006792:	45d0      	cmp	r8, sl
 8006794:	dbf3      	blt.n	800677e <_printf_float+0x3fa>
 8006796:	464b      	mov	r3, r9
 8006798:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800679c:	e6df      	b.n	800655e <_printf_float+0x1da>
 800679e:	f04f 0800 	mov.w	r8, #0
 80067a2:	f104 0b1a 	add.w	fp, r4, #26
 80067a6:	e7f4      	b.n	8006792 <_printf_float+0x40e>
 80067a8:	2301      	movs	r3, #1
 80067aa:	4642      	mov	r2, r8
 80067ac:	e7e1      	b.n	8006772 <_printf_float+0x3ee>
 80067ae:	2301      	movs	r3, #1
 80067b0:	464a      	mov	r2, r9
 80067b2:	4631      	mov	r1, r6
 80067b4:	4628      	mov	r0, r5
 80067b6:	47b8      	blx	r7
 80067b8:	3001      	adds	r0, #1
 80067ba:	f43f ae3e 	beq.w	800643a <_printf_float+0xb6>
 80067be:	f108 0801 	add.w	r8, r8, #1
 80067c2:	68e3      	ldr	r3, [r4, #12]
 80067c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067c6:	1a5b      	subs	r3, r3, r1
 80067c8:	4543      	cmp	r3, r8
 80067ca:	dcf0      	bgt.n	80067ae <_printf_float+0x42a>
 80067cc:	e6fc      	b.n	80065c8 <_printf_float+0x244>
 80067ce:	f04f 0800 	mov.w	r8, #0
 80067d2:	f104 0919 	add.w	r9, r4, #25
 80067d6:	e7f4      	b.n	80067c2 <_printf_float+0x43e>

080067d8 <_printf_common>:
 80067d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067dc:	4616      	mov	r6, r2
 80067de:	4698      	mov	r8, r3
 80067e0:	688a      	ldr	r2, [r1, #8]
 80067e2:	690b      	ldr	r3, [r1, #16]
 80067e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067e8:	4293      	cmp	r3, r2
 80067ea:	bfb8      	it	lt
 80067ec:	4613      	movlt	r3, r2
 80067ee:	6033      	str	r3, [r6, #0]
 80067f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067f4:	4607      	mov	r7, r0
 80067f6:	460c      	mov	r4, r1
 80067f8:	b10a      	cbz	r2, 80067fe <_printf_common+0x26>
 80067fa:	3301      	adds	r3, #1
 80067fc:	6033      	str	r3, [r6, #0]
 80067fe:	6823      	ldr	r3, [r4, #0]
 8006800:	0699      	lsls	r1, r3, #26
 8006802:	bf42      	ittt	mi
 8006804:	6833      	ldrmi	r3, [r6, #0]
 8006806:	3302      	addmi	r3, #2
 8006808:	6033      	strmi	r3, [r6, #0]
 800680a:	6825      	ldr	r5, [r4, #0]
 800680c:	f015 0506 	ands.w	r5, r5, #6
 8006810:	d106      	bne.n	8006820 <_printf_common+0x48>
 8006812:	f104 0a19 	add.w	sl, r4, #25
 8006816:	68e3      	ldr	r3, [r4, #12]
 8006818:	6832      	ldr	r2, [r6, #0]
 800681a:	1a9b      	subs	r3, r3, r2
 800681c:	42ab      	cmp	r3, r5
 800681e:	dc26      	bgt.n	800686e <_printf_common+0x96>
 8006820:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006824:	6822      	ldr	r2, [r4, #0]
 8006826:	3b00      	subs	r3, #0
 8006828:	bf18      	it	ne
 800682a:	2301      	movne	r3, #1
 800682c:	0692      	lsls	r2, r2, #26
 800682e:	d42b      	bmi.n	8006888 <_printf_common+0xb0>
 8006830:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006834:	4641      	mov	r1, r8
 8006836:	4638      	mov	r0, r7
 8006838:	47c8      	blx	r9
 800683a:	3001      	adds	r0, #1
 800683c:	d01e      	beq.n	800687c <_printf_common+0xa4>
 800683e:	6823      	ldr	r3, [r4, #0]
 8006840:	6922      	ldr	r2, [r4, #16]
 8006842:	f003 0306 	and.w	r3, r3, #6
 8006846:	2b04      	cmp	r3, #4
 8006848:	bf02      	ittt	eq
 800684a:	68e5      	ldreq	r5, [r4, #12]
 800684c:	6833      	ldreq	r3, [r6, #0]
 800684e:	1aed      	subeq	r5, r5, r3
 8006850:	68a3      	ldr	r3, [r4, #8]
 8006852:	bf0c      	ite	eq
 8006854:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006858:	2500      	movne	r5, #0
 800685a:	4293      	cmp	r3, r2
 800685c:	bfc4      	itt	gt
 800685e:	1a9b      	subgt	r3, r3, r2
 8006860:	18ed      	addgt	r5, r5, r3
 8006862:	2600      	movs	r6, #0
 8006864:	341a      	adds	r4, #26
 8006866:	42b5      	cmp	r5, r6
 8006868:	d11a      	bne.n	80068a0 <_printf_common+0xc8>
 800686a:	2000      	movs	r0, #0
 800686c:	e008      	b.n	8006880 <_printf_common+0xa8>
 800686e:	2301      	movs	r3, #1
 8006870:	4652      	mov	r2, sl
 8006872:	4641      	mov	r1, r8
 8006874:	4638      	mov	r0, r7
 8006876:	47c8      	blx	r9
 8006878:	3001      	adds	r0, #1
 800687a:	d103      	bne.n	8006884 <_printf_common+0xac>
 800687c:	f04f 30ff 	mov.w	r0, #4294967295
 8006880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006884:	3501      	adds	r5, #1
 8006886:	e7c6      	b.n	8006816 <_printf_common+0x3e>
 8006888:	18e1      	adds	r1, r4, r3
 800688a:	1c5a      	adds	r2, r3, #1
 800688c:	2030      	movs	r0, #48	@ 0x30
 800688e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006892:	4422      	add	r2, r4
 8006894:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006898:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800689c:	3302      	adds	r3, #2
 800689e:	e7c7      	b.n	8006830 <_printf_common+0x58>
 80068a0:	2301      	movs	r3, #1
 80068a2:	4622      	mov	r2, r4
 80068a4:	4641      	mov	r1, r8
 80068a6:	4638      	mov	r0, r7
 80068a8:	47c8      	blx	r9
 80068aa:	3001      	adds	r0, #1
 80068ac:	d0e6      	beq.n	800687c <_printf_common+0xa4>
 80068ae:	3601      	adds	r6, #1
 80068b0:	e7d9      	b.n	8006866 <_printf_common+0x8e>
	...

080068b4 <_printf_i>:
 80068b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068b8:	7e0f      	ldrb	r7, [r1, #24]
 80068ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80068bc:	2f78      	cmp	r7, #120	@ 0x78
 80068be:	4691      	mov	r9, r2
 80068c0:	4680      	mov	r8, r0
 80068c2:	460c      	mov	r4, r1
 80068c4:	469a      	mov	sl, r3
 80068c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80068ca:	d807      	bhi.n	80068dc <_printf_i+0x28>
 80068cc:	2f62      	cmp	r7, #98	@ 0x62
 80068ce:	d80a      	bhi.n	80068e6 <_printf_i+0x32>
 80068d0:	2f00      	cmp	r7, #0
 80068d2:	f000 80d1 	beq.w	8006a78 <_printf_i+0x1c4>
 80068d6:	2f58      	cmp	r7, #88	@ 0x58
 80068d8:	f000 80b8 	beq.w	8006a4c <_printf_i+0x198>
 80068dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068e4:	e03a      	b.n	800695c <_printf_i+0xa8>
 80068e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068ea:	2b15      	cmp	r3, #21
 80068ec:	d8f6      	bhi.n	80068dc <_printf_i+0x28>
 80068ee:	a101      	add	r1, pc, #4	@ (adr r1, 80068f4 <_printf_i+0x40>)
 80068f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068f4:	0800694d 	.word	0x0800694d
 80068f8:	08006961 	.word	0x08006961
 80068fc:	080068dd 	.word	0x080068dd
 8006900:	080068dd 	.word	0x080068dd
 8006904:	080068dd 	.word	0x080068dd
 8006908:	080068dd 	.word	0x080068dd
 800690c:	08006961 	.word	0x08006961
 8006910:	080068dd 	.word	0x080068dd
 8006914:	080068dd 	.word	0x080068dd
 8006918:	080068dd 	.word	0x080068dd
 800691c:	080068dd 	.word	0x080068dd
 8006920:	08006a5f 	.word	0x08006a5f
 8006924:	0800698b 	.word	0x0800698b
 8006928:	08006a19 	.word	0x08006a19
 800692c:	080068dd 	.word	0x080068dd
 8006930:	080068dd 	.word	0x080068dd
 8006934:	08006a81 	.word	0x08006a81
 8006938:	080068dd 	.word	0x080068dd
 800693c:	0800698b 	.word	0x0800698b
 8006940:	080068dd 	.word	0x080068dd
 8006944:	080068dd 	.word	0x080068dd
 8006948:	08006a21 	.word	0x08006a21
 800694c:	6833      	ldr	r3, [r6, #0]
 800694e:	1d1a      	adds	r2, r3, #4
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	6032      	str	r2, [r6, #0]
 8006954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006958:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800695c:	2301      	movs	r3, #1
 800695e:	e09c      	b.n	8006a9a <_printf_i+0x1e6>
 8006960:	6833      	ldr	r3, [r6, #0]
 8006962:	6820      	ldr	r0, [r4, #0]
 8006964:	1d19      	adds	r1, r3, #4
 8006966:	6031      	str	r1, [r6, #0]
 8006968:	0606      	lsls	r6, r0, #24
 800696a:	d501      	bpl.n	8006970 <_printf_i+0xbc>
 800696c:	681d      	ldr	r5, [r3, #0]
 800696e:	e003      	b.n	8006978 <_printf_i+0xc4>
 8006970:	0645      	lsls	r5, r0, #25
 8006972:	d5fb      	bpl.n	800696c <_printf_i+0xb8>
 8006974:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006978:	2d00      	cmp	r5, #0
 800697a:	da03      	bge.n	8006984 <_printf_i+0xd0>
 800697c:	232d      	movs	r3, #45	@ 0x2d
 800697e:	426d      	negs	r5, r5
 8006980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006984:	4858      	ldr	r0, [pc, #352]	@ (8006ae8 <_printf_i+0x234>)
 8006986:	230a      	movs	r3, #10
 8006988:	e011      	b.n	80069ae <_printf_i+0xfa>
 800698a:	6821      	ldr	r1, [r4, #0]
 800698c:	6833      	ldr	r3, [r6, #0]
 800698e:	0608      	lsls	r0, r1, #24
 8006990:	f853 5b04 	ldr.w	r5, [r3], #4
 8006994:	d402      	bmi.n	800699c <_printf_i+0xe8>
 8006996:	0649      	lsls	r1, r1, #25
 8006998:	bf48      	it	mi
 800699a:	b2ad      	uxthmi	r5, r5
 800699c:	2f6f      	cmp	r7, #111	@ 0x6f
 800699e:	4852      	ldr	r0, [pc, #328]	@ (8006ae8 <_printf_i+0x234>)
 80069a0:	6033      	str	r3, [r6, #0]
 80069a2:	bf14      	ite	ne
 80069a4:	230a      	movne	r3, #10
 80069a6:	2308      	moveq	r3, #8
 80069a8:	2100      	movs	r1, #0
 80069aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069ae:	6866      	ldr	r6, [r4, #4]
 80069b0:	60a6      	str	r6, [r4, #8]
 80069b2:	2e00      	cmp	r6, #0
 80069b4:	db05      	blt.n	80069c2 <_printf_i+0x10e>
 80069b6:	6821      	ldr	r1, [r4, #0]
 80069b8:	432e      	orrs	r6, r5
 80069ba:	f021 0104 	bic.w	r1, r1, #4
 80069be:	6021      	str	r1, [r4, #0]
 80069c0:	d04b      	beq.n	8006a5a <_printf_i+0x1a6>
 80069c2:	4616      	mov	r6, r2
 80069c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80069c8:	fb03 5711 	mls	r7, r3, r1, r5
 80069cc:	5dc7      	ldrb	r7, [r0, r7]
 80069ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069d2:	462f      	mov	r7, r5
 80069d4:	42bb      	cmp	r3, r7
 80069d6:	460d      	mov	r5, r1
 80069d8:	d9f4      	bls.n	80069c4 <_printf_i+0x110>
 80069da:	2b08      	cmp	r3, #8
 80069dc:	d10b      	bne.n	80069f6 <_printf_i+0x142>
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	07df      	lsls	r7, r3, #31
 80069e2:	d508      	bpl.n	80069f6 <_printf_i+0x142>
 80069e4:	6923      	ldr	r3, [r4, #16]
 80069e6:	6861      	ldr	r1, [r4, #4]
 80069e8:	4299      	cmp	r1, r3
 80069ea:	bfde      	ittt	le
 80069ec:	2330      	movle	r3, #48	@ 0x30
 80069ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80069f6:	1b92      	subs	r2, r2, r6
 80069f8:	6122      	str	r2, [r4, #16]
 80069fa:	f8cd a000 	str.w	sl, [sp]
 80069fe:	464b      	mov	r3, r9
 8006a00:	aa03      	add	r2, sp, #12
 8006a02:	4621      	mov	r1, r4
 8006a04:	4640      	mov	r0, r8
 8006a06:	f7ff fee7 	bl	80067d8 <_printf_common>
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	d14a      	bne.n	8006aa4 <_printf_i+0x1f0>
 8006a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a12:	b004      	add	sp, #16
 8006a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a18:	6823      	ldr	r3, [r4, #0]
 8006a1a:	f043 0320 	orr.w	r3, r3, #32
 8006a1e:	6023      	str	r3, [r4, #0]
 8006a20:	4832      	ldr	r0, [pc, #200]	@ (8006aec <_printf_i+0x238>)
 8006a22:	2778      	movs	r7, #120	@ 0x78
 8006a24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a28:	6823      	ldr	r3, [r4, #0]
 8006a2a:	6831      	ldr	r1, [r6, #0]
 8006a2c:	061f      	lsls	r7, r3, #24
 8006a2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a32:	d402      	bmi.n	8006a3a <_printf_i+0x186>
 8006a34:	065f      	lsls	r7, r3, #25
 8006a36:	bf48      	it	mi
 8006a38:	b2ad      	uxthmi	r5, r5
 8006a3a:	6031      	str	r1, [r6, #0]
 8006a3c:	07d9      	lsls	r1, r3, #31
 8006a3e:	bf44      	itt	mi
 8006a40:	f043 0320 	orrmi.w	r3, r3, #32
 8006a44:	6023      	strmi	r3, [r4, #0]
 8006a46:	b11d      	cbz	r5, 8006a50 <_printf_i+0x19c>
 8006a48:	2310      	movs	r3, #16
 8006a4a:	e7ad      	b.n	80069a8 <_printf_i+0xf4>
 8006a4c:	4826      	ldr	r0, [pc, #152]	@ (8006ae8 <_printf_i+0x234>)
 8006a4e:	e7e9      	b.n	8006a24 <_printf_i+0x170>
 8006a50:	6823      	ldr	r3, [r4, #0]
 8006a52:	f023 0320 	bic.w	r3, r3, #32
 8006a56:	6023      	str	r3, [r4, #0]
 8006a58:	e7f6      	b.n	8006a48 <_printf_i+0x194>
 8006a5a:	4616      	mov	r6, r2
 8006a5c:	e7bd      	b.n	80069da <_printf_i+0x126>
 8006a5e:	6833      	ldr	r3, [r6, #0]
 8006a60:	6825      	ldr	r5, [r4, #0]
 8006a62:	6961      	ldr	r1, [r4, #20]
 8006a64:	1d18      	adds	r0, r3, #4
 8006a66:	6030      	str	r0, [r6, #0]
 8006a68:	062e      	lsls	r6, r5, #24
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	d501      	bpl.n	8006a72 <_printf_i+0x1be>
 8006a6e:	6019      	str	r1, [r3, #0]
 8006a70:	e002      	b.n	8006a78 <_printf_i+0x1c4>
 8006a72:	0668      	lsls	r0, r5, #25
 8006a74:	d5fb      	bpl.n	8006a6e <_printf_i+0x1ba>
 8006a76:	8019      	strh	r1, [r3, #0]
 8006a78:	2300      	movs	r3, #0
 8006a7a:	6123      	str	r3, [r4, #16]
 8006a7c:	4616      	mov	r6, r2
 8006a7e:	e7bc      	b.n	80069fa <_printf_i+0x146>
 8006a80:	6833      	ldr	r3, [r6, #0]
 8006a82:	1d1a      	adds	r2, r3, #4
 8006a84:	6032      	str	r2, [r6, #0]
 8006a86:	681e      	ldr	r6, [r3, #0]
 8006a88:	6862      	ldr	r2, [r4, #4]
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	f7f9 fbaf 	bl	80001f0 <memchr>
 8006a92:	b108      	cbz	r0, 8006a98 <_printf_i+0x1e4>
 8006a94:	1b80      	subs	r0, r0, r6
 8006a96:	6060      	str	r0, [r4, #4]
 8006a98:	6863      	ldr	r3, [r4, #4]
 8006a9a:	6123      	str	r3, [r4, #16]
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aa2:	e7aa      	b.n	80069fa <_printf_i+0x146>
 8006aa4:	6923      	ldr	r3, [r4, #16]
 8006aa6:	4632      	mov	r2, r6
 8006aa8:	4649      	mov	r1, r9
 8006aaa:	4640      	mov	r0, r8
 8006aac:	47d0      	blx	sl
 8006aae:	3001      	adds	r0, #1
 8006ab0:	d0ad      	beq.n	8006a0e <_printf_i+0x15a>
 8006ab2:	6823      	ldr	r3, [r4, #0]
 8006ab4:	079b      	lsls	r3, r3, #30
 8006ab6:	d413      	bmi.n	8006ae0 <_printf_i+0x22c>
 8006ab8:	68e0      	ldr	r0, [r4, #12]
 8006aba:	9b03      	ldr	r3, [sp, #12]
 8006abc:	4298      	cmp	r0, r3
 8006abe:	bfb8      	it	lt
 8006ac0:	4618      	movlt	r0, r3
 8006ac2:	e7a6      	b.n	8006a12 <_printf_i+0x15e>
 8006ac4:	2301      	movs	r3, #1
 8006ac6:	4632      	mov	r2, r6
 8006ac8:	4649      	mov	r1, r9
 8006aca:	4640      	mov	r0, r8
 8006acc:	47d0      	blx	sl
 8006ace:	3001      	adds	r0, #1
 8006ad0:	d09d      	beq.n	8006a0e <_printf_i+0x15a>
 8006ad2:	3501      	adds	r5, #1
 8006ad4:	68e3      	ldr	r3, [r4, #12]
 8006ad6:	9903      	ldr	r1, [sp, #12]
 8006ad8:	1a5b      	subs	r3, r3, r1
 8006ada:	42ab      	cmp	r3, r5
 8006adc:	dcf2      	bgt.n	8006ac4 <_printf_i+0x210>
 8006ade:	e7eb      	b.n	8006ab8 <_printf_i+0x204>
 8006ae0:	2500      	movs	r5, #0
 8006ae2:	f104 0619 	add.w	r6, r4, #25
 8006ae6:	e7f5      	b.n	8006ad4 <_printf_i+0x220>
 8006ae8:	0800ab96 	.word	0x0800ab96
 8006aec:	0800aba7 	.word	0x0800aba7

08006af0 <_scanf_float>:
 8006af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af4:	b087      	sub	sp, #28
 8006af6:	4691      	mov	r9, r2
 8006af8:	9303      	str	r3, [sp, #12]
 8006afa:	688b      	ldr	r3, [r1, #8]
 8006afc:	1e5a      	subs	r2, r3, #1
 8006afe:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006b02:	bf81      	itttt	hi
 8006b04:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006b08:	eb03 0b05 	addhi.w	fp, r3, r5
 8006b0c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006b10:	608b      	strhi	r3, [r1, #8]
 8006b12:	680b      	ldr	r3, [r1, #0]
 8006b14:	460a      	mov	r2, r1
 8006b16:	f04f 0500 	mov.w	r5, #0
 8006b1a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006b1e:	f842 3b1c 	str.w	r3, [r2], #28
 8006b22:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006b26:	4680      	mov	r8, r0
 8006b28:	460c      	mov	r4, r1
 8006b2a:	bf98      	it	ls
 8006b2c:	f04f 0b00 	movls.w	fp, #0
 8006b30:	9201      	str	r2, [sp, #4]
 8006b32:	4616      	mov	r6, r2
 8006b34:	46aa      	mov	sl, r5
 8006b36:	462f      	mov	r7, r5
 8006b38:	9502      	str	r5, [sp, #8]
 8006b3a:	68a2      	ldr	r2, [r4, #8]
 8006b3c:	b15a      	cbz	r2, 8006b56 <_scanf_float+0x66>
 8006b3e:	f8d9 3000 	ldr.w	r3, [r9]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	2b4e      	cmp	r3, #78	@ 0x4e
 8006b46:	d863      	bhi.n	8006c10 <_scanf_float+0x120>
 8006b48:	2b40      	cmp	r3, #64	@ 0x40
 8006b4a:	d83b      	bhi.n	8006bc4 <_scanf_float+0xd4>
 8006b4c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006b50:	b2c8      	uxtb	r0, r1
 8006b52:	280e      	cmp	r0, #14
 8006b54:	d939      	bls.n	8006bca <_scanf_float+0xda>
 8006b56:	b11f      	cbz	r7, 8006b60 <_scanf_float+0x70>
 8006b58:	6823      	ldr	r3, [r4, #0]
 8006b5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b5e:	6023      	str	r3, [r4, #0]
 8006b60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b64:	f1ba 0f01 	cmp.w	sl, #1
 8006b68:	f200 8114 	bhi.w	8006d94 <_scanf_float+0x2a4>
 8006b6c:	9b01      	ldr	r3, [sp, #4]
 8006b6e:	429e      	cmp	r6, r3
 8006b70:	f200 8105 	bhi.w	8006d7e <_scanf_float+0x28e>
 8006b74:	2001      	movs	r0, #1
 8006b76:	b007      	add	sp, #28
 8006b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006b80:	2a0d      	cmp	r2, #13
 8006b82:	d8e8      	bhi.n	8006b56 <_scanf_float+0x66>
 8006b84:	a101      	add	r1, pc, #4	@ (adr r1, 8006b8c <_scanf_float+0x9c>)
 8006b86:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006b8a:	bf00      	nop
 8006b8c:	08006cd5 	.word	0x08006cd5
 8006b90:	08006b57 	.word	0x08006b57
 8006b94:	08006b57 	.word	0x08006b57
 8006b98:	08006b57 	.word	0x08006b57
 8006b9c:	08006d31 	.word	0x08006d31
 8006ba0:	08006d0b 	.word	0x08006d0b
 8006ba4:	08006b57 	.word	0x08006b57
 8006ba8:	08006b57 	.word	0x08006b57
 8006bac:	08006ce3 	.word	0x08006ce3
 8006bb0:	08006b57 	.word	0x08006b57
 8006bb4:	08006b57 	.word	0x08006b57
 8006bb8:	08006b57 	.word	0x08006b57
 8006bbc:	08006b57 	.word	0x08006b57
 8006bc0:	08006c9f 	.word	0x08006c9f
 8006bc4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006bc8:	e7da      	b.n	8006b80 <_scanf_float+0x90>
 8006bca:	290e      	cmp	r1, #14
 8006bcc:	d8c3      	bhi.n	8006b56 <_scanf_float+0x66>
 8006bce:	a001      	add	r0, pc, #4	@ (adr r0, 8006bd4 <_scanf_float+0xe4>)
 8006bd0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006bd4:	08006c8f 	.word	0x08006c8f
 8006bd8:	08006b57 	.word	0x08006b57
 8006bdc:	08006c8f 	.word	0x08006c8f
 8006be0:	08006d1f 	.word	0x08006d1f
 8006be4:	08006b57 	.word	0x08006b57
 8006be8:	08006c31 	.word	0x08006c31
 8006bec:	08006c75 	.word	0x08006c75
 8006bf0:	08006c75 	.word	0x08006c75
 8006bf4:	08006c75 	.word	0x08006c75
 8006bf8:	08006c75 	.word	0x08006c75
 8006bfc:	08006c75 	.word	0x08006c75
 8006c00:	08006c75 	.word	0x08006c75
 8006c04:	08006c75 	.word	0x08006c75
 8006c08:	08006c75 	.word	0x08006c75
 8006c0c:	08006c75 	.word	0x08006c75
 8006c10:	2b6e      	cmp	r3, #110	@ 0x6e
 8006c12:	d809      	bhi.n	8006c28 <_scanf_float+0x138>
 8006c14:	2b60      	cmp	r3, #96	@ 0x60
 8006c16:	d8b1      	bhi.n	8006b7c <_scanf_float+0x8c>
 8006c18:	2b54      	cmp	r3, #84	@ 0x54
 8006c1a:	d07b      	beq.n	8006d14 <_scanf_float+0x224>
 8006c1c:	2b59      	cmp	r3, #89	@ 0x59
 8006c1e:	d19a      	bne.n	8006b56 <_scanf_float+0x66>
 8006c20:	2d07      	cmp	r5, #7
 8006c22:	d198      	bne.n	8006b56 <_scanf_float+0x66>
 8006c24:	2508      	movs	r5, #8
 8006c26:	e02f      	b.n	8006c88 <_scanf_float+0x198>
 8006c28:	2b74      	cmp	r3, #116	@ 0x74
 8006c2a:	d073      	beq.n	8006d14 <_scanf_float+0x224>
 8006c2c:	2b79      	cmp	r3, #121	@ 0x79
 8006c2e:	e7f6      	b.n	8006c1e <_scanf_float+0x12e>
 8006c30:	6821      	ldr	r1, [r4, #0]
 8006c32:	05c8      	lsls	r0, r1, #23
 8006c34:	d51e      	bpl.n	8006c74 <_scanf_float+0x184>
 8006c36:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006c3a:	6021      	str	r1, [r4, #0]
 8006c3c:	3701      	adds	r7, #1
 8006c3e:	f1bb 0f00 	cmp.w	fp, #0
 8006c42:	d003      	beq.n	8006c4c <_scanf_float+0x15c>
 8006c44:	3201      	adds	r2, #1
 8006c46:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006c4a:	60a2      	str	r2, [r4, #8]
 8006c4c:	68a3      	ldr	r3, [r4, #8]
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	60a3      	str	r3, [r4, #8]
 8006c52:	6923      	ldr	r3, [r4, #16]
 8006c54:	3301      	adds	r3, #1
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006c5c:	3b01      	subs	r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f8c9 3004 	str.w	r3, [r9, #4]
 8006c64:	f340 8082 	ble.w	8006d6c <_scanf_float+0x27c>
 8006c68:	f8d9 3000 	ldr.w	r3, [r9]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	f8c9 3000 	str.w	r3, [r9]
 8006c72:	e762      	b.n	8006b3a <_scanf_float+0x4a>
 8006c74:	eb1a 0105 	adds.w	r1, sl, r5
 8006c78:	f47f af6d 	bne.w	8006b56 <_scanf_float+0x66>
 8006c7c:	6822      	ldr	r2, [r4, #0]
 8006c7e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006c82:	6022      	str	r2, [r4, #0]
 8006c84:	460d      	mov	r5, r1
 8006c86:	468a      	mov	sl, r1
 8006c88:	f806 3b01 	strb.w	r3, [r6], #1
 8006c8c:	e7de      	b.n	8006c4c <_scanf_float+0x15c>
 8006c8e:	6822      	ldr	r2, [r4, #0]
 8006c90:	0610      	lsls	r0, r2, #24
 8006c92:	f57f af60 	bpl.w	8006b56 <_scanf_float+0x66>
 8006c96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c9a:	6022      	str	r2, [r4, #0]
 8006c9c:	e7f4      	b.n	8006c88 <_scanf_float+0x198>
 8006c9e:	f1ba 0f00 	cmp.w	sl, #0
 8006ca2:	d10c      	bne.n	8006cbe <_scanf_float+0x1ce>
 8006ca4:	b977      	cbnz	r7, 8006cc4 <_scanf_float+0x1d4>
 8006ca6:	6822      	ldr	r2, [r4, #0]
 8006ca8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006cac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006cb0:	d108      	bne.n	8006cc4 <_scanf_float+0x1d4>
 8006cb2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006cb6:	6022      	str	r2, [r4, #0]
 8006cb8:	f04f 0a01 	mov.w	sl, #1
 8006cbc:	e7e4      	b.n	8006c88 <_scanf_float+0x198>
 8006cbe:	f1ba 0f02 	cmp.w	sl, #2
 8006cc2:	d050      	beq.n	8006d66 <_scanf_float+0x276>
 8006cc4:	2d01      	cmp	r5, #1
 8006cc6:	d002      	beq.n	8006cce <_scanf_float+0x1de>
 8006cc8:	2d04      	cmp	r5, #4
 8006cca:	f47f af44 	bne.w	8006b56 <_scanf_float+0x66>
 8006cce:	3501      	adds	r5, #1
 8006cd0:	b2ed      	uxtb	r5, r5
 8006cd2:	e7d9      	b.n	8006c88 <_scanf_float+0x198>
 8006cd4:	f1ba 0f01 	cmp.w	sl, #1
 8006cd8:	f47f af3d 	bne.w	8006b56 <_scanf_float+0x66>
 8006cdc:	f04f 0a02 	mov.w	sl, #2
 8006ce0:	e7d2      	b.n	8006c88 <_scanf_float+0x198>
 8006ce2:	b975      	cbnz	r5, 8006d02 <_scanf_float+0x212>
 8006ce4:	2f00      	cmp	r7, #0
 8006ce6:	f47f af37 	bne.w	8006b58 <_scanf_float+0x68>
 8006cea:	6822      	ldr	r2, [r4, #0]
 8006cec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006cf0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006cf4:	f040 8103 	bne.w	8006efe <_scanf_float+0x40e>
 8006cf8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006cfc:	6022      	str	r2, [r4, #0]
 8006cfe:	2501      	movs	r5, #1
 8006d00:	e7c2      	b.n	8006c88 <_scanf_float+0x198>
 8006d02:	2d03      	cmp	r5, #3
 8006d04:	d0e3      	beq.n	8006cce <_scanf_float+0x1de>
 8006d06:	2d05      	cmp	r5, #5
 8006d08:	e7df      	b.n	8006cca <_scanf_float+0x1da>
 8006d0a:	2d02      	cmp	r5, #2
 8006d0c:	f47f af23 	bne.w	8006b56 <_scanf_float+0x66>
 8006d10:	2503      	movs	r5, #3
 8006d12:	e7b9      	b.n	8006c88 <_scanf_float+0x198>
 8006d14:	2d06      	cmp	r5, #6
 8006d16:	f47f af1e 	bne.w	8006b56 <_scanf_float+0x66>
 8006d1a:	2507      	movs	r5, #7
 8006d1c:	e7b4      	b.n	8006c88 <_scanf_float+0x198>
 8006d1e:	6822      	ldr	r2, [r4, #0]
 8006d20:	0591      	lsls	r1, r2, #22
 8006d22:	f57f af18 	bpl.w	8006b56 <_scanf_float+0x66>
 8006d26:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006d2a:	6022      	str	r2, [r4, #0]
 8006d2c:	9702      	str	r7, [sp, #8]
 8006d2e:	e7ab      	b.n	8006c88 <_scanf_float+0x198>
 8006d30:	6822      	ldr	r2, [r4, #0]
 8006d32:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006d36:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006d3a:	d005      	beq.n	8006d48 <_scanf_float+0x258>
 8006d3c:	0550      	lsls	r0, r2, #21
 8006d3e:	f57f af0a 	bpl.w	8006b56 <_scanf_float+0x66>
 8006d42:	2f00      	cmp	r7, #0
 8006d44:	f000 80db 	beq.w	8006efe <_scanf_float+0x40e>
 8006d48:	0591      	lsls	r1, r2, #22
 8006d4a:	bf58      	it	pl
 8006d4c:	9902      	ldrpl	r1, [sp, #8]
 8006d4e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d52:	bf58      	it	pl
 8006d54:	1a79      	subpl	r1, r7, r1
 8006d56:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006d5a:	bf58      	it	pl
 8006d5c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006d60:	6022      	str	r2, [r4, #0]
 8006d62:	2700      	movs	r7, #0
 8006d64:	e790      	b.n	8006c88 <_scanf_float+0x198>
 8006d66:	f04f 0a03 	mov.w	sl, #3
 8006d6a:	e78d      	b.n	8006c88 <_scanf_float+0x198>
 8006d6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006d70:	4649      	mov	r1, r9
 8006d72:	4640      	mov	r0, r8
 8006d74:	4798      	blx	r3
 8006d76:	2800      	cmp	r0, #0
 8006d78:	f43f aedf 	beq.w	8006b3a <_scanf_float+0x4a>
 8006d7c:	e6eb      	b.n	8006b56 <_scanf_float+0x66>
 8006d7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006d82:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d86:	464a      	mov	r2, r9
 8006d88:	4640      	mov	r0, r8
 8006d8a:	4798      	blx	r3
 8006d8c:	6923      	ldr	r3, [r4, #16]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	6123      	str	r3, [r4, #16]
 8006d92:	e6eb      	b.n	8006b6c <_scanf_float+0x7c>
 8006d94:	1e6b      	subs	r3, r5, #1
 8006d96:	2b06      	cmp	r3, #6
 8006d98:	d824      	bhi.n	8006de4 <_scanf_float+0x2f4>
 8006d9a:	2d02      	cmp	r5, #2
 8006d9c:	d836      	bhi.n	8006e0c <_scanf_float+0x31c>
 8006d9e:	9b01      	ldr	r3, [sp, #4]
 8006da0:	429e      	cmp	r6, r3
 8006da2:	f67f aee7 	bls.w	8006b74 <_scanf_float+0x84>
 8006da6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006daa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dae:	464a      	mov	r2, r9
 8006db0:	4640      	mov	r0, r8
 8006db2:	4798      	blx	r3
 8006db4:	6923      	ldr	r3, [r4, #16]
 8006db6:	3b01      	subs	r3, #1
 8006db8:	6123      	str	r3, [r4, #16]
 8006dba:	e7f0      	b.n	8006d9e <_scanf_float+0x2ae>
 8006dbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006dc0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006dc4:	464a      	mov	r2, r9
 8006dc6:	4640      	mov	r0, r8
 8006dc8:	4798      	blx	r3
 8006dca:	6923      	ldr	r3, [r4, #16]
 8006dcc:	3b01      	subs	r3, #1
 8006dce:	6123      	str	r3, [r4, #16]
 8006dd0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006dd4:	fa5f fa8a 	uxtb.w	sl, sl
 8006dd8:	f1ba 0f02 	cmp.w	sl, #2
 8006ddc:	d1ee      	bne.n	8006dbc <_scanf_float+0x2cc>
 8006dde:	3d03      	subs	r5, #3
 8006de0:	b2ed      	uxtb	r5, r5
 8006de2:	1b76      	subs	r6, r6, r5
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	05da      	lsls	r2, r3, #23
 8006de8:	d530      	bpl.n	8006e4c <_scanf_float+0x35c>
 8006dea:	055b      	lsls	r3, r3, #21
 8006dec:	d511      	bpl.n	8006e12 <_scanf_float+0x322>
 8006dee:	9b01      	ldr	r3, [sp, #4]
 8006df0:	429e      	cmp	r6, r3
 8006df2:	f67f aebf 	bls.w	8006b74 <_scanf_float+0x84>
 8006df6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006dfa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dfe:	464a      	mov	r2, r9
 8006e00:	4640      	mov	r0, r8
 8006e02:	4798      	blx	r3
 8006e04:	6923      	ldr	r3, [r4, #16]
 8006e06:	3b01      	subs	r3, #1
 8006e08:	6123      	str	r3, [r4, #16]
 8006e0a:	e7f0      	b.n	8006dee <_scanf_float+0x2fe>
 8006e0c:	46aa      	mov	sl, r5
 8006e0e:	46b3      	mov	fp, r6
 8006e10:	e7de      	b.n	8006dd0 <_scanf_float+0x2e0>
 8006e12:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006e16:	6923      	ldr	r3, [r4, #16]
 8006e18:	2965      	cmp	r1, #101	@ 0x65
 8006e1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e1e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006e22:	6123      	str	r3, [r4, #16]
 8006e24:	d00c      	beq.n	8006e40 <_scanf_float+0x350>
 8006e26:	2945      	cmp	r1, #69	@ 0x45
 8006e28:	d00a      	beq.n	8006e40 <_scanf_float+0x350>
 8006e2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e2e:	464a      	mov	r2, r9
 8006e30:	4640      	mov	r0, r8
 8006e32:	4798      	blx	r3
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	1eb5      	subs	r5, r6, #2
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e44:	464a      	mov	r2, r9
 8006e46:	4640      	mov	r0, r8
 8006e48:	4798      	blx	r3
 8006e4a:	462e      	mov	r6, r5
 8006e4c:	6822      	ldr	r2, [r4, #0]
 8006e4e:	f012 0210 	ands.w	r2, r2, #16
 8006e52:	d001      	beq.n	8006e58 <_scanf_float+0x368>
 8006e54:	2000      	movs	r0, #0
 8006e56:	e68e      	b.n	8006b76 <_scanf_float+0x86>
 8006e58:	7032      	strb	r2, [r6, #0]
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006e60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e64:	d125      	bne.n	8006eb2 <_scanf_float+0x3c2>
 8006e66:	9b02      	ldr	r3, [sp, #8]
 8006e68:	429f      	cmp	r7, r3
 8006e6a:	d00a      	beq.n	8006e82 <_scanf_float+0x392>
 8006e6c:	1bda      	subs	r2, r3, r7
 8006e6e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006e72:	429e      	cmp	r6, r3
 8006e74:	bf28      	it	cs
 8006e76:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006e7a:	4922      	ldr	r1, [pc, #136]	@ (8006f04 <_scanf_float+0x414>)
 8006e7c:	4630      	mov	r0, r6
 8006e7e:	f000 f907 	bl	8007090 <siprintf>
 8006e82:	9901      	ldr	r1, [sp, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	4640      	mov	r0, r8
 8006e88:	f002 fc02 	bl	8009690 <_strtod_r>
 8006e8c:	9b03      	ldr	r3, [sp, #12]
 8006e8e:	6821      	ldr	r1, [r4, #0]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f011 0f02 	tst.w	r1, #2
 8006e96:	ec57 6b10 	vmov	r6, r7, d0
 8006e9a:	f103 0204 	add.w	r2, r3, #4
 8006e9e:	d015      	beq.n	8006ecc <_scanf_float+0x3dc>
 8006ea0:	9903      	ldr	r1, [sp, #12]
 8006ea2:	600a      	str	r2, [r1, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	e9c3 6700 	strd	r6, r7, [r3]
 8006eaa:	68e3      	ldr	r3, [r4, #12]
 8006eac:	3301      	adds	r3, #1
 8006eae:	60e3      	str	r3, [r4, #12]
 8006eb0:	e7d0      	b.n	8006e54 <_scanf_float+0x364>
 8006eb2:	9b04      	ldr	r3, [sp, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d0e4      	beq.n	8006e82 <_scanf_float+0x392>
 8006eb8:	9905      	ldr	r1, [sp, #20]
 8006eba:	230a      	movs	r3, #10
 8006ebc:	3101      	adds	r1, #1
 8006ebe:	4640      	mov	r0, r8
 8006ec0:	f002 fc66 	bl	8009790 <_strtol_r>
 8006ec4:	9b04      	ldr	r3, [sp, #16]
 8006ec6:	9e05      	ldr	r6, [sp, #20]
 8006ec8:	1ac2      	subs	r2, r0, r3
 8006eca:	e7d0      	b.n	8006e6e <_scanf_float+0x37e>
 8006ecc:	f011 0f04 	tst.w	r1, #4
 8006ed0:	9903      	ldr	r1, [sp, #12]
 8006ed2:	600a      	str	r2, [r1, #0]
 8006ed4:	d1e6      	bne.n	8006ea4 <_scanf_float+0x3b4>
 8006ed6:	681d      	ldr	r5, [r3, #0]
 8006ed8:	4632      	mov	r2, r6
 8006eda:	463b      	mov	r3, r7
 8006edc:	4630      	mov	r0, r6
 8006ede:	4639      	mov	r1, r7
 8006ee0:	f7f9 fe34 	bl	8000b4c <__aeabi_dcmpun>
 8006ee4:	b128      	cbz	r0, 8006ef2 <_scanf_float+0x402>
 8006ee6:	4808      	ldr	r0, [pc, #32]	@ (8006f08 <_scanf_float+0x418>)
 8006ee8:	f000 f9c6 	bl	8007278 <nanf>
 8006eec:	ed85 0a00 	vstr	s0, [r5]
 8006ef0:	e7db      	b.n	8006eaa <_scanf_float+0x3ba>
 8006ef2:	4630      	mov	r0, r6
 8006ef4:	4639      	mov	r1, r7
 8006ef6:	f7f9 fe87 	bl	8000c08 <__aeabi_d2f>
 8006efa:	6028      	str	r0, [r5, #0]
 8006efc:	e7d5      	b.n	8006eaa <_scanf_float+0x3ba>
 8006efe:	2700      	movs	r7, #0
 8006f00:	e62e      	b.n	8006b60 <_scanf_float+0x70>
 8006f02:	bf00      	nop
 8006f04:	0800abb8 	.word	0x0800abb8
 8006f08:	0800acf9 	.word	0x0800acf9

08006f0c <std>:
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	b510      	push	{r4, lr}
 8006f10:	4604      	mov	r4, r0
 8006f12:	e9c0 3300 	strd	r3, r3, [r0]
 8006f16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f1a:	6083      	str	r3, [r0, #8]
 8006f1c:	8181      	strh	r1, [r0, #12]
 8006f1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f20:	81c2      	strh	r2, [r0, #14]
 8006f22:	6183      	str	r3, [r0, #24]
 8006f24:	4619      	mov	r1, r3
 8006f26:	2208      	movs	r2, #8
 8006f28:	305c      	adds	r0, #92	@ 0x5c
 8006f2a:	f000 f916 	bl	800715a <memset>
 8006f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f64 <std+0x58>)
 8006f30:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f32:	4b0d      	ldr	r3, [pc, #52]	@ (8006f68 <std+0x5c>)
 8006f34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f36:	4b0d      	ldr	r3, [pc, #52]	@ (8006f6c <std+0x60>)
 8006f38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f70 <std+0x64>)
 8006f3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f74 <std+0x68>)
 8006f40:	6224      	str	r4, [r4, #32]
 8006f42:	429c      	cmp	r4, r3
 8006f44:	d006      	beq.n	8006f54 <std+0x48>
 8006f46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f4a:	4294      	cmp	r4, r2
 8006f4c:	d002      	beq.n	8006f54 <std+0x48>
 8006f4e:	33d0      	adds	r3, #208	@ 0xd0
 8006f50:	429c      	cmp	r4, r3
 8006f52:	d105      	bne.n	8006f60 <std+0x54>
 8006f54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f5c:	f000 b97a 	b.w	8007254 <__retarget_lock_init_recursive>
 8006f60:	bd10      	pop	{r4, pc}
 8006f62:	bf00      	nop
 8006f64:	080070d5 	.word	0x080070d5
 8006f68:	080070f7 	.word	0x080070f7
 8006f6c:	0800712f 	.word	0x0800712f
 8006f70:	08007153 	.word	0x08007153
 8006f74:	200042d4 	.word	0x200042d4

08006f78 <stdio_exit_handler>:
 8006f78:	4a02      	ldr	r2, [pc, #8]	@ (8006f84 <stdio_exit_handler+0xc>)
 8006f7a:	4903      	ldr	r1, [pc, #12]	@ (8006f88 <stdio_exit_handler+0x10>)
 8006f7c:	4803      	ldr	r0, [pc, #12]	@ (8006f8c <stdio_exit_handler+0x14>)
 8006f7e:	f000 b869 	b.w	8007054 <_fwalk_sglue>
 8006f82:	bf00      	nop
 8006f84:	20000010 	.word	0x20000010
 8006f88:	08009b4d 	.word	0x08009b4d
 8006f8c:	20000020 	.word	0x20000020

08006f90 <cleanup_stdio>:
 8006f90:	6841      	ldr	r1, [r0, #4]
 8006f92:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc4 <cleanup_stdio+0x34>)
 8006f94:	4299      	cmp	r1, r3
 8006f96:	b510      	push	{r4, lr}
 8006f98:	4604      	mov	r4, r0
 8006f9a:	d001      	beq.n	8006fa0 <cleanup_stdio+0x10>
 8006f9c:	f002 fdd6 	bl	8009b4c <_fflush_r>
 8006fa0:	68a1      	ldr	r1, [r4, #8]
 8006fa2:	4b09      	ldr	r3, [pc, #36]	@ (8006fc8 <cleanup_stdio+0x38>)
 8006fa4:	4299      	cmp	r1, r3
 8006fa6:	d002      	beq.n	8006fae <cleanup_stdio+0x1e>
 8006fa8:	4620      	mov	r0, r4
 8006faa:	f002 fdcf 	bl	8009b4c <_fflush_r>
 8006fae:	68e1      	ldr	r1, [r4, #12]
 8006fb0:	4b06      	ldr	r3, [pc, #24]	@ (8006fcc <cleanup_stdio+0x3c>)
 8006fb2:	4299      	cmp	r1, r3
 8006fb4:	d004      	beq.n	8006fc0 <cleanup_stdio+0x30>
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fbc:	f002 bdc6 	b.w	8009b4c <_fflush_r>
 8006fc0:	bd10      	pop	{r4, pc}
 8006fc2:	bf00      	nop
 8006fc4:	200042d4 	.word	0x200042d4
 8006fc8:	2000433c 	.word	0x2000433c
 8006fcc:	200043a4 	.word	0x200043a4

08006fd0 <global_stdio_init.part.0>:
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007000 <global_stdio_init.part.0+0x30>)
 8006fd4:	4c0b      	ldr	r4, [pc, #44]	@ (8007004 <global_stdio_init.part.0+0x34>)
 8006fd6:	4a0c      	ldr	r2, [pc, #48]	@ (8007008 <global_stdio_init.part.0+0x38>)
 8006fd8:	601a      	str	r2, [r3, #0]
 8006fda:	4620      	mov	r0, r4
 8006fdc:	2200      	movs	r2, #0
 8006fde:	2104      	movs	r1, #4
 8006fe0:	f7ff ff94 	bl	8006f0c <std>
 8006fe4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fe8:	2201      	movs	r2, #1
 8006fea:	2109      	movs	r1, #9
 8006fec:	f7ff ff8e 	bl	8006f0c <std>
 8006ff0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ff4:	2202      	movs	r2, #2
 8006ff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ffa:	2112      	movs	r1, #18
 8006ffc:	f7ff bf86 	b.w	8006f0c <std>
 8007000:	2000440c 	.word	0x2000440c
 8007004:	200042d4 	.word	0x200042d4
 8007008:	08006f79 	.word	0x08006f79

0800700c <__sfp_lock_acquire>:
 800700c:	4801      	ldr	r0, [pc, #4]	@ (8007014 <__sfp_lock_acquire+0x8>)
 800700e:	f000 b922 	b.w	8007256 <__retarget_lock_acquire_recursive>
 8007012:	bf00      	nop
 8007014:	20004415 	.word	0x20004415

08007018 <__sfp_lock_release>:
 8007018:	4801      	ldr	r0, [pc, #4]	@ (8007020 <__sfp_lock_release+0x8>)
 800701a:	f000 b91d 	b.w	8007258 <__retarget_lock_release_recursive>
 800701e:	bf00      	nop
 8007020:	20004415 	.word	0x20004415

08007024 <__sinit>:
 8007024:	b510      	push	{r4, lr}
 8007026:	4604      	mov	r4, r0
 8007028:	f7ff fff0 	bl	800700c <__sfp_lock_acquire>
 800702c:	6a23      	ldr	r3, [r4, #32]
 800702e:	b11b      	cbz	r3, 8007038 <__sinit+0x14>
 8007030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007034:	f7ff bff0 	b.w	8007018 <__sfp_lock_release>
 8007038:	4b04      	ldr	r3, [pc, #16]	@ (800704c <__sinit+0x28>)
 800703a:	6223      	str	r3, [r4, #32]
 800703c:	4b04      	ldr	r3, [pc, #16]	@ (8007050 <__sinit+0x2c>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d1f5      	bne.n	8007030 <__sinit+0xc>
 8007044:	f7ff ffc4 	bl	8006fd0 <global_stdio_init.part.0>
 8007048:	e7f2      	b.n	8007030 <__sinit+0xc>
 800704a:	bf00      	nop
 800704c:	08006f91 	.word	0x08006f91
 8007050:	2000440c 	.word	0x2000440c

08007054 <_fwalk_sglue>:
 8007054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007058:	4607      	mov	r7, r0
 800705a:	4688      	mov	r8, r1
 800705c:	4614      	mov	r4, r2
 800705e:	2600      	movs	r6, #0
 8007060:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007064:	f1b9 0901 	subs.w	r9, r9, #1
 8007068:	d505      	bpl.n	8007076 <_fwalk_sglue+0x22>
 800706a:	6824      	ldr	r4, [r4, #0]
 800706c:	2c00      	cmp	r4, #0
 800706e:	d1f7      	bne.n	8007060 <_fwalk_sglue+0xc>
 8007070:	4630      	mov	r0, r6
 8007072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007076:	89ab      	ldrh	r3, [r5, #12]
 8007078:	2b01      	cmp	r3, #1
 800707a:	d907      	bls.n	800708c <_fwalk_sglue+0x38>
 800707c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007080:	3301      	adds	r3, #1
 8007082:	d003      	beq.n	800708c <_fwalk_sglue+0x38>
 8007084:	4629      	mov	r1, r5
 8007086:	4638      	mov	r0, r7
 8007088:	47c0      	blx	r8
 800708a:	4306      	orrs	r6, r0
 800708c:	3568      	adds	r5, #104	@ 0x68
 800708e:	e7e9      	b.n	8007064 <_fwalk_sglue+0x10>

08007090 <siprintf>:
 8007090:	b40e      	push	{r1, r2, r3}
 8007092:	b510      	push	{r4, lr}
 8007094:	b09d      	sub	sp, #116	@ 0x74
 8007096:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007098:	9002      	str	r0, [sp, #8]
 800709a:	9006      	str	r0, [sp, #24]
 800709c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80070a0:	480a      	ldr	r0, [pc, #40]	@ (80070cc <siprintf+0x3c>)
 80070a2:	9107      	str	r1, [sp, #28]
 80070a4:	9104      	str	r1, [sp, #16]
 80070a6:	490a      	ldr	r1, [pc, #40]	@ (80070d0 <siprintf+0x40>)
 80070a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80070ac:	9105      	str	r1, [sp, #20]
 80070ae:	2400      	movs	r4, #0
 80070b0:	a902      	add	r1, sp, #8
 80070b2:	6800      	ldr	r0, [r0, #0]
 80070b4:	9301      	str	r3, [sp, #4]
 80070b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80070b8:	f002 fbc8 	bl	800984c <_svfiprintf_r>
 80070bc:	9b02      	ldr	r3, [sp, #8]
 80070be:	701c      	strb	r4, [r3, #0]
 80070c0:	b01d      	add	sp, #116	@ 0x74
 80070c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070c6:	b003      	add	sp, #12
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	2000001c 	.word	0x2000001c
 80070d0:	ffff0208 	.word	0xffff0208

080070d4 <__sread>:
 80070d4:	b510      	push	{r4, lr}
 80070d6:	460c      	mov	r4, r1
 80070d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070dc:	f000 f86c 	bl	80071b8 <_read_r>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	bfab      	itete	ge
 80070e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80070e6:	89a3      	ldrhlt	r3, [r4, #12]
 80070e8:	181b      	addge	r3, r3, r0
 80070ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070ee:	bfac      	ite	ge
 80070f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80070f2:	81a3      	strhlt	r3, [r4, #12]
 80070f4:	bd10      	pop	{r4, pc}

080070f6 <__swrite>:
 80070f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070fa:	461f      	mov	r7, r3
 80070fc:	898b      	ldrh	r3, [r1, #12]
 80070fe:	05db      	lsls	r3, r3, #23
 8007100:	4605      	mov	r5, r0
 8007102:	460c      	mov	r4, r1
 8007104:	4616      	mov	r6, r2
 8007106:	d505      	bpl.n	8007114 <__swrite+0x1e>
 8007108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800710c:	2302      	movs	r3, #2
 800710e:	2200      	movs	r2, #0
 8007110:	f000 f840 	bl	8007194 <_lseek_r>
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800711a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	4632      	mov	r2, r6
 8007122:	463b      	mov	r3, r7
 8007124:	4628      	mov	r0, r5
 8007126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800712a:	f000 b857 	b.w	80071dc <_write_r>

0800712e <__sseek>:
 800712e:	b510      	push	{r4, lr}
 8007130:	460c      	mov	r4, r1
 8007132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007136:	f000 f82d 	bl	8007194 <_lseek_r>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	89a3      	ldrh	r3, [r4, #12]
 800713e:	bf15      	itete	ne
 8007140:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007142:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007146:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800714a:	81a3      	strheq	r3, [r4, #12]
 800714c:	bf18      	it	ne
 800714e:	81a3      	strhne	r3, [r4, #12]
 8007150:	bd10      	pop	{r4, pc}

08007152 <__sclose>:
 8007152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007156:	f000 b80d 	b.w	8007174 <_close_r>

0800715a <memset>:
 800715a:	4402      	add	r2, r0
 800715c:	4603      	mov	r3, r0
 800715e:	4293      	cmp	r3, r2
 8007160:	d100      	bne.n	8007164 <memset+0xa>
 8007162:	4770      	bx	lr
 8007164:	f803 1b01 	strb.w	r1, [r3], #1
 8007168:	e7f9      	b.n	800715e <memset+0x4>
	...

0800716c <_localeconv_r>:
 800716c:	4800      	ldr	r0, [pc, #0]	@ (8007170 <_localeconv_r+0x4>)
 800716e:	4770      	bx	lr
 8007170:	2000015c 	.word	0x2000015c

08007174 <_close_r>:
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	4d06      	ldr	r5, [pc, #24]	@ (8007190 <_close_r+0x1c>)
 8007178:	2300      	movs	r3, #0
 800717a:	4604      	mov	r4, r0
 800717c:	4608      	mov	r0, r1
 800717e:	602b      	str	r3, [r5, #0]
 8007180:	f7fa fe9e 	bl	8001ec0 <_close>
 8007184:	1c43      	adds	r3, r0, #1
 8007186:	d102      	bne.n	800718e <_close_r+0x1a>
 8007188:	682b      	ldr	r3, [r5, #0]
 800718a:	b103      	cbz	r3, 800718e <_close_r+0x1a>
 800718c:	6023      	str	r3, [r4, #0]
 800718e:	bd38      	pop	{r3, r4, r5, pc}
 8007190:	20004410 	.word	0x20004410

08007194 <_lseek_r>:
 8007194:	b538      	push	{r3, r4, r5, lr}
 8007196:	4d07      	ldr	r5, [pc, #28]	@ (80071b4 <_lseek_r+0x20>)
 8007198:	4604      	mov	r4, r0
 800719a:	4608      	mov	r0, r1
 800719c:	4611      	mov	r1, r2
 800719e:	2200      	movs	r2, #0
 80071a0:	602a      	str	r2, [r5, #0]
 80071a2:	461a      	mov	r2, r3
 80071a4:	f7fa feb3 	bl	8001f0e <_lseek>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d102      	bne.n	80071b2 <_lseek_r+0x1e>
 80071ac:	682b      	ldr	r3, [r5, #0]
 80071ae:	b103      	cbz	r3, 80071b2 <_lseek_r+0x1e>
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	bd38      	pop	{r3, r4, r5, pc}
 80071b4:	20004410 	.word	0x20004410

080071b8 <_read_r>:
 80071b8:	b538      	push	{r3, r4, r5, lr}
 80071ba:	4d07      	ldr	r5, [pc, #28]	@ (80071d8 <_read_r+0x20>)
 80071bc:	4604      	mov	r4, r0
 80071be:	4608      	mov	r0, r1
 80071c0:	4611      	mov	r1, r2
 80071c2:	2200      	movs	r2, #0
 80071c4:	602a      	str	r2, [r5, #0]
 80071c6:	461a      	mov	r2, r3
 80071c8:	f7fa fe41 	bl	8001e4e <_read>
 80071cc:	1c43      	adds	r3, r0, #1
 80071ce:	d102      	bne.n	80071d6 <_read_r+0x1e>
 80071d0:	682b      	ldr	r3, [r5, #0]
 80071d2:	b103      	cbz	r3, 80071d6 <_read_r+0x1e>
 80071d4:	6023      	str	r3, [r4, #0]
 80071d6:	bd38      	pop	{r3, r4, r5, pc}
 80071d8:	20004410 	.word	0x20004410

080071dc <_write_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4d07      	ldr	r5, [pc, #28]	@ (80071fc <_write_r+0x20>)
 80071e0:	4604      	mov	r4, r0
 80071e2:	4608      	mov	r0, r1
 80071e4:	4611      	mov	r1, r2
 80071e6:	2200      	movs	r2, #0
 80071e8:	602a      	str	r2, [r5, #0]
 80071ea:	461a      	mov	r2, r3
 80071ec:	f7fa fe4c 	bl	8001e88 <_write>
 80071f0:	1c43      	adds	r3, r0, #1
 80071f2:	d102      	bne.n	80071fa <_write_r+0x1e>
 80071f4:	682b      	ldr	r3, [r5, #0]
 80071f6:	b103      	cbz	r3, 80071fa <_write_r+0x1e>
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	bd38      	pop	{r3, r4, r5, pc}
 80071fc:	20004410 	.word	0x20004410

08007200 <__errno>:
 8007200:	4b01      	ldr	r3, [pc, #4]	@ (8007208 <__errno+0x8>)
 8007202:	6818      	ldr	r0, [r3, #0]
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	2000001c 	.word	0x2000001c

0800720c <__libc_init_array>:
 800720c:	b570      	push	{r4, r5, r6, lr}
 800720e:	4d0d      	ldr	r5, [pc, #52]	@ (8007244 <__libc_init_array+0x38>)
 8007210:	4c0d      	ldr	r4, [pc, #52]	@ (8007248 <__libc_init_array+0x3c>)
 8007212:	1b64      	subs	r4, r4, r5
 8007214:	10a4      	asrs	r4, r4, #2
 8007216:	2600      	movs	r6, #0
 8007218:	42a6      	cmp	r6, r4
 800721a:	d109      	bne.n	8007230 <__libc_init_array+0x24>
 800721c:	4d0b      	ldr	r5, [pc, #44]	@ (800724c <__libc_init_array+0x40>)
 800721e:	4c0c      	ldr	r4, [pc, #48]	@ (8007250 <__libc_init_array+0x44>)
 8007220:	f003 fb78 	bl	800a914 <_init>
 8007224:	1b64      	subs	r4, r4, r5
 8007226:	10a4      	asrs	r4, r4, #2
 8007228:	2600      	movs	r6, #0
 800722a:	42a6      	cmp	r6, r4
 800722c:	d105      	bne.n	800723a <__libc_init_array+0x2e>
 800722e:	bd70      	pop	{r4, r5, r6, pc}
 8007230:	f855 3b04 	ldr.w	r3, [r5], #4
 8007234:	4798      	blx	r3
 8007236:	3601      	adds	r6, #1
 8007238:	e7ee      	b.n	8007218 <__libc_init_array+0xc>
 800723a:	f855 3b04 	ldr.w	r3, [r5], #4
 800723e:	4798      	blx	r3
 8007240:	3601      	adds	r6, #1
 8007242:	e7f2      	b.n	800722a <__libc_init_array+0x1e>
 8007244:	0800afb4 	.word	0x0800afb4
 8007248:	0800afb4 	.word	0x0800afb4
 800724c:	0800afb4 	.word	0x0800afb4
 8007250:	0800afb8 	.word	0x0800afb8

08007254 <__retarget_lock_init_recursive>:
 8007254:	4770      	bx	lr

08007256 <__retarget_lock_acquire_recursive>:
 8007256:	4770      	bx	lr

08007258 <__retarget_lock_release_recursive>:
 8007258:	4770      	bx	lr

0800725a <memcpy>:
 800725a:	440a      	add	r2, r1
 800725c:	4291      	cmp	r1, r2
 800725e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007262:	d100      	bne.n	8007266 <memcpy+0xc>
 8007264:	4770      	bx	lr
 8007266:	b510      	push	{r4, lr}
 8007268:	f811 4b01 	ldrb.w	r4, [r1], #1
 800726c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007270:	4291      	cmp	r1, r2
 8007272:	d1f9      	bne.n	8007268 <memcpy+0xe>
 8007274:	bd10      	pop	{r4, pc}
	...

08007278 <nanf>:
 8007278:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007280 <nanf+0x8>
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	7fc00000 	.word	0x7fc00000

08007284 <quorem>:
 8007284:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007288:	6903      	ldr	r3, [r0, #16]
 800728a:	690c      	ldr	r4, [r1, #16]
 800728c:	42a3      	cmp	r3, r4
 800728e:	4607      	mov	r7, r0
 8007290:	db7e      	blt.n	8007390 <quorem+0x10c>
 8007292:	3c01      	subs	r4, #1
 8007294:	f101 0814 	add.w	r8, r1, #20
 8007298:	00a3      	lsls	r3, r4, #2
 800729a:	f100 0514 	add.w	r5, r0, #20
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072a4:	9301      	str	r3, [sp, #4]
 80072a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80072aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072ae:	3301      	adds	r3, #1
 80072b0:	429a      	cmp	r2, r3
 80072b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072b6:	fbb2 f6f3 	udiv	r6, r2, r3
 80072ba:	d32e      	bcc.n	800731a <quorem+0x96>
 80072bc:	f04f 0a00 	mov.w	sl, #0
 80072c0:	46c4      	mov	ip, r8
 80072c2:	46ae      	mov	lr, r5
 80072c4:	46d3      	mov	fp, sl
 80072c6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072ca:	b298      	uxth	r0, r3
 80072cc:	fb06 a000 	mla	r0, r6, r0, sl
 80072d0:	0c02      	lsrs	r2, r0, #16
 80072d2:	0c1b      	lsrs	r3, r3, #16
 80072d4:	fb06 2303 	mla	r3, r6, r3, r2
 80072d8:	f8de 2000 	ldr.w	r2, [lr]
 80072dc:	b280      	uxth	r0, r0
 80072de:	b292      	uxth	r2, r2
 80072e0:	1a12      	subs	r2, r2, r0
 80072e2:	445a      	add	r2, fp
 80072e4:	f8de 0000 	ldr.w	r0, [lr]
 80072e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80072f2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80072f6:	b292      	uxth	r2, r2
 80072f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80072fc:	45e1      	cmp	r9, ip
 80072fe:	f84e 2b04 	str.w	r2, [lr], #4
 8007302:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007306:	d2de      	bcs.n	80072c6 <quorem+0x42>
 8007308:	9b00      	ldr	r3, [sp, #0]
 800730a:	58eb      	ldr	r3, [r5, r3]
 800730c:	b92b      	cbnz	r3, 800731a <quorem+0x96>
 800730e:	9b01      	ldr	r3, [sp, #4]
 8007310:	3b04      	subs	r3, #4
 8007312:	429d      	cmp	r5, r3
 8007314:	461a      	mov	r2, r3
 8007316:	d32f      	bcc.n	8007378 <quorem+0xf4>
 8007318:	613c      	str	r4, [r7, #16]
 800731a:	4638      	mov	r0, r7
 800731c:	f001 f9c8 	bl	80086b0 <__mcmp>
 8007320:	2800      	cmp	r0, #0
 8007322:	db25      	blt.n	8007370 <quorem+0xec>
 8007324:	4629      	mov	r1, r5
 8007326:	2000      	movs	r0, #0
 8007328:	f858 2b04 	ldr.w	r2, [r8], #4
 800732c:	f8d1 c000 	ldr.w	ip, [r1]
 8007330:	fa1f fe82 	uxth.w	lr, r2
 8007334:	fa1f f38c 	uxth.w	r3, ip
 8007338:	eba3 030e 	sub.w	r3, r3, lr
 800733c:	4403      	add	r3, r0
 800733e:	0c12      	lsrs	r2, r2, #16
 8007340:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007344:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007348:	b29b      	uxth	r3, r3
 800734a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800734e:	45c1      	cmp	r9, r8
 8007350:	f841 3b04 	str.w	r3, [r1], #4
 8007354:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007358:	d2e6      	bcs.n	8007328 <quorem+0xa4>
 800735a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800735e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007362:	b922      	cbnz	r2, 800736e <quorem+0xea>
 8007364:	3b04      	subs	r3, #4
 8007366:	429d      	cmp	r5, r3
 8007368:	461a      	mov	r2, r3
 800736a:	d30b      	bcc.n	8007384 <quorem+0x100>
 800736c:	613c      	str	r4, [r7, #16]
 800736e:	3601      	adds	r6, #1
 8007370:	4630      	mov	r0, r6
 8007372:	b003      	add	sp, #12
 8007374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007378:	6812      	ldr	r2, [r2, #0]
 800737a:	3b04      	subs	r3, #4
 800737c:	2a00      	cmp	r2, #0
 800737e:	d1cb      	bne.n	8007318 <quorem+0x94>
 8007380:	3c01      	subs	r4, #1
 8007382:	e7c6      	b.n	8007312 <quorem+0x8e>
 8007384:	6812      	ldr	r2, [r2, #0]
 8007386:	3b04      	subs	r3, #4
 8007388:	2a00      	cmp	r2, #0
 800738a:	d1ef      	bne.n	800736c <quorem+0xe8>
 800738c:	3c01      	subs	r4, #1
 800738e:	e7ea      	b.n	8007366 <quorem+0xe2>
 8007390:	2000      	movs	r0, #0
 8007392:	e7ee      	b.n	8007372 <quorem+0xee>
 8007394:	0000      	movs	r0, r0
	...

08007398 <_dtoa_r>:
 8007398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800739c:	69c7      	ldr	r7, [r0, #28]
 800739e:	b097      	sub	sp, #92	@ 0x5c
 80073a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80073a4:	ec55 4b10 	vmov	r4, r5, d0
 80073a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80073aa:	9107      	str	r1, [sp, #28]
 80073ac:	4681      	mov	r9, r0
 80073ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80073b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80073b2:	b97f      	cbnz	r7, 80073d4 <_dtoa_r+0x3c>
 80073b4:	2010      	movs	r0, #16
 80073b6:	f000 fe09 	bl	8007fcc <malloc>
 80073ba:	4602      	mov	r2, r0
 80073bc:	f8c9 001c 	str.w	r0, [r9, #28]
 80073c0:	b920      	cbnz	r0, 80073cc <_dtoa_r+0x34>
 80073c2:	4ba9      	ldr	r3, [pc, #676]	@ (8007668 <_dtoa_r+0x2d0>)
 80073c4:	21ef      	movs	r1, #239	@ 0xef
 80073c6:	48a9      	ldr	r0, [pc, #676]	@ (800766c <_dtoa_r+0x2d4>)
 80073c8:	f002 fc2e 	bl	8009c28 <__assert_func>
 80073cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80073d0:	6007      	str	r7, [r0, #0]
 80073d2:	60c7      	str	r7, [r0, #12]
 80073d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073d8:	6819      	ldr	r1, [r3, #0]
 80073da:	b159      	cbz	r1, 80073f4 <_dtoa_r+0x5c>
 80073dc:	685a      	ldr	r2, [r3, #4]
 80073de:	604a      	str	r2, [r1, #4]
 80073e0:	2301      	movs	r3, #1
 80073e2:	4093      	lsls	r3, r2
 80073e4:	608b      	str	r3, [r1, #8]
 80073e6:	4648      	mov	r0, r9
 80073e8:	f000 fee6 	bl	80081b8 <_Bfree>
 80073ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073f0:	2200      	movs	r2, #0
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	1e2b      	subs	r3, r5, #0
 80073f6:	bfb9      	ittee	lt
 80073f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80073fc:	9305      	strlt	r3, [sp, #20]
 80073fe:	2300      	movge	r3, #0
 8007400:	6033      	strge	r3, [r6, #0]
 8007402:	9f05      	ldr	r7, [sp, #20]
 8007404:	4b9a      	ldr	r3, [pc, #616]	@ (8007670 <_dtoa_r+0x2d8>)
 8007406:	bfbc      	itt	lt
 8007408:	2201      	movlt	r2, #1
 800740a:	6032      	strlt	r2, [r6, #0]
 800740c:	43bb      	bics	r3, r7
 800740e:	d112      	bne.n	8007436 <_dtoa_r+0x9e>
 8007410:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007412:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007416:	6013      	str	r3, [r2, #0]
 8007418:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800741c:	4323      	orrs	r3, r4
 800741e:	f000 855a 	beq.w	8007ed6 <_dtoa_r+0xb3e>
 8007422:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007424:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007684 <_dtoa_r+0x2ec>
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 855c 	beq.w	8007ee6 <_dtoa_r+0xb4e>
 800742e:	f10a 0303 	add.w	r3, sl, #3
 8007432:	f000 bd56 	b.w	8007ee2 <_dtoa_r+0xb4a>
 8007436:	ed9d 7b04 	vldr	d7, [sp, #16]
 800743a:	2200      	movs	r2, #0
 800743c:	ec51 0b17 	vmov	r0, r1, d7
 8007440:	2300      	movs	r3, #0
 8007442:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007446:	f7f9 fb4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800744a:	4680      	mov	r8, r0
 800744c:	b158      	cbz	r0, 8007466 <_dtoa_r+0xce>
 800744e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007450:	2301      	movs	r3, #1
 8007452:	6013      	str	r3, [r2, #0]
 8007454:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007456:	b113      	cbz	r3, 800745e <_dtoa_r+0xc6>
 8007458:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800745a:	4b86      	ldr	r3, [pc, #536]	@ (8007674 <_dtoa_r+0x2dc>)
 800745c:	6013      	str	r3, [r2, #0]
 800745e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007688 <_dtoa_r+0x2f0>
 8007462:	f000 bd40 	b.w	8007ee6 <_dtoa_r+0xb4e>
 8007466:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800746a:	aa14      	add	r2, sp, #80	@ 0x50
 800746c:	a915      	add	r1, sp, #84	@ 0x54
 800746e:	4648      	mov	r0, r9
 8007470:	f001 fa3e 	bl	80088f0 <__d2b>
 8007474:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007478:	9002      	str	r0, [sp, #8]
 800747a:	2e00      	cmp	r6, #0
 800747c:	d078      	beq.n	8007570 <_dtoa_r+0x1d8>
 800747e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007480:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007488:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800748c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007490:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007494:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007498:	4619      	mov	r1, r3
 800749a:	2200      	movs	r2, #0
 800749c:	4b76      	ldr	r3, [pc, #472]	@ (8007678 <_dtoa_r+0x2e0>)
 800749e:	f7f8 ff03 	bl	80002a8 <__aeabi_dsub>
 80074a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007650 <_dtoa_r+0x2b8>)
 80074a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a8:	f7f9 f8b6 	bl	8000618 <__aeabi_dmul>
 80074ac:	a36a      	add	r3, pc, #424	@ (adr r3, 8007658 <_dtoa_r+0x2c0>)
 80074ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b2:	f7f8 fefb 	bl	80002ac <__adddf3>
 80074b6:	4604      	mov	r4, r0
 80074b8:	4630      	mov	r0, r6
 80074ba:	460d      	mov	r5, r1
 80074bc:	f7f9 f842 	bl	8000544 <__aeabi_i2d>
 80074c0:	a367      	add	r3, pc, #412	@ (adr r3, 8007660 <_dtoa_r+0x2c8>)
 80074c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c6:	f7f9 f8a7 	bl	8000618 <__aeabi_dmul>
 80074ca:	4602      	mov	r2, r0
 80074cc:	460b      	mov	r3, r1
 80074ce:	4620      	mov	r0, r4
 80074d0:	4629      	mov	r1, r5
 80074d2:	f7f8 feeb 	bl	80002ac <__adddf3>
 80074d6:	4604      	mov	r4, r0
 80074d8:	460d      	mov	r5, r1
 80074da:	f7f9 fb4d 	bl	8000b78 <__aeabi_d2iz>
 80074de:	2200      	movs	r2, #0
 80074e0:	4607      	mov	r7, r0
 80074e2:	2300      	movs	r3, #0
 80074e4:	4620      	mov	r0, r4
 80074e6:	4629      	mov	r1, r5
 80074e8:	f7f9 fb08 	bl	8000afc <__aeabi_dcmplt>
 80074ec:	b140      	cbz	r0, 8007500 <_dtoa_r+0x168>
 80074ee:	4638      	mov	r0, r7
 80074f0:	f7f9 f828 	bl	8000544 <__aeabi_i2d>
 80074f4:	4622      	mov	r2, r4
 80074f6:	462b      	mov	r3, r5
 80074f8:	f7f9 faf6 	bl	8000ae8 <__aeabi_dcmpeq>
 80074fc:	b900      	cbnz	r0, 8007500 <_dtoa_r+0x168>
 80074fe:	3f01      	subs	r7, #1
 8007500:	2f16      	cmp	r7, #22
 8007502:	d852      	bhi.n	80075aa <_dtoa_r+0x212>
 8007504:	4b5d      	ldr	r3, [pc, #372]	@ (800767c <_dtoa_r+0x2e4>)
 8007506:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007512:	f7f9 faf3 	bl	8000afc <__aeabi_dcmplt>
 8007516:	2800      	cmp	r0, #0
 8007518:	d049      	beq.n	80075ae <_dtoa_r+0x216>
 800751a:	3f01      	subs	r7, #1
 800751c:	2300      	movs	r3, #0
 800751e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007520:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007522:	1b9b      	subs	r3, r3, r6
 8007524:	1e5a      	subs	r2, r3, #1
 8007526:	bf45      	ittet	mi
 8007528:	f1c3 0301 	rsbmi	r3, r3, #1
 800752c:	9300      	strmi	r3, [sp, #0]
 800752e:	2300      	movpl	r3, #0
 8007530:	2300      	movmi	r3, #0
 8007532:	9206      	str	r2, [sp, #24]
 8007534:	bf54      	ite	pl
 8007536:	9300      	strpl	r3, [sp, #0]
 8007538:	9306      	strmi	r3, [sp, #24]
 800753a:	2f00      	cmp	r7, #0
 800753c:	db39      	blt.n	80075b2 <_dtoa_r+0x21a>
 800753e:	9b06      	ldr	r3, [sp, #24]
 8007540:	970d      	str	r7, [sp, #52]	@ 0x34
 8007542:	443b      	add	r3, r7
 8007544:	9306      	str	r3, [sp, #24]
 8007546:	2300      	movs	r3, #0
 8007548:	9308      	str	r3, [sp, #32]
 800754a:	9b07      	ldr	r3, [sp, #28]
 800754c:	2b09      	cmp	r3, #9
 800754e:	d863      	bhi.n	8007618 <_dtoa_r+0x280>
 8007550:	2b05      	cmp	r3, #5
 8007552:	bfc4      	itt	gt
 8007554:	3b04      	subgt	r3, #4
 8007556:	9307      	strgt	r3, [sp, #28]
 8007558:	9b07      	ldr	r3, [sp, #28]
 800755a:	f1a3 0302 	sub.w	r3, r3, #2
 800755e:	bfcc      	ite	gt
 8007560:	2400      	movgt	r4, #0
 8007562:	2401      	movle	r4, #1
 8007564:	2b03      	cmp	r3, #3
 8007566:	d863      	bhi.n	8007630 <_dtoa_r+0x298>
 8007568:	e8df f003 	tbb	[pc, r3]
 800756c:	2b375452 	.word	0x2b375452
 8007570:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007574:	441e      	add	r6, r3
 8007576:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800757a:	2b20      	cmp	r3, #32
 800757c:	bfc1      	itttt	gt
 800757e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007582:	409f      	lslgt	r7, r3
 8007584:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007588:	fa24 f303 	lsrgt.w	r3, r4, r3
 800758c:	bfd6      	itet	le
 800758e:	f1c3 0320 	rsble	r3, r3, #32
 8007592:	ea47 0003 	orrgt.w	r0, r7, r3
 8007596:	fa04 f003 	lslle.w	r0, r4, r3
 800759a:	f7f8 ffc3 	bl	8000524 <__aeabi_ui2d>
 800759e:	2201      	movs	r2, #1
 80075a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80075a4:	3e01      	subs	r6, #1
 80075a6:	9212      	str	r2, [sp, #72]	@ 0x48
 80075a8:	e776      	b.n	8007498 <_dtoa_r+0x100>
 80075aa:	2301      	movs	r3, #1
 80075ac:	e7b7      	b.n	800751e <_dtoa_r+0x186>
 80075ae:	9010      	str	r0, [sp, #64]	@ 0x40
 80075b0:	e7b6      	b.n	8007520 <_dtoa_r+0x188>
 80075b2:	9b00      	ldr	r3, [sp, #0]
 80075b4:	1bdb      	subs	r3, r3, r7
 80075b6:	9300      	str	r3, [sp, #0]
 80075b8:	427b      	negs	r3, r7
 80075ba:	9308      	str	r3, [sp, #32]
 80075bc:	2300      	movs	r3, #0
 80075be:	930d      	str	r3, [sp, #52]	@ 0x34
 80075c0:	e7c3      	b.n	800754a <_dtoa_r+0x1b2>
 80075c2:	2301      	movs	r3, #1
 80075c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075c8:	eb07 0b03 	add.w	fp, r7, r3
 80075cc:	f10b 0301 	add.w	r3, fp, #1
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	9303      	str	r3, [sp, #12]
 80075d4:	bfb8      	it	lt
 80075d6:	2301      	movlt	r3, #1
 80075d8:	e006      	b.n	80075e8 <_dtoa_r+0x250>
 80075da:	2301      	movs	r3, #1
 80075dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80075de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	dd28      	ble.n	8007636 <_dtoa_r+0x29e>
 80075e4:	469b      	mov	fp, r3
 80075e6:	9303      	str	r3, [sp, #12]
 80075e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80075ec:	2100      	movs	r1, #0
 80075ee:	2204      	movs	r2, #4
 80075f0:	f102 0514 	add.w	r5, r2, #20
 80075f4:	429d      	cmp	r5, r3
 80075f6:	d926      	bls.n	8007646 <_dtoa_r+0x2ae>
 80075f8:	6041      	str	r1, [r0, #4]
 80075fa:	4648      	mov	r0, r9
 80075fc:	f000 fd9c 	bl	8008138 <_Balloc>
 8007600:	4682      	mov	sl, r0
 8007602:	2800      	cmp	r0, #0
 8007604:	d142      	bne.n	800768c <_dtoa_r+0x2f4>
 8007606:	4b1e      	ldr	r3, [pc, #120]	@ (8007680 <_dtoa_r+0x2e8>)
 8007608:	4602      	mov	r2, r0
 800760a:	f240 11af 	movw	r1, #431	@ 0x1af
 800760e:	e6da      	b.n	80073c6 <_dtoa_r+0x2e>
 8007610:	2300      	movs	r3, #0
 8007612:	e7e3      	b.n	80075dc <_dtoa_r+0x244>
 8007614:	2300      	movs	r3, #0
 8007616:	e7d5      	b.n	80075c4 <_dtoa_r+0x22c>
 8007618:	2401      	movs	r4, #1
 800761a:	2300      	movs	r3, #0
 800761c:	9307      	str	r3, [sp, #28]
 800761e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007620:	f04f 3bff 	mov.w	fp, #4294967295
 8007624:	2200      	movs	r2, #0
 8007626:	f8cd b00c 	str.w	fp, [sp, #12]
 800762a:	2312      	movs	r3, #18
 800762c:	920c      	str	r2, [sp, #48]	@ 0x30
 800762e:	e7db      	b.n	80075e8 <_dtoa_r+0x250>
 8007630:	2301      	movs	r3, #1
 8007632:	9309      	str	r3, [sp, #36]	@ 0x24
 8007634:	e7f4      	b.n	8007620 <_dtoa_r+0x288>
 8007636:	f04f 0b01 	mov.w	fp, #1
 800763a:	f8cd b00c 	str.w	fp, [sp, #12]
 800763e:	465b      	mov	r3, fp
 8007640:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007644:	e7d0      	b.n	80075e8 <_dtoa_r+0x250>
 8007646:	3101      	adds	r1, #1
 8007648:	0052      	lsls	r2, r2, #1
 800764a:	e7d1      	b.n	80075f0 <_dtoa_r+0x258>
 800764c:	f3af 8000 	nop.w
 8007650:	636f4361 	.word	0x636f4361
 8007654:	3fd287a7 	.word	0x3fd287a7
 8007658:	8b60c8b3 	.word	0x8b60c8b3
 800765c:	3fc68a28 	.word	0x3fc68a28
 8007660:	509f79fb 	.word	0x509f79fb
 8007664:	3fd34413 	.word	0x3fd34413
 8007668:	0800abca 	.word	0x0800abca
 800766c:	0800abe1 	.word	0x0800abe1
 8007670:	7ff00000 	.word	0x7ff00000
 8007674:	0800ab95 	.word	0x0800ab95
 8007678:	3ff80000 	.word	0x3ff80000
 800767c:	0800ad90 	.word	0x0800ad90
 8007680:	0800ac39 	.word	0x0800ac39
 8007684:	0800abc6 	.word	0x0800abc6
 8007688:	0800ab94 	.word	0x0800ab94
 800768c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007690:	6018      	str	r0, [r3, #0]
 8007692:	9b03      	ldr	r3, [sp, #12]
 8007694:	2b0e      	cmp	r3, #14
 8007696:	f200 80a1 	bhi.w	80077dc <_dtoa_r+0x444>
 800769a:	2c00      	cmp	r4, #0
 800769c:	f000 809e 	beq.w	80077dc <_dtoa_r+0x444>
 80076a0:	2f00      	cmp	r7, #0
 80076a2:	dd33      	ble.n	800770c <_dtoa_r+0x374>
 80076a4:	4b9c      	ldr	r3, [pc, #624]	@ (8007918 <_dtoa_r+0x580>)
 80076a6:	f007 020f 	and.w	r2, r7, #15
 80076aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076ae:	ed93 7b00 	vldr	d7, [r3]
 80076b2:	05f8      	lsls	r0, r7, #23
 80076b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80076b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80076bc:	d516      	bpl.n	80076ec <_dtoa_r+0x354>
 80076be:	4b97      	ldr	r3, [pc, #604]	@ (800791c <_dtoa_r+0x584>)
 80076c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076c8:	f7f9 f8d0 	bl	800086c <__aeabi_ddiv>
 80076cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076d0:	f004 040f 	and.w	r4, r4, #15
 80076d4:	2603      	movs	r6, #3
 80076d6:	4d91      	ldr	r5, [pc, #580]	@ (800791c <_dtoa_r+0x584>)
 80076d8:	b954      	cbnz	r4, 80076f0 <_dtoa_r+0x358>
 80076da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80076de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076e2:	f7f9 f8c3 	bl	800086c <__aeabi_ddiv>
 80076e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076ea:	e028      	b.n	800773e <_dtoa_r+0x3a6>
 80076ec:	2602      	movs	r6, #2
 80076ee:	e7f2      	b.n	80076d6 <_dtoa_r+0x33e>
 80076f0:	07e1      	lsls	r1, r4, #31
 80076f2:	d508      	bpl.n	8007706 <_dtoa_r+0x36e>
 80076f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80076f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076fc:	f7f8 ff8c 	bl	8000618 <__aeabi_dmul>
 8007700:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007704:	3601      	adds	r6, #1
 8007706:	1064      	asrs	r4, r4, #1
 8007708:	3508      	adds	r5, #8
 800770a:	e7e5      	b.n	80076d8 <_dtoa_r+0x340>
 800770c:	f000 80af 	beq.w	800786e <_dtoa_r+0x4d6>
 8007710:	427c      	negs	r4, r7
 8007712:	4b81      	ldr	r3, [pc, #516]	@ (8007918 <_dtoa_r+0x580>)
 8007714:	4d81      	ldr	r5, [pc, #516]	@ (800791c <_dtoa_r+0x584>)
 8007716:	f004 020f 	and.w	r2, r4, #15
 800771a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800771e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007722:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007726:	f7f8 ff77 	bl	8000618 <__aeabi_dmul>
 800772a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800772e:	1124      	asrs	r4, r4, #4
 8007730:	2300      	movs	r3, #0
 8007732:	2602      	movs	r6, #2
 8007734:	2c00      	cmp	r4, #0
 8007736:	f040 808f 	bne.w	8007858 <_dtoa_r+0x4c0>
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1d3      	bne.n	80076e6 <_dtoa_r+0x34e>
 800773e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007740:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 8094 	beq.w	8007872 <_dtoa_r+0x4da>
 800774a:	4b75      	ldr	r3, [pc, #468]	@ (8007920 <_dtoa_r+0x588>)
 800774c:	2200      	movs	r2, #0
 800774e:	4620      	mov	r0, r4
 8007750:	4629      	mov	r1, r5
 8007752:	f7f9 f9d3 	bl	8000afc <__aeabi_dcmplt>
 8007756:	2800      	cmp	r0, #0
 8007758:	f000 808b 	beq.w	8007872 <_dtoa_r+0x4da>
 800775c:	9b03      	ldr	r3, [sp, #12]
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 8087 	beq.w	8007872 <_dtoa_r+0x4da>
 8007764:	f1bb 0f00 	cmp.w	fp, #0
 8007768:	dd34      	ble.n	80077d4 <_dtoa_r+0x43c>
 800776a:	4620      	mov	r0, r4
 800776c:	4b6d      	ldr	r3, [pc, #436]	@ (8007924 <_dtoa_r+0x58c>)
 800776e:	2200      	movs	r2, #0
 8007770:	4629      	mov	r1, r5
 8007772:	f7f8 ff51 	bl	8000618 <__aeabi_dmul>
 8007776:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800777a:	f107 38ff 	add.w	r8, r7, #4294967295
 800777e:	3601      	adds	r6, #1
 8007780:	465c      	mov	r4, fp
 8007782:	4630      	mov	r0, r6
 8007784:	f7f8 fede 	bl	8000544 <__aeabi_i2d>
 8007788:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800778c:	f7f8 ff44 	bl	8000618 <__aeabi_dmul>
 8007790:	4b65      	ldr	r3, [pc, #404]	@ (8007928 <_dtoa_r+0x590>)
 8007792:	2200      	movs	r2, #0
 8007794:	f7f8 fd8a 	bl	80002ac <__adddf3>
 8007798:	4605      	mov	r5, r0
 800779a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800779e:	2c00      	cmp	r4, #0
 80077a0:	d16a      	bne.n	8007878 <_dtoa_r+0x4e0>
 80077a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077a6:	4b61      	ldr	r3, [pc, #388]	@ (800792c <_dtoa_r+0x594>)
 80077a8:	2200      	movs	r2, #0
 80077aa:	f7f8 fd7d 	bl	80002a8 <__aeabi_dsub>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077b6:	462a      	mov	r2, r5
 80077b8:	4633      	mov	r3, r6
 80077ba:	f7f9 f9bd 	bl	8000b38 <__aeabi_dcmpgt>
 80077be:	2800      	cmp	r0, #0
 80077c0:	f040 8298 	bne.w	8007cf4 <_dtoa_r+0x95c>
 80077c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077c8:	462a      	mov	r2, r5
 80077ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077ce:	f7f9 f995 	bl	8000afc <__aeabi_dcmplt>
 80077d2:	bb38      	cbnz	r0, 8007824 <_dtoa_r+0x48c>
 80077d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80077d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80077dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f2c0 8157 	blt.w	8007a92 <_dtoa_r+0x6fa>
 80077e4:	2f0e      	cmp	r7, #14
 80077e6:	f300 8154 	bgt.w	8007a92 <_dtoa_r+0x6fa>
 80077ea:	4b4b      	ldr	r3, [pc, #300]	@ (8007918 <_dtoa_r+0x580>)
 80077ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80077f0:	ed93 7b00 	vldr	d7, [r3]
 80077f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	ed8d 7b00 	vstr	d7, [sp]
 80077fc:	f280 80e5 	bge.w	80079ca <_dtoa_r+0x632>
 8007800:	9b03      	ldr	r3, [sp, #12]
 8007802:	2b00      	cmp	r3, #0
 8007804:	f300 80e1 	bgt.w	80079ca <_dtoa_r+0x632>
 8007808:	d10c      	bne.n	8007824 <_dtoa_r+0x48c>
 800780a:	4b48      	ldr	r3, [pc, #288]	@ (800792c <_dtoa_r+0x594>)
 800780c:	2200      	movs	r2, #0
 800780e:	ec51 0b17 	vmov	r0, r1, d7
 8007812:	f7f8 ff01 	bl	8000618 <__aeabi_dmul>
 8007816:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800781a:	f7f9 f983 	bl	8000b24 <__aeabi_dcmpge>
 800781e:	2800      	cmp	r0, #0
 8007820:	f000 8266 	beq.w	8007cf0 <_dtoa_r+0x958>
 8007824:	2400      	movs	r4, #0
 8007826:	4625      	mov	r5, r4
 8007828:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800782a:	4656      	mov	r6, sl
 800782c:	ea6f 0803 	mvn.w	r8, r3
 8007830:	2700      	movs	r7, #0
 8007832:	4621      	mov	r1, r4
 8007834:	4648      	mov	r0, r9
 8007836:	f000 fcbf 	bl	80081b8 <_Bfree>
 800783a:	2d00      	cmp	r5, #0
 800783c:	f000 80bd 	beq.w	80079ba <_dtoa_r+0x622>
 8007840:	b12f      	cbz	r7, 800784e <_dtoa_r+0x4b6>
 8007842:	42af      	cmp	r7, r5
 8007844:	d003      	beq.n	800784e <_dtoa_r+0x4b6>
 8007846:	4639      	mov	r1, r7
 8007848:	4648      	mov	r0, r9
 800784a:	f000 fcb5 	bl	80081b8 <_Bfree>
 800784e:	4629      	mov	r1, r5
 8007850:	4648      	mov	r0, r9
 8007852:	f000 fcb1 	bl	80081b8 <_Bfree>
 8007856:	e0b0      	b.n	80079ba <_dtoa_r+0x622>
 8007858:	07e2      	lsls	r2, r4, #31
 800785a:	d505      	bpl.n	8007868 <_dtoa_r+0x4d0>
 800785c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007860:	f7f8 feda 	bl	8000618 <__aeabi_dmul>
 8007864:	3601      	adds	r6, #1
 8007866:	2301      	movs	r3, #1
 8007868:	1064      	asrs	r4, r4, #1
 800786a:	3508      	adds	r5, #8
 800786c:	e762      	b.n	8007734 <_dtoa_r+0x39c>
 800786e:	2602      	movs	r6, #2
 8007870:	e765      	b.n	800773e <_dtoa_r+0x3a6>
 8007872:	9c03      	ldr	r4, [sp, #12]
 8007874:	46b8      	mov	r8, r7
 8007876:	e784      	b.n	8007782 <_dtoa_r+0x3ea>
 8007878:	4b27      	ldr	r3, [pc, #156]	@ (8007918 <_dtoa_r+0x580>)
 800787a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800787c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007880:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007884:	4454      	add	r4, sl
 8007886:	2900      	cmp	r1, #0
 8007888:	d054      	beq.n	8007934 <_dtoa_r+0x59c>
 800788a:	4929      	ldr	r1, [pc, #164]	@ (8007930 <_dtoa_r+0x598>)
 800788c:	2000      	movs	r0, #0
 800788e:	f7f8 ffed 	bl	800086c <__aeabi_ddiv>
 8007892:	4633      	mov	r3, r6
 8007894:	462a      	mov	r2, r5
 8007896:	f7f8 fd07 	bl	80002a8 <__aeabi_dsub>
 800789a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800789e:	4656      	mov	r6, sl
 80078a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078a4:	f7f9 f968 	bl	8000b78 <__aeabi_d2iz>
 80078a8:	4605      	mov	r5, r0
 80078aa:	f7f8 fe4b 	bl	8000544 <__aeabi_i2d>
 80078ae:	4602      	mov	r2, r0
 80078b0:	460b      	mov	r3, r1
 80078b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078b6:	f7f8 fcf7 	bl	80002a8 <__aeabi_dsub>
 80078ba:	3530      	adds	r5, #48	@ 0x30
 80078bc:	4602      	mov	r2, r0
 80078be:	460b      	mov	r3, r1
 80078c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078c4:	f806 5b01 	strb.w	r5, [r6], #1
 80078c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078cc:	f7f9 f916 	bl	8000afc <__aeabi_dcmplt>
 80078d0:	2800      	cmp	r0, #0
 80078d2:	d172      	bne.n	80079ba <_dtoa_r+0x622>
 80078d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078d8:	4911      	ldr	r1, [pc, #68]	@ (8007920 <_dtoa_r+0x588>)
 80078da:	2000      	movs	r0, #0
 80078dc:	f7f8 fce4 	bl	80002a8 <__aeabi_dsub>
 80078e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80078e4:	f7f9 f90a 	bl	8000afc <__aeabi_dcmplt>
 80078e8:	2800      	cmp	r0, #0
 80078ea:	f040 80b4 	bne.w	8007a56 <_dtoa_r+0x6be>
 80078ee:	42a6      	cmp	r6, r4
 80078f0:	f43f af70 	beq.w	80077d4 <_dtoa_r+0x43c>
 80078f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80078f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007924 <_dtoa_r+0x58c>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	f7f8 fe8c 	bl	8000618 <__aeabi_dmul>
 8007900:	4b08      	ldr	r3, [pc, #32]	@ (8007924 <_dtoa_r+0x58c>)
 8007902:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007906:	2200      	movs	r2, #0
 8007908:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800790c:	f7f8 fe84 	bl	8000618 <__aeabi_dmul>
 8007910:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007914:	e7c4      	b.n	80078a0 <_dtoa_r+0x508>
 8007916:	bf00      	nop
 8007918:	0800ad90 	.word	0x0800ad90
 800791c:	0800ad68 	.word	0x0800ad68
 8007920:	3ff00000 	.word	0x3ff00000
 8007924:	40240000 	.word	0x40240000
 8007928:	401c0000 	.word	0x401c0000
 800792c:	40140000 	.word	0x40140000
 8007930:	3fe00000 	.word	0x3fe00000
 8007934:	4631      	mov	r1, r6
 8007936:	4628      	mov	r0, r5
 8007938:	f7f8 fe6e 	bl	8000618 <__aeabi_dmul>
 800793c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007940:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007942:	4656      	mov	r6, sl
 8007944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007948:	f7f9 f916 	bl	8000b78 <__aeabi_d2iz>
 800794c:	4605      	mov	r5, r0
 800794e:	f7f8 fdf9 	bl	8000544 <__aeabi_i2d>
 8007952:	4602      	mov	r2, r0
 8007954:	460b      	mov	r3, r1
 8007956:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800795a:	f7f8 fca5 	bl	80002a8 <__aeabi_dsub>
 800795e:	3530      	adds	r5, #48	@ 0x30
 8007960:	f806 5b01 	strb.w	r5, [r6], #1
 8007964:	4602      	mov	r2, r0
 8007966:	460b      	mov	r3, r1
 8007968:	42a6      	cmp	r6, r4
 800796a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800796e:	f04f 0200 	mov.w	r2, #0
 8007972:	d124      	bne.n	80079be <_dtoa_r+0x626>
 8007974:	4baf      	ldr	r3, [pc, #700]	@ (8007c34 <_dtoa_r+0x89c>)
 8007976:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800797a:	f7f8 fc97 	bl	80002ac <__adddf3>
 800797e:	4602      	mov	r2, r0
 8007980:	460b      	mov	r3, r1
 8007982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007986:	f7f9 f8d7 	bl	8000b38 <__aeabi_dcmpgt>
 800798a:	2800      	cmp	r0, #0
 800798c:	d163      	bne.n	8007a56 <_dtoa_r+0x6be>
 800798e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007992:	49a8      	ldr	r1, [pc, #672]	@ (8007c34 <_dtoa_r+0x89c>)
 8007994:	2000      	movs	r0, #0
 8007996:	f7f8 fc87 	bl	80002a8 <__aeabi_dsub>
 800799a:	4602      	mov	r2, r0
 800799c:	460b      	mov	r3, r1
 800799e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079a2:	f7f9 f8ab 	bl	8000afc <__aeabi_dcmplt>
 80079a6:	2800      	cmp	r0, #0
 80079a8:	f43f af14 	beq.w	80077d4 <_dtoa_r+0x43c>
 80079ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80079ae:	1e73      	subs	r3, r6, #1
 80079b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80079b6:	2b30      	cmp	r3, #48	@ 0x30
 80079b8:	d0f8      	beq.n	80079ac <_dtoa_r+0x614>
 80079ba:	4647      	mov	r7, r8
 80079bc:	e03b      	b.n	8007a36 <_dtoa_r+0x69e>
 80079be:	4b9e      	ldr	r3, [pc, #632]	@ (8007c38 <_dtoa_r+0x8a0>)
 80079c0:	f7f8 fe2a 	bl	8000618 <__aeabi_dmul>
 80079c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079c8:	e7bc      	b.n	8007944 <_dtoa_r+0x5ac>
 80079ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80079ce:	4656      	mov	r6, sl
 80079d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079d4:	4620      	mov	r0, r4
 80079d6:	4629      	mov	r1, r5
 80079d8:	f7f8 ff48 	bl	800086c <__aeabi_ddiv>
 80079dc:	f7f9 f8cc 	bl	8000b78 <__aeabi_d2iz>
 80079e0:	4680      	mov	r8, r0
 80079e2:	f7f8 fdaf 	bl	8000544 <__aeabi_i2d>
 80079e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079ea:	f7f8 fe15 	bl	8000618 <__aeabi_dmul>
 80079ee:	4602      	mov	r2, r0
 80079f0:	460b      	mov	r3, r1
 80079f2:	4620      	mov	r0, r4
 80079f4:	4629      	mov	r1, r5
 80079f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80079fa:	f7f8 fc55 	bl	80002a8 <__aeabi_dsub>
 80079fe:	f806 4b01 	strb.w	r4, [r6], #1
 8007a02:	9d03      	ldr	r5, [sp, #12]
 8007a04:	eba6 040a 	sub.w	r4, r6, sl
 8007a08:	42a5      	cmp	r5, r4
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	d133      	bne.n	8007a78 <_dtoa_r+0x6e0>
 8007a10:	f7f8 fc4c 	bl	80002ac <__adddf3>
 8007a14:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a18:	4604      	mov	r4, r0
 8007a1a:	460d      	mov	r5, r1
 8007a1c:	f7f9 f88c 	bl	8000b38 <__aeabi_dcmpgt>
 8007a20:	b9c0      	cbnz	r0, 8007a54 <_dtoa_r+0x6bc>
 8007a22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a26:	4620      	mov	r0, r4
 8007a28:	4629      	mov	r1, r5
 8007a2a:	f7f9 f85d 	bl	8000ae8 <__aeabi_dcmpeq>
 8007a2e:	b110      	cbz	r0, 8007a36 <_dtoa_r+0x69e>
 8007a30:	f018 0f01 	tst.w	r8, #1
 8007a34:	d10e      	bne.n	8007a54 <_dtoa_r+0x6bc>
 8007a36:	9902      	ldr	r1, [sp, #8]
 8007a38:	4648      	mov	r0, r9
 8007a3a:	f000 fbbd 	bl	80081b8 <_Bfree>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	7033      	strb	r3, [r6, #0]
 8007a42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007a44:	3701      	adds	r7, #1
 8007a46:	601f      	str	r7, [r3, #0]
 8007a48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f000 824b 	beq.w	8007ee6 <_dtoa_r+0xb4e>
 8007a50:	601e      	str	r6, [r3, #0]
 8007a52:	e248      	b.n	8007ee6 <_dtoa_r+0xb4e>
 8007a54:	46b8      	mov	r8, r7
 8007a56:	4633      	mov	r3, r6
 8007a58:	461e      	mov	r6, r3
 8007a5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a5e:	2a39      	cmp	r2, #57	@ 0x39
 8007a60:	d106      	bne.n	8007a70 <_dtoa_r+0x6d8>
 8007a62:	459a      	cmp	sl, r3
 8007a64:	d1f8      	bne.n	8007a58 <_dtoa_r+0x6c0>
 8007a66:	2230      	movs	r2, #48	@ 0x30
 8007a68:	f108 0801 	add.w	r8, r8, #1
 8007a6c:	f88a 2000 	strb.w	r2, [sl]
 8007a70:	781a      	ldrb	r2, [r3, #0]
 8007a72:	3201      	adds	r2, #1
 8007a74:	701a      	strb	r2, [r3, #0]
 8007a76:	e7a0      	b.n	80079ba <_dtoa_r+0x622>
 8007a78:	4b6f      	ldr	r3, [pc, #444]	@ (8007c38 <_dtoa_r+0x8a0>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f7f8 fdcc 	bl	8000618 <__aeabi_dmul>
 8007a80:	2200      	movs	r2, #0
 8007a82:	2300      	movs	r3, #0
 8007a84:	4604      	mov	r4, r0
 8007a86:	460d      	mov	r5, r1
 8007a88:	f7f9 f82e 	bl	8000ae8 <__aeabi_dcmpeq>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	d09f      	beq.n	80079d0 <_dtoa_r+0x638>
 8007a90:	e7d1      	b.n	8007a36 <_dtoa_r+0x69e>
 8007a92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a94:	2a00      	cmp	r2, #0
 8007a96:	f000 80ea 	beq.w	8007c6e <_dtoa_r+0x8d6>
 8007a9a:	9a07      	ldr	r2, [sp, #28]
 8007a9c:	2a01      	cmp	r2, #1
 8007a9e:	f300 80cd 	bgt.w	8007c3c <_dtoa_r+0x8a4>
 8007aa2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007aa4:	2a00      	cmp	r2, #0
 8007aa6:	f000 80c1 	beq.w	8007c2c <_dtoa_r+0x894>
 8007aaa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007aae:	9c08      	ldr	r4, [sp, #32]
 8007ab0:	9e00      	ldr	r6, [sp, #0]
 8007ab2:	9a00      	ldr	r2, [sp, #0]
 8007ab4:	441a      	add	r2, r3
 8007ab6:	9200      	str	r2, [sp, #0]
 8007ab8:	9a06      	ldr	r2, [sp, #24]
 8007aba:	2101      	movs	r1, #1
 8007abc:	441a      	add	r2, r3
 8007abe:	4648      	mov	r0, r9
 8007ac0:	9206      	str	r2, [sp, #24]
 8007ac2:	f000 fc77 	bl	80083b4 <__i2b>
 8007ac6:	4605      	mov	r5, r0
 8007ac8:	b166      	cbz	r6, 8007ae4 <_dtoa_r+0x74c>
 8007aca:	9b06      	ldr	r3, [sp, #24]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	dd09      	ble.n	8007ae4 <_dtoa_r+0x74c>
 8007ad0:	42b3      	cmp	r3, r6
 8007ad2:	9a00      	ldr	r2, [sp, #0]
 8007ad4:	bfa8      	it	ge
 8007ad6:	4633      	movge	r3, r6
 8007ad8:	1ad2      	subs	r2, r2, r3
 8007ada:	9200      	str	r2, [sp, #0]
 8007adc:	9a06      	ldr	r2, [sp, #24]
 8007ade:	1af6      	subs	r6, r6, r3
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	9306      	str	r3, [sp, #24]
 8007ae4:	9b08      	ldr	r3, [sp, #32]
 8007ae6:	b30b      	cbz	r3, 8007b2c <_dtoa_r+0x794>
 8007ae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	f000 80c6 	beq.w	8007c7c <_dtoa_r+0x8e4>
 8007af0:	2c00      	cmp	r4, #0
 8007af2:	f000 80c0 	beq.w	8007c76 <_dtoa_r+0x8de>
 8007af6:	4629      	mov	r1, r5
 8007af8:	4622      	mov	r2, r4
 8007afa:	4648      	mov	r0, r9
 8007afc:	f000 fd12 	bl	8008524 <__pow5mult>
 8007b00:	9a02      	ldr	r2, [sp, #8]
 8007b02:	4601      	mov	r1, r0
 8007b04:	4605      	mov	r5, r0
 8007b06:	4648      	mov	r0, r9
 8007b08:	f000 fc6a 	bl	80083e0 <__multiply>
 8007b0c:	9902      	ldr	r1, [sp, #8]
 8007b0e:	4680      	mov	r8, r0
 8007b10:	4648      	mov	r0, r9
 8007b12:	f000 fb51 	bl	80081b8 <_Bfree>
 8007b16:	9b08      	ldr	r3, [sp, #32]
 8007b18:	1b1b      	subs	r3, r3, r4
 8007b1a:	9308      	str	r3, [sp, #32]
 8007b1c:	f000 80b1 	beq.w	8007c82 <_dtoa_r+0x8ea>
 8007b20:	9a08      	ldr	r2, [sp, #32]
 8007b22:	4641      	mov	r1, r8
 8007b24:	4648      	mov	r0, r9
 8007b26:	f000 fcfd 	bl	8008524 <__pow5mult>
 8007b2a:	9002      	str	r0, [sp, #8]
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	4648      	mov	r0, r9
 8007b30:	f000 fc40 	bl	80083b4 <__i2b>
 8007b34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b36:	4604      	mov	r4, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	f000 81d8 	beq.w	8007eee <_dtoa_r+0xb56>
 8007b3e:	461a      	mov	r2, r3
 8007b40:	4601      	mov	r1, r0
 8007b42:	4648      	mov	r0, r9
 8007b44:	f000 fcee 	bl	8008524 <__pow5mult>
 8007b48:	9b07      	ldr	r3, [sp, #28]
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	f300 809f 	bgt.w	8007c90 <_dtoa_r+0x8f8>
 8007b52:	9b04      	ldr	r3, [sp, #16]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	f040 8097 	bne.w	8007c88 <_dtoa_r+0x8f0>
 8007b5a:	9b05      	ldr	r3, [sp, #20]
 8007b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f040 8093 	bne.w	8007c8c <_dtoa_r+0x8f4>
 8007b66:	9b05      	ldr	r3, [sp, #20]
 8007b68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b6c:	0d1b      	lsrs	r3, r3, #20
 8007b6e:	051b      	lsls	r3, r3, #20
 8007b70:	b133      	cbz	r3, 8007b80 <_dtoa_r+0x7e8>
 8007b72:	9b00      	ldr	r3, [sp, #0]
 8007b74:	3301      	adds	r3, #1
 8007b76:	9300      	str	r3, [sp, #0]
 8007b78:	9b06      	ldr	r3, [sp, #24]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	9306      	str	r3, [sp, #24]
 8007b7e:	2301      	movs	r3, #1
 8007b80:	9308      	str	r3, [sp, #32]
 8007b82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f000 81b8 	beq.w	8007efa <_dtoa_r+0xb62>
 8007b8a:	6923      	ldr	r3, [r4, #16]
 8007b8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007b90:	6918      	ldr	r0, [r3, #16]
 8007b92:	f000 fbc3 	bl	800831c <__hi0bits>
 8007b96:	f1c0 0020 	rsb	r0, r0, #32
 8007b9a:	9b06      	ldr	r3, [sp, #24]
 8007b9c:	4418      	add	r0, r3
 8007b9e:	f010 001f 	ands.w	r0, r0, #31
 8007ba2:	f000 8082 	beq.w	8007caa <_dtoa_r+0x912>
 8007ba6:	f1c0 0320 	rsb	r3, r0, #32
 8007baa:	2b04      	cmp	r3, #4
 8007bac:	dd73      	ble.n	8007c96 <_dtoa_r+0x8fe>
 8007bae:	9b00      	ldr	r3, [sp, #0]
 8007bb0:	f1c0 001c 	rsb	r0, r0, #28
 8007bb4:	4403      	add	r3, r0
 8007bb6:	9300      	str	r3, [sp, #0]
 8007bb8:	9b06      	ldr	r3, [sp, #24]
 8007bba:	4403      	add	r3, r0
 8007bbc:	4406      	add	r6, r0
 8007bbe:	9306      	str	r3, [sp, #24]
 8007bc0:	9b00      	ldr	r3, [sp, #0]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	dd05      	ble.n	8007bd2 <_dtoa_r+0x83a>
 8007bc6:	9902      	ldr	r1, [sp, #8]
 8007bc8:	461a      	mov	r2, r3
 8007bca:	4648      	mov	r0, r9
 8007bcc:	f000 fd04 	bl	80085d8 <__lshift>
 8007bd0:	9002      	str	r0, [sp, #8]
 8007bd2:	9b06      	ldr	r3, [sp, #24]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dd05      	ble.n	8007be4 <_dtoa_r+0x84c>
 8007bd8:	4621      	mov	r1, r4
 8007bda:	461a      	mov	r2, r3
 8007bdc:	4648      	mov	r0, r9
 8007bde:	f000 fcfb 	bl	80085d8 <__lshift>
 8007be2:	4604      	mov	r4, r0
 8007be4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d061      	beq.n	8007cae <_dtoa_r+0x916>
 8007bea:	9802      	ldr	r0, [sp, #8]
 8007bec:	4621      	mov	r1, r4
 8007bee:	f000 fd5f 	bl	80086b0 <__mcmp>
 8007bf2:	2800      	cmp	r0, #0
 8007bf4:	da5b      	bge.n	8007cae <_dtoa_r+0x916>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	9902      	ldr	r1, [sp, #8]
 8007bfa:	220a      	movs	r2, #10
 8007bfc:	4648      	mov	r0, r9
 8007bfe:	f000 fafd 	bl	80081fc <__multadd>
 8007c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c04:	9002      	str	r0, [sp, #8]
 8007c06:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	f000 8177 	beq.w	8007efe <_dtoa_r+0xb66>
 8007c10:	4629      	mov	r1, r5
 8007c12:	2300      	movs	r3, #0
 8007c14:	220a      	movs	r2, #10
 8007c16:	4648      	mov	r0, r9
 8007c18:	f000 faf0 	bl	80081fc <__multadd>
 8007c1c:	f1bb 0f00 	cmp.w	fp, #0
 8007c20:	4605      	mov	r5, r0
 8007c22:	dc6f      	bgt.n	8007d04 <_dtoa_r+0x96c>
 8007c24:	9b07      	ldr	r3, [sp, #28]
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	dc49      	bgt.n	8007cbe <_dtoa_r+0x926>
 8007c2a:	e06b      	b.n	8007d04 <_dtoa_r+0x96c>
 8007c2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c32:	e73c      	b.n	8007aae <_dtoa_r+0x716>
 8007c34:	3fe00000 	.word	0x3fe00000
 8007c38:	40240000 	.word	0x40240000
 8007c3c:	9b03      	ldr	r3, [sp, #12]
 8007c3e:	1e5c      	subs	r4, r3, #1
 8007c40:	9b08      	ldr	r3, [sp, #32]
 8007c42:	42a3      	cmp	r3, r4
 8007c44:	db09      	blt.n	8007c5a <_dtoa_r+0x8c2>
 8007c46:	1b1c      	subs	r4, r3, r4
 8007c48:	9b03      	ldr	r3, [sp, #12]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	f6bf af30 	bge.w	8007ab0 <_dtoa_r+0x718>
 8007c50:	9b00      	ldr	r3, [sp, #0]
 8007c52:	9a03      	ldr	r2, [sp, #12]
 8007c54:	1a9e      	subs	r6, r3, r2
 8007c56:	2300      	movs	r3, #0
 8007c58:	e72b      	b.n	8007ab2 <_dtoa_r+0x71a>
 8007c5a:	9b08      	ldr	r3, [sp, #32]
 8007c5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c5e:	9408      	str	r4, [sp, #32]
 8007c60:	1ae3      	subs	r3, r4, r3
 8007c62:	441a      	add	r2, r3
 8007c64:	9e00      	ldr	r6, [sp, #0]
 8007c66:	9b03      	ldr	r3, [sp, #12]
 8007c68:	920d      	str	r2, [sp, #52]	@ 0x34
 8007c6a:	2400      	movs	r4, #0
 8007c6c:	e721      	b.n	8007ab2 <_dtoa_r+0x71a>
 8007c6e:	9c08      	ldr	r4, [sp, #32]
 8007c70:	9e00      	ldr	r6, [sp, #0]
 8007c72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007c74:	e728      	b.n	8007ac8 <_dtoa_r+0x730>
 8007c76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007c7a:	e751      	b.n	8007b20 <_dtoa_r+0x788>
 8007c7c:	9a08      	ldr	r2, [sp, #32]
 8007c7e:	9902      	ldr	r1, [sp, #8]
 8007c80:	e750      	b.n	8007b24 <_dtoa_r+0x78c>
 8007c82:	f8cd 8008 	str.w	r8, [sp, #8]
 8007c86:	e751      	b.n	8007b2c <_dtoa_r+0x794>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	e779      	b.n	8007b80 <_dtoa_r+0x7e8>
 8007c8c:	9b04      	ldr	r3, [sp, #16]
 8007c8e:	e777      	b.n	8007b80 <_dtoa_r+0x7e8>
 8007c90:	2300      	movs	r3, #0
 8007c92:	9308      	str	r3, [sp, #32]
 8007c94:	e779      	b.n	8007b8a <_dtoa_r+0x7f2>
 8007c96:	d093      	beq.n	8007bc0 <_dtoa_r+0x828>
 8007c98:	9a00      	ldr	r2, [sp, #0]
 8007c9a:	331c      	adds	r3, #28
 8007c9c:	441a      	add	r2, r3
 8007c9e:	9200      	str	r2, [sp, #0]
 8007ca0:	9a06      	ldr	r2, [sp, #24]
 8007ca2:	441a      	add	r2, r3
 8007ca4:	441e      	add	r6, r3
 8007ca6:	9206      	str	r2, [sp, #24]
 8007ca8:	e78a      	b.n	8007bc0 <_dtoa_r+0x828>
 8007caa:	4603      	mov	r3, r0
 8007cac:	e7f4      	b.n	8007c98 <_dtoa_r+0x900>
 8007cae:	9b03      	ldr	r3, [sp, #12]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	46b8      	mov	r8, r7
 8007cb4:	dc20      	bgt.n	8007cf8 <_dtoa_r+0x960>
 8007cb6:	469b      	mov	fp, r3
 8007cb8:	9b07      	ldr	r3, [sp, #28]
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	dd1e      	ble.n	8007cfc <_dtoa_r+0x964>
 8007cbe:	f1bb 0f00 	cmp.w	fp, #0
 8007cc2:	f47f adb1 	bne.w	8007828 <_dtoa_r+0x490>
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	465b      	mov	r3, fp
 8007cca:	2205      	movs	r2, #5
 8007ccc:	4648      	mov	r0, r9
 8007cce:	f000 fa95 	bl	80081fc <__multadd>
 8007cd2:	4601      	mov	r1, r0
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	9802      	ldr	r0, [sp, #8]
 8007cd8:	f000 fcea 	bl	80086b0 <__mcmp>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	f77f ada3 	ble.w	8007828 <_dtoa_r+0x490>
 8007ce2:	4656      	mov	r6, sl
 8007ce4:	2331      	movs	r3, #49	@ 0x31
 8007ce6:	f806 3b01 	strb.w	r3, [r6], #1
 8007cea:	f108 0801 	add.w	r8, r8, #1
 8007cee:	e59f      	b.n	8007830 <_dtoa_r+0x498>
 8007cf0:	9c03      	ldr	r4, [sp, #12]
 8007cf2:	46b8      	mov	r8, r7
 8007cf4:	4625      	mov	r5, r4
 8007cf6:	e7f4      	b.n	8007ce2 <_dtoa_r+0x94a>
 8007cf8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	f000 8101 	beq.w	8007f06 <_dtoa_r+0xb6e>
 8007d04:	2e00      	cmp	r6, #0
 8007d06:	dd05      	ble.n	8007d14 <_dtoa_r+0x97c>
 8007d08:	4629      	mov	r1, r5
 8007d0a:	4632      	mov	r2, r6
 8007d0c:	4648      	mov	r0, r9
 8007d0e:	f000 fc63 	bl	80085d8 <__lshift>
 8007d12:	4605      	mov	r5, r0
 8007d14:	9b08      	ldr	r3, [sp, #32]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d05c      	beq.n	8007dd4 <_dtoa_r+0xa3c>
 8007d1a:	6869      	ldr	r1, [r5, #4]
 8007d1c:	4648      	mov	r0, r9
 8007d1e:	f000 fa0b 	bl	8008138 <_Balloc>
 8007d22:	4606      	mov	r6, r0
 8007d24:	b928      	cbnz	r0, 8007d32 <_dtoa_r+0x99a>
 8007d26:	4b82      	ldr	r3, [pc, #520]	@ (8007f30 <_dtoa_r+0xb98>)
 8007d28:	4602      	mov	r2, r0
 8007d2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d2e:	f7ff bb4a 	b.w	80073c6 <_dtoa_r+0x2e>
 8007d32:	692a      	ldr	r2, [r5, #16]
 8007d34:	3202      	adds	r2, #2
 8007d36:	0092      	lsls	r2, r2, #2
 8007d38:	f105 010c 	add.w	r1, r5, #12
 8007d3c:	300c      	adds	r0, #12
 8007d3e:	f7ff fa8c 	bl	800725a <memcpy>
 8007d42:	2201      	movs	r2, #1
 8007d44:	4631      	mov	r1, r6
 8007d46:	4648      	mov	r0, r9
 8007d48:	f000 fc46 	bl	80085d8 <__lshift>
 8007d4c:	f10a 0301 	add.w	r3, sl, #1
 8007d50:	9300      	str	r3, [sp, #0]
 8007d52:	eb0a 030b 	add.w	r3, sl, fp
 8007d56:	9308      	str	r3, [sp, #32]
 8007d58:	9b04      	ldr	r3, [sp, #16]
 8007d5a:	f003 0301 	and.w	r3, r3, #1
 8007d5e:	462f      	mov	r7, r5
 8007d60:	9306      	str	r3, [sp, #24]
 8007d62:	4605      	mov	r5, r0
 8007d64:	9b00      	ldr	r3, [sp, #0]
 8007d66:	9802      	ldr	r0, [sp, #8]
 8007d68:	4621      	mov	r1, r4
 8007d6a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d6e:	f7ff fa89 	bl	8007284 <quorem>
 8007d72:	4603      	mov	r3, r0
 8007d74:	3330      	adds	r3, #48	@ 0x30
 8007d76:	9003      	str	r0, [sp, #12]
 8007d78:	4639      	mov	r1, r7
 8007d7a:	9802      	ldr	r0, [sp, #8]
 8007d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d7e:	f000 fc97 	bl	80086b0 <__mcmp>
 8007d82:	462a      	mov	r2, r5
 8007d84:	9004      	str	r0, [sp, #16]
 8007d86:	4621      	mov	r1, r4
 8007d88:	4648      	mov	r0, r9
 8007d8a:	f000 fcad 	bl	80086e8 <__mdiff>
 8007d8e:	68c2      	ldr	r2, [r0, #12]
 8007d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d92:	4606      	mov	r6, r0
 8007d94:	bb02      	cbnz	r2, 8007dd8 <_dtoa_r+0xa40>
 8007d96:	4601      	mov	r1, r0
 8007d98:	9802      	ldr	r0, [sp, #8]
 8007d9a:	f000 fc89 	bl	80086b0 <__mcmp>
 8007d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007da0:	4602      	mov	r2, r0
 8007da2:	4631      	mov	r1, r6
 8007da4:	4648      	mov	r0, r9
 8007da6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007da8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007daa:	f000 fa05 	bl	80081b8 <_Bfree>
 8007dae:	9b07      	ldr	r3, [sp, #28]
 8007db0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007db2:	9e00      	ldr	r6, [sp, #0]
 8007db4:	ea42 0103 	orr.w	r1, r2, r3
 8007db8:	9b06      	ldr	r3, [sp, #24]
 8007dba:	4319      	orrs	r1, r3
 8007dbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dbe:	d10d      	bne.n	8007ddc <_dtoa_r+0xa44>
 8007dc0:	2b39      	cmp	r3, #57	@ 0x39
 8007dc2:	d027      	beq.n	8007e14 <_dtoa_r+0xa7c>
 8007dc4:	9a04      	ldr	r2, [sp, #16]
 8007dc6:	2a00      	cmp	r2, #0
 8007dc8:	dd01      	ble.n	8007dce <_dtoa_r+0xa36>
 8007dca:	9b03      	ldr	r3, [sp, #12]
 8007dcc:	3331      	adds	r3, #49	@ 0x31
 8007dce:	f88b 3000 	strb.w	r3, [fp]
 8007dd2:	e52e      	b.n	8007832 <_dtoa_r+0x49a>
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	e7b9      	b.n	8007d4c <_dtoa_r+0x9b4>
 8007dd8:	2201      	movs	r2, #1
 8007dda:	e7e2      	b.n	8007da2 <_dtoa_r+0xa0a>
 8007ddc:	9904      	ldr	r1, [sp, #16]
 8007dde:	2900      	cmp	r1, #0
 8007de0:	db04      	blt.n	8007dec <_dtoa_r+0xa54>
 8007de2:	9807      	ldr	r0, [sp, #28]
 8007de4:	4301      	orrs	r1, r0
 8007de6:	9806      	ldr	r0, [sp, #24]
 8007de8:	4301      	orrs	r1, r0
 8007dea:	d120      	bne.n	8007e2e <_dtoa_r+0xa96>
 8007dec:	2a00      	cmp	r2, #0
 8007dee:	ddee      	ble.n	8007dce <_dtoa_r+0xa36>
 8007df0:	9902      	ldr	r1, [sp, #8]
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	2201      	movs	r2, #1
 8007df6:	4648      	mov	r0, r9
 8007df8:	f000 fbee 	bl	80085d8 <__lshift>
 8007dfc:	4621      	mov	r1, r4
 8007dfe:	9002      	str	r0, [sp, #8]
 8007e00:	f000 fc56 	bl	80086b0 <__mcmp>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	9b00      	ldr	r3, [sp, #0]
 8007e08:	dc02      	bgt.n	8007e10 <_dtoa_r+0xa78>
 8007e0a:	d1e0      	bne.n	8007dce <_dtoa_r+0xa36>
 8007e0c:	07da      	lsls	r2, r3, #31
 8007e0e:	d5de      	bpl.n	8007dce <_dtoa_r+0xa36>
 8007e10:	2b39      	cmp	r3, #57	@ 0x39
 8007e12:	d1da      	bne.n	8007dca <_dtoa_r+0xa32>
 8007e14:	2339      	movs	r3, #57	@ 0x39
 8007e16:	f88b 3000 	strb.w	r3, [fp]
 8007e1a:	4633      	mov	r3, r6
 8007e1c:	461e      	mov	r6, r3
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e24:	2a39      	cmp	r2, #57	@ 0x39
 8007e26:	d04e      	beq.n	8007ec6 <_dtoa_r+0xb2e>
 8007e28:	3201      	adds	r2, #1
 8007e2a:	701a      	strb	r2, [r3, #0]
 8007e2c:	e501      	b.n	8007832 <_dtoa_r+0x49a>
 8007e2e:	2a00      	cmp	r2, #0
 8007e30:	dd03      	ble.n	8007e3a <_dtoa_r+0xaa2>
 8007e32:	2b39      	cmp	r3, #57	@ 0x39
 8007e34:	d0ee      	beq.n	8007e14 <_dtoa_r+0xa7c>
 8007e36:	3301      	adds	r3, #1
 8007e38:	e7c9      	b.n	8007dce <_dtoa_r+0xa36>
 8007e3a:	9a00      	ldr	r2, [sp, #0]
 8007e3c:	9908      	ldr	r1, [sp, #32]
 8007e3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e42:	428a      	cmp	r2, r1
 8007e44:	d028      	beq.n	8007e98 <_dtoa_r+0xb00>
 8007e46:	9902      	ldr	r1, [sp, #8]
 8007e48:	2300      	movs	r3, #0
 8007e4a:	220a      	movs	r2, #10
 8007e4c:	4648      	mov	r0, r9
 8007e4e:	f000 f9d5 	bl	80081fc <__multadd>
 8007e52:	42af      	cmp	r7, r5
 8007e54:	9002      	str	r0, [sp, #8]
 8007e56:	f04f 0300 	mov.w	r3, #0
 8007e5a:	f04f 020a 	mov.w	r2, #10
 8007e5e:	4639      	mov	r1, r7
 8007e60:	4648      	mov	r0, r9
 8007e62:	d107      	bne.n	8007e74 <_dtoa_r+0xadc>
 8007e64:	f000 f9ca 	bl	80081fc <__multadd>
 8007e68:	4607      	mov	r7, r0
 8007e6a:	4605      	mov	r5, r0
 8007e6c:	9b00      	ldr	r3, [sp, #0]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	9300      	str	r3, [sp, #0]
 8007e72:	e777      	b.n	8007d64 <_dtoa_r+0x9cc>
 8007e74:	f000 f9c2 	bl	80081fc <__multadd>
 8007e78:	4629      	mov	r1, r5
 8007e7a:	4607      	mov	r7, r0
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	220a      	movs	r2, #10
 8007e80:	4648      	mov	r0, r9
 8007e82:	f000 f9bb 	bl	80081fc <__multadd>
 8007e86:	4605      	mov	r5, r0
 8007e88:	e7f0      	b.n	8007e6c <_dtoa_r+0xad4>
 8007e8a:	f1bb 0f00 	cmp.w	fp, #0
 8007e8e:	bfcc      	ite	gt
 8007e90:	465e      	movgt	r6, fp
 8007e92:	2601      	movle	r6, #1
 8007e94:	4456      	add	r6, sl
 8007e96:	2700      	movs	r7, #0
 8007e98:	9902      	ldr	r1, [sp, #8]
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	4648      	mov	r0, r9
 8007ea0:	f000 fb9a 	bl	80085d8 <__lshift>
 8007ea4:	4621      	mov	r1, r4
 8007ea6:	9002      	str	r0, [sp, #8]
 8007ea8:	f000 fc02 	bl	80086b0 <__mcmp>
 8007eac:	2800      	cmp	r0, #0
 8007eae:	dcb4      	bgt.n	8007e1a <_dtoa_r+0xa82>
 8007eb0:	d102      	bne.n	8007eb8 <_dtoa_r+0xb20>
 8007eb2:	9b00      	ldr	r3, [sp, #0]
 8007eb4:	07db      	lsls	r3, r3, #31
 8007eb6:	d4b0      	bmi.n	8007e1a <_dtoa_r+0xa82>
 8007eb8:	4633      	mov	r3, r6
 8007eba:	461e      	mov	r6, r3
 8007ebc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ec0:	2a30      	cmp	r2, #48	@ 0x30
 8007ec2:	d0fa      	beq.n	8007eba <_dtoa_r+0xb22>
 8007ec4:	e4b5      	b.n	8007832 <_dtoa_r+0x49a>
 8007ec6:	459a      	cmp	sl, r3
 8007ec8:	d1a8      	bne.n	8007e1c <_dtoa_r+0xa84>
 8007eca:	2331      	movs	r3, #49	@ 0x31
 8007ecc:	f108 0801 	add.w	r8, r8, #1
 8007ed0:	f88a 3000 	strb.w	r3, [sl]
 8007ed4:	e4ad      	b.n	8007832 <_dtoa_r+0x49a>
 8007ed6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ed8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007f34 <_dtoa_r+0xb9c>
 8007edc:	b11b      	cbz	r3, 8007ee6 <_dtoa_r+0xb4e>
 8007ede:	f10a 0308 	add.w	r3, sl, #8
 8007ee2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ee4:	6013      	str	r3, [r2, #0]
 8007ee6:	4650      	mov	r0, sl
 8007ee8:	b017      	add	sp, #92	@ 0x5c
 8007eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eee:	9b07      	ldr	r3, [sp, #28]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	f77f ae2e 	ble.w	8007b52 <_dtoa_r+0x7ba>
 8007ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ef8:	9308      	str	r3, [sp, #32]
 8007efa:	2001      	movs	r0, #1
 8007efc:	e64d      	b.n	8007b9a <_dtoa_r+0x802>
 8007efe:	f1bb 0f00 	cmp.w	fp, #0
 8007f02:	f77f aed9 	ble.w	8007cb8 <_dtoa_r+0x920>
 8007f06:	4656      	mov	r6, sl
 8007f08:	9802      	ldr	r0, [sp, #8]
 8007f0a:	4621      	mov	r1, r4
 8007f0c:	f7ff f9ba 	bl	8007284 <quorem>
 8007f10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007f14:	f806 3b01 	strb.w	r3, [r6], #1
 8007f18:	eba6 020a 	sub.w	r2, r6, sl
 8007f1c:	4593      	cmp	fp, r2
 8007f1e:	ddb4      	ble.n	8007e8a <_dtoa_r+0xaf2>
 8007f20:	9902      	ldr	r1, [sp, #8]
 8007f22:	2300      	movs	r3, #0
 8007f24:	220a      	movs	r2, #10
 8007f26:	4648      	mov	r0, r9
 8007f28:	f000 f968 	bl	80081fc <__multadd>
 8007f2c:	9002      	str	r0, [sp, #8]
 8007f2e:	e7eb      	b.n	8007f08 <_dtoa_r+0xb70>
 8007f30:	0800ac39 	.word	0x0800ac39
 8007f34:	0800abbd 	.word	0x0800abbd

08007f38 <_free_r>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4605      	mov	r5, r0
 8007f3c:	2900      	cmp	r1, #0
 8007f3e:	d041      	beq.n	8007fc4 <_free_r+0x8c>
 8007f40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f44:	1f0c      	subs	r4, r1, #4
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bfb8      	it	lt
 8007f4a:	18e4      	addlt	r4, r4, r3
 8007f4c:	f000 f8e8 	bl	8008120 <__malloc_lock>
 8007f50:	4a1d      	ldr	r2, [pc, #116]	@ (8007fc8 <_free_r+0x90>)
 8007f52:	6813      	ldr	r3, [r2, #0]
 8007f54:	b933      	cbnz	r3, 8007f64 <_free_r+0x2c>
 8007f56:	6063      	str	r3, [r4, #4]
 8007f58:	6014      	str	r4, [r2, #0]
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f60:	f000 b8e4 	b.w	800812c <__malloc_unlock>
 8007f64:	42a3      	cmp	r3, r4
 8007f66:	d908      	bls.n	8007f7a <_free_r+0x42>
 8007f68:	6820      	ldr	r0, [r4, #0]
 8007f6a:	1821      	adds	r1, r4, r0
 8007f6c:	428b      	cmp	r3, r1
 8007f6e:	bf01      	itttt	eq
 8007f70:	6819      	ldreq	r1, [r3, #0]
 8007f72:	685b      	ldreq	r3, [r3, #4]
 8007f74:	1809      	addeq	r1, r1, r0
 8007f76:	6021      	streq	r1, [r4, #0]
 8007f78:	e7ed      	b.n	8007f56 <_free_r+0x1e>
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	685b      	ldr	r3, [r3, #4]
 8007f7e:	b10b      	cbz	r3, 8007f84 <_free_r+0x4c>
 8007f80:	42a3      	cmp	r3, r4
 8007f82:	d9fa      	bls.n	8007f7a <_free_r+0x42>
 8007f84:	6811      	ldr	r1, [r2, #0]
 8007f86:	1850      	adds	r0, r2, r1
 8007f88:	42a0      	cmp	r0, r4
 8007f8a:	d10b      	bne.n	8007fa4 <_free_r+0x6c>
 8007f8c:	6820      	ldr	r0, [r4, #0]
 8007f8e:	4401      	add	r1, r0
 8007f90:	1850      	adds	r0, r2, r1
 8007f92:	4283      	cmp	r3, r0
 8007f94:	6011      	str	r1, [r2, #0]
 8007f96:	d1e0      	bne.n	8007f5a <_free_r+0x22>
 8007f98:	6818      	ldr	r0, [r3, #0]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	6053      	str	r3, [r2, #4]
 8007f9e:	4408      	add	r0, r1
 8007fa0:	6010      	str	r0, [r2, #0]
 8007fa2:	e7da      	b.n	8007f5a <_free_r+0x22>
 8007fa4:	d902      	bls.n	8007fac <_free_r+0x74>
 8007fa6:	230c      	movs	r3, #12
 8007fa8:	602b      	str	r3, [r5, #0]
 8007faa:	e7d6      	b.n	8007f5a <_free_r+0x22>
 8007fac:	6820      	ldr	r0, [r4, #0]
 8007fae:	1821      	adds	r1, r4, r0
 8007fb0:	428b      	cmp	r3, r1
 8007fb2:	bf04      	itt	eq
 8007fb4:	6819      	ldreq	r1, [r3, #0]
 8007fb6:	685b      	ldreq	r3, [r3, #4]
 8007fb8:	6063      	str	r3, [r4, #4]
 8007fba:	bf04      	itt	eq
 8007fbc:	1809      	addeq	r1, r1, r0
 8007fbe:	6021      	streq	r1, [r4, #0]
 8007fc0:	6054      	str	r4, [r2, #4]
 8007fc2:	e7ca      	b.n	8007f5a <_free_r+0x22>
 8007fc4:	bd38      	pop	{r3, r4, r5, pc}
 8007fc6:	bf00      	nop
 8007fc8:	2000441c 	.word	0x2000441c

08007fcc <malloc>:
 8007fcc:	4b02      	ldr	r3, [pc, #8]	@ (8007fd8 <malloc+0xc>)
 8007fce:	4601      	mov	r1, r0
 8007fd0:	6818      	ldr	r0, [r3, #0]
 8007fd2:	f000 b825 	b.w	8008020 <_malloc_r>
 8007fd6:	bf00      	nop
 8007fd8:	2000001c 	.word	0x2000001c

08007fdc <sbrk_aligned>:
 8007fdc:	b570      	push	{r4, r5, r6, lr}
 8007fde:	4e0f      	ldr	r6, [pc, #60]	@ (800801c <sbrk_aligned+0x40>)
 8007fe0:	460c      	mov	r4, r1
 8007fe2:	6831      	ldr	r1, [r6, #0]
 8007fe4:	4605      	mov	r5, r0
 8007fe6:	b911      	cbnz	r1, 8007fee <sbrk_aligned+0x12>
 8007fe8:	f001 fe04 	bl	8009bf4 <_sbrk_r>
 8007fec:	6030      	str	r0, [r6, #0]
 8007fee:	4621      	mov	r1, r4
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f001 fdff 	bl	8009bf4 <_sbrk_r>
 8007ff6:	1c43      	adds	r3, r0, #1
 8007ff8:	d103      	bne.n	8008002 <sbrk_aligned+0x26>
 8007ffa:	f04f 34ff 	mov.w	r4, #4294967295
 8007ffe:	4620      	mov	r0, r4
 8008000:	bd70      	pop	{r4, r5, r6, pc}
 8008002:	1cc4      	adds	r4, r0, #3
 8008004:	f024 0403 	bic.w	r4, r4, #3
 8008008:	42a0      	cmp	r0, r4
 800800a:	d0f8      	beq.n	8007ffe <sbrk_aligned+0x22>
 800800c:	1a21      	subs	r1, r4, r0
 800800e:	4628      	mov	r0, r5
 8008010:	f001 fdf0 	bl	8009bf4 <_sbrk_r>
 8008014:	3001      	adds	r0, #1
 8008016:	d1f2      	bne.n	8007ffe <sbrk_aligned+0x22>
 8008018:	e7ef      	b.n	8007ffa <sbrk_aligned+0x1e>
 800801a:	bf00      	nop
 800801c:	20004418 	.word	0x20004418

08008020 <_malloc_r>:
 8008020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008024:	1ccd      	adds	r5, r1, #3
 8008026:	f025 0503 	bic.w	r5, r5, #3
 800802a:	3508      	adds	r5, #8
 800802c:	2d0c      	cmp	r5, #12
 800802e:	bf38      	it	cc
 8008030:	250c      	movcc	r5, #12
 8008032:	2d00      	cmp	r5, #0
 8008034:	4606      	mov	r6, r0
 8008036:	db01      	blt.n	800803c <_malloc_r+0x1c>
 8008038:	42a9      	cmp	r1, r5
 800803a:	d904      	bls.n	8008046 <_malloc_r+0x26>
 800803c:	230c      	movs	r3, #12
 800803e:	6033      	str	r3, [r6, #0]
 8008040:	2000      	movs	r0, #0
 8008042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008046:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800811c <_malloc_r+0xfc>
 800804a:	f000 f869 	bl	8008120 <__malloc_lock>
 800804e:	f8d8 3000 	ldr.w	r3, [r8]
 8008052:	461c      	mov	r4, r3
 8008054:	bb44      	cbnz	r4, 80080a8 <_malloc_r+0x88>
 8008056:	4629      	mov	r1, r5
 8008058:	4630      	mov	r0, r6
 800805a:	f7ff ffbf 	bl	8007fdc <sbrk_aligned>
 800805e:	1c43      	adds	r3, r0, #1
 8008060:	4604      	mov	r4, r0
 8008062:	d158      	bne.n	8008116 <_malloc_r+0xf6>
 8008064:	f8d8 4000 	ldr.w	r4, [r8]
 8008068:	4627      	mov	r7, r4
 800806a:	2f00      	cmp	r7, #0
 800806c:	d143      	bne.n	80080f6 <_malloc_r+0xd6>
 800806e:	2c00      	cmp	r4, #0
 8008070:	d04b      	beq.n	800810a <_malloc_r+0xea>
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	4639      	mov	r1, r7
 8008076:	4630      	mov	r0, r6
 8008078:	eb04 0903 	add.w	r9, r4, r3
 800807c:	f001 fdba 	bl	8009bf4 <_sbrk_r>
 8008080:	4581      	cmp	r9, r0
 8008082:	d142      	bne.n	800810a <_malloc_r+0xea>
 8008084:	6821      	ldr	r1, [r4, #0]
 8008086:	1a6d      	subs	r5, r5, r1
 8008088:	4629      	mov	r1, r5
 800808a:	4630      	mov	r0, r6
 800808c:	f7ff ffa6 	bl	8007fdc <sbrk_aligned>
 8008090:	3001      	adds	r0, #1
 8008092:	d03a      	beq.n	800810a <_malloc_r+0xea>
 8008094:	6823      	ldr	r3, [r4, #0]
 8008096:	442b      	add	r3, r5
 8008098:	6023      	str	r3, [r4, #0]
 800809a:	f8d8 3000 	ldr.w	r3, [r8]
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	bb62      	cbnz	r2, 80080fc <_malloc_r+0xdc>
 80080a2:	f8c8 7000 	str.w	r7, [r8]
 80080a6:	e00f      	b.n	80080c8 <_malloc_r+0xa8>
 80080a8:	6822      	ldr	r2, [r4, #0]
 80080aa:	1b52      	subs	r2, r2, r5
 80080ac:	d420      	bmi.n	80080f0 <_malloc_r+0xd0>
 80080ae:	2a0b      	cmp	r2, #11
 80080b0:	d917      	bls.n	80080e2 <_malloc_r+0xc2>
 80080b2:	1961      	adds	r1, r4, r5
 80080b4:	42a3      	cmp	r3, r4
 80080b6:	6025      	str	r5, [r4, #0]
 80080b8:	bf18      	it	ne
 80080ba:	6059      	strne	r1, [r3, #4]
 80080bc:	6863      	ldr	r3, [r4, #4]
 80080be:	bf08      	it	eq
 80080c0:	f8c8 1000 	streq.w	r1, [r8]
 80080c4:	5162      	str	r2, [r4, r5]
 80080c6:	604b      	str	r3, [r1, #4]
 80080c8:	4630      	mov	r0, r6
 80080ca:	f000 f82f 	bl	800812c <__malloc_unlock>
 80080ce:	f104 000b 	add.w	r0, r4, #11
 80080d2:	1d23      	adds	r3, r4, #4
 80080d4:	f020 0007 	bic.w	r0, r0, #7
 80080d8:	1ac2      	subs	r2, r0, r3
 80080da:	bf1c      	itt	ne
 80080dc:	1a1b      	subne	r3, r3, r0
 80080de:	50a3      	strne	r3, [r4, r2]
 80080e0:	e7af      	b.n	8008042 <_malloc_r+0x22>
 80080e2:	6862      	ldr	r2, [r4, #4]
 80080e4:	42a3      	cmp	r3, r4
 80080e6:	bf0c      	ite	eq
 80080e8:	f8c8 2000 	streq.w	r2, [r8]
 80080ec:	605a      	strne	r2, [r3, #4]
 80080ee:	e7eb      	b.n	80080c8 <_malloc_r+0xa8>
 80080f0:	4623      	mov	r3, r4
 80080f2:	6864      	ldr	r4, [r4, #4]
 80080f4:	e7ae      	b.n	8008054 <_malloc_r+0x34>
 80080f6:	463c      	mov	r4, r7
 80080f8:	687f      	ldr	r7, [r7, #4]
 80080fa:	e7b6      	b.n	800806a <_malloc_r+0x4a>
 80080fc:	461a      	mov	r2, r3
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	42a3      	cmp	r3, r4
 8008102:	d1fb      	bne.n	80080fc <_malloc_r+0xdc>
 8008104:	2300      	movs	r3, #0
 8008106:	6053      	str	r3, [r2, #4]
 8008108:	e7de      	b.n	80080c8 <_malloc_r+0xa8>
 800810a:	230c      	movs	r3, #12
 800810c:	6033      	str	r3, [r6, #0]
 800810e:	4630      	mov	r0, r6
 8008110:	f000 f80c 	bl	800812c <__malloc_unlock>
 8008114:	e794      	b.n	8008040 <_malloc_r+0x20>
 8008116:	6005      	str	r5, [r0, #0]
 8008118:	e7d6      	b.n	80080c8 <_malloc_r+0xa8>
 800811a:	bf00      	nop
 800811c:	2000441c 	.word	0x2000441c

08008120 <__malloc_lock>:
 8008120:	4801      	ldr	r0, [pc, #4]	@ (8008128 <__malloc_lock+0x8>)
 8008122:	f7ff b898 	b.w	8007256 <__retarget_lock_acquire_recursive>
 8008126:	bf00      	nop
 8008128:	20004414 	.word	0x20004414

0800812c <__malloc_unlock>:
 800812c:	4801      	ldr	r0, [pc, #4]	@ (8008134 <__malloc_unlock+0x8>)
 800812e:	f7ff b893 	b.w	8007258 <__retarget_lock_release_recursive>
 8008132:	bf00      	nop
 8008134:	20004414 	.word	0x20004414

08008138 <_Balloc>:
 8008138:	b570      	push	{r4, r5, r6, lr}
 800813a:	69c6      	ldr	r6, [r0, #28]
 800813c:	4604      	mov	r4, r0
 800813e:	460d      	mov	r5, r1
 8008140:	b976      	cbnz	r6, 8008160 <_Balloc+0x28>
 8008142:	2010      	movs	r0, #16
 8008144:	f7ff ff42 	bl	8007fcc <malloc>
 8008148:	4602      	mov	r2, r0
 800814a:	61e0      	str	r0, [r4, #28]
 800814c:	b920      	cbnz	r0, 8008158 <_Balloc+0x20>
 800814e:	4b18      	ldr	r3, [pc, #96]	@ (80081b0 <_Balloc+0x78>)
 8008150:	4818      	ldr	r0, [pc, #96]	@ (80081b4 <_Balloc+0x7c>)
 8008152:	216b      	movs	r1, #107	@ 0x6b
 8008154:	f001 fd68 	bl	8009c28 <__assert_func>
 8008158:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800815c:	6006      	str	r6, [r0, #0]
 800815e:	60c6      	str	r6, [r0, #12]
 8008160:	69e6      	ldr	r6, [r4, #28]
 8008162:	68f3      	ldr	r3, [r6, #12]
 8008164:	b183      	cbz	r3, 8008188 <_Balloc+0x50>
 8008166:	69e3      	ldr	r3, [r4, #28]
 8008168:	68db      	ldr	r3, [r3, #12]
 800816a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800816e:	b9b8      	cbnz	r0, 80081a0 <_Balloc+0x68>
 8008170:	2101      	movs	r1, #1
 8008172:	fa01 f605 	lsl.w	r6, r1, r5
 8008176:	1d72      	adds	r2, r6, #5
 8008178:	0092      	lsls	r2, r2, #2
 800817a:	4620      	mov	r0, r4
 800817c:	f001 fd72 	bl	8009c64 <_calloc_r>
 8008180:	b160      	cbz	r0, 800819c <_Balloc+0x64>
 8008182:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008186:	e00e      	b.n	80081a6 <_Balloc+0x6e>
 8008188:	2221      	movs	r2, #33	@ 0x21
 800818a:	2104      	movs	r1, #4
 800818c:	4620      	mov	r0, r4
 800818e:	f001 fd69 	bl	8009c64 <_calloc_r>
 8008192:	69e3      	ldr	r3, [r4, #28]
 8008194:	60f0      	str	r0, [r6, #12]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d1e4      	bne.n	8008166 <_Balloc+0x2e>
 800819c:	2000      	movs	r0, #0
 800819e:	bd70      	pop	{r4, r5, r6, pc}
 80081a0:	6802      	ldr	r2, [r0, #0]
 80081a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081a6:	2300      	movs	r3, #0
 80081a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081ac:	e7f7      	b.n	800819e <_Balloc+0x66>
 80081ae:	bf00      	nop
 80081b0:	0800abca 	.word	0x0800abca
 80081b4:	0800ac4a 	.word	0x0800ac4a

080081b8 <_Bfree>:
 80081b8:	b570      	push	{r4, r5, r6, lr}
 80081ba:	69c6      	ldr	r6, [r0, #28]
 80081bc:	4605      	mov	r5, r0
 80081be:	460c      	mov	r4, r1
 80081c0:	b976      	cbnz	r6, 80081e0 <_Bfree+0x28>
 80081c2:	2010      	movs	r0, #16
 80081c4:	f7ff ff02 	bl	8007fcc <malloc>
 80081c8:	4602      	mov	r2, r0
 80081ca:	61e8      	str	r0, [r5, #28]
 80081cc:	b920      	cbnz	r0, 80081d8 <_Bfree+0x20>
 80081ce:	4b09      	ldr	r3, [pc, #36]	@ (80081f4 <_Bfree+0x3c>)
 80081d0:	4809      	ldr	r0, [pc, #36]	@ (80081f8 <_Bfree+0x40>)
 80081d2:	218f      	movs	r1, #143	@ 0x8f
 80081d4:	f001 fd28 	bl	8009c28 <__assert_func>
 80081d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081dc:	6006      	str	r6, [r0, #0]
 80081de:	60c6      	str	r6, [r0, #12]
 80081e0:	b13c      	cbz	r4, 80081f2 <_Bfree+0x3a>
 80081e2:	69eb      	ldr	r3, [r5, #28]
 80081e4:	6862      	ldr	r2, [r4, #4]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081ec:	6021      	str	r1, [r4, #0]
 80081ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80081f2:	bd70      	pop	{r4, r5, r6, pc}
 80081f4:	0800abca 	.word	0x0800abca
 80081f8:	0800ac4a 	.word	0x0800ac4a

080081fc <__multadd>:
 80081fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008200:	690d      	ldr	r5, [r1, #16]
 8008202:	4607      	mov	r7, r0
 8008204:	460c      	mov	r4, r1
 8008206:	461e      	mov	r6, r3
 8008208:	f101 0c14 	add.w	ip, r1, #20
 800820c:	2000      	movs	r0, #0
 800820e:	f8dc 3000 	ldr.w	r3, [ip]
 8008212:	b299      	uxth	r1, r3
 8008214:	fb02 6101 	mla	r1, r2, r1, r6
 8008218:	0c1e      	lsrs	r6, r3, #16
 800821a:	0c0b      	lsrs	r3, r1, #16
 800821c:	fb02 3306 	mla	r3, r2, r6, r3
 8008220:	b289      	uxth	r1, r1
 8008222:	3001      	adds	r0, #1
 8008224:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008228:	4285      	cmp	r5, r0
 800822a:	f84c 1b04 	str.w	r1, [ip], #4
 800822e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008232:	dcec      	bgt.n	800820e <__multadd+0x12>
 8008234:	b30e      	cbz	r6, 800827a <__multadd+0x7e>
 8008236:	68a3      	ldr	r3, [r4, #8]
 8008238:	42ab      	cmp	r3, r5
 800823a:	dc19      	bgt.n	8008270 <__multadd+0x74>
 800823c:	6861      	ldr	r1, [r4, #4]
 800823e:	4638      	mov	r0, r7
 8008240:	3101      	adds	r1, #1
 8008242:	f7ff ff79 	bl	8008138 <_Balloc>
 8008246:	4680      	mov	r8, r0
 8008248:	b928      	cbnz	r0, 8008256 <__multadd+0x5a>
 800824a:	4602      	mov	r2, r0
 800824c:	4b0c      	ldr	r3, [pc, #48]	@ (8008280 <__multadd+0x84>)
 800824e:	480d      	ldr	r0, [pc, #52]	@ (8008284 <__multadd+0x88>)
 8008250:	21ba      	movs	r1, #186	@ 0xba
 8008252:	f001 fce9 	bl	8009c28 <__assert_func>
 8008256:	6922      	ldr	r2, [r4, #16]
 8008258:	3202      	adds	r2, #2
 800825a:	f104 010c 	add.w	r1, r4, #12
 800825e:	0092      	lsls	r2, r2, #2
 8008260:	300c      	adds	r0, #12
 8008262:	f7fe fffa 	bl	800725a <memcpy>
 8008266:	4621      	mov	r1, r4
 8008268:	4638      	mov	r0, r7
 800826a:	f7ff ffa5 	bl	80081b8 <_Bfree>
 800826e:	4644      	mov	r4, r8
 8008270:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008274:	3501      	adds	r5, #1
 8008276:	615e      	str	r6, [r3, #20]
 8008278:	6125      	str	r5, [r4, #16]
 800827a:	4620      	mov	r0, r4
 800827c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008280:	0800ac39 	.word	0x0800ac39
 8008284:	0800ac4a 	.word	0x0800ac4a

08008288 <__s2b>:
 8008288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800828c:	460c      	mov	r4, r1
 800828e:	4615      	mov	r5, r2
 8008290:	461f      	mov	r7, r3
 8008292:	2209      	movs	r2, #9
 8008294:	3308      	adds	r3, #8
 8008296:	4606      	mov	r6, r0
 8008298:	fb93 f3f2 	sdiv	r3, r3, r2
 800829c:	2100      	movs	r1, #0
 800829e:	2201      	movs	r2, #1
 80082a0:	429a      	cmp	r2, r3
 80082a2:	db09      	blt.n	80082b8 <__s2b+0x30>
 80082a4:	4630      	mov	r0, r6
 80082a6:	f7ff ff47 	bl	8008138 <_Balloc>
 80082aa:	b940      	cbnz	r0, 80082be <__s2b+0x36>
 80082ac:	4602      	mov	r2, r0
 80082ae:	4b19      	ldr	r3, [pc, #100]	@ (8008314 <__s2b+0x8c>)
 80082b0:	4819      	ldr	r0, [pc, #100]	@ (8008318 <__s2b+0x90>)
 80082b2:	21d3      	movs	r1, #211	@ 0xd3
 80082b4:	f001 fcb8 	bl	8009c28 <__assert_func>
 80082b8:	0052      	lsls	r2, r2, #1
 80082ba:	3101      	adds	r1, #1
 80082bc:	e7f0      	b.n	80082a0 <__s2b+0x18>
 80082be:	9b08      	ldr	r3, [sp, #32]
 80082c0:	6143      	str	r3, [r0, #20]
 80082c2:	2d09      	cmp	r5, #9
 80082c4:	f04f 0301 	mov.w	r3, #1
 80082c8:	6103      	str	r3, [r0, #16]
 80082ca:	dd16      	ble.n	80082fa <__s2b+0x72>
 80082cc:	f104 0909 	add.w	r9, r4, #9
 80082d0:	46c8      	mov	r8, r9
 80082d2:	442c      	add	r4, r5
 80082d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80082d8:	4601      	mov	r1, r0
 80082da:	3b30      	subs	r3, #48	@ 0x30
 80082dc:	220a      	movs	r2, #10
 80082de:	4630      	mov	r0, r6
 80082e0:	f7ff ff8c 	bl	80081fc <__multadd>
 80082e4:	45a0      	cmp	r8, r4
 80082e6:	d1f5      	bne.n	80082d4 <__s2b+0x4c>
 80082e8:	f1a5 0408 	sub.w	r4, r5, #8
 80082ec:	444c      	add	r4, r9
 80082ee:	1b2d      	subs	r5, r5, r4
 80082f0:	1963      	adds	r3, r4, r5
 80082f2:	42bb      	cmp	r3, r7
 80082f4:	db04      	blt.n	8008300 <__s2b+0x78>
 80082f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082fa:	340a      	adds	r4, #10
 80082fc:	2509      	movs	r5, #9
 80082fe:	e7f6      	b.n	80082ee <__s2b+0x66>
 8008300:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008304:	4601      	mov	r1, r0
 8008306:	3b30      	subs	r3, #48	@ 0x30
 8008308:	220a      	movs	r2, #10
 800830a:	4630      	mov	r0, r6
 800830c:	f7ff ff76 	bl	80081fc <__multadd>
 8008310:	e7ee      	b.n	80082f0 <__s2b+0x68>
 8008312:	bf00      	nop
 8008314:	0800ac39 	.word	0x0800ac39
 8008318:	0800ac4a 	.word	0x0800ac4a

0800831c <__hi0bits>:
 800831c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008320:	4603      	mov	r3, r0
 8008322:	bf36      	itet	cc
 8008324:	0403      	lslcc	r3, r0, #16
 8008326:	2000      	movcs	r0, #0
 8008328:	2010      	movcc	r0, #16
 800832a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800832e:	bf3c      	itt	cc
 8008330:	021b      	lslcc	r3, r3, #8
 8008332:	3008      	addcc	r0, #8
 8008334:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008338:	bf3c      	itt	cc
 800833a:	011b      	lslcc	r3, r3, #4
 800833c:	3004      	addcc	r0, #4
 800833e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008342:	bf3c      	itt	cc
 8008344:	009b      	lslcc	r3, r3, #2
 8008346:	3002      	addcc	r0, #2
 8008348:	2b00      	cmp	r3, #0
 800834a:	db05      	blt.n	8008358 <__hi0bits+0x3c>
 800834c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008350:	f100 0001 	add.w	r0, r0, #1
 8008354:	bf08      	it	eq
 8008356:	2020      	moveq	r0, #32
 8008358:	4770      	bx	lr

0800835a <__lo0bits>:
 800835a:	6803      	ldr	r3, [r0, #0]
 800835c:	4602      	mov	r2, r0
 800835e:	f013 0007 	ands.w	r0, r3, #7
 8008362:	d00b      	beq.n	800837c <__lo0bits+0x22>
 8008364:	07d9      	lsls	r1, r3, #31
 8008366:	d421      	bmi.n	80083ac <__lo0bits+0x52>
 8008368:	0798      	lsls	r0, r3, #30
 800836a:	bf49      	itett	mi
 800836c:	085b      	lsrmi	r3, r3, #1
 800836e:	089b      	lsrpl	r3, r3, #2
 8008370:	2001      	movmi	r0, #1
 8008372:	6013      	strmi	r3, [r2, #0]
 8008374:	bf5c      	itt	pl
 8008376:	6013      	strpl	r3, [r2, #0]
 8008378:	2002      	movpl	r0, #2
 800837a:	4770      	bx	lr
 800837c:	b299      	uxth	r1, r3
 800837e:	b909      	cbnz	r1, 8008384 <__lo0bits+0x2a>
 8008380:	0c1b      	lsrs	r3, r3, #16
 8008382:	2010      	movs	r0, #16
 8008384:	b2d9      	uxtb	r1, r3
 8008386:	b909      	cbnz	r1, 800838c <__lo0bits+0x32>
 8008388:	3008      	adds	r0, #8
 800838a:	0a1b      	lsrs	r3, r3, #8
 800838c:	0719      	lsls	r1, r3, #28
 800838e:	bf04      	itt	eq
 8008390:	091b      	lsreq	r3, r3, #4
 8008392:	3004      	addeq	r0, #4
 8008394:	0799      	lsls	r1, r3, #30
 8008396:	bf04      	itt	eq
 8008398:	089b      	lsreq	r3, r3, #2
 800839a:	3002      	addeq	r0, #2
 800839c:	07d9      	lsls	r1, r3, #31
 800839e:	d403      	bmi.n	80083a8 <__lo0bits+0x4e>
 80083a0:	085b      	lsrs	r3, r3, #1
 80083a2:	f100 0001 	add.w	r0, r0, #1
 80083a6:	d003      	beq.n	80083b0 <__lo0bits+0x56>
 80083a8:	6013      	str	r3, [r2, #0]
 80083aa:	4770      	bx	lr
 80083ac:	2000      	movs	r0, #0
 80083ae:	4770      	bx	lr
 80083b0:	2020      	movs	r0, #32
 80083b2:	4770      	bx	lr

080083b4 <__i2b>:
 80083b4:	b510      	push	{r4, lr}
 80083b6:	460c      	mov	r4, r1
 80083b8:	2101      	movs	r1, #1
 80083ba:	f7ff febd 	bl	8008138 <_Balloc>
 80083be:	4602      	mov	r2, r0
 80083c0:	b928      	cbnz	r0, 80083ce <__i2b+0x1a>
 80083c2:	4b05      	ldr	r3, [pc, #20]	@ (80083d8 <__i2b+0x24>)
 80083c4:	4805      	ldr	r0, [pc, #20]	@ (80083dc <__i2b+0x28>)
 80083c6:	f240 1145 	movw	r1, #325	@ 0x145
 80083ca:	f001 fc2d 	bl	8009c28 <__assert_func>
 80083ce:	2301      	movs	r3, #1
 80083d0:	6144      	str	r4, [r0, #20]
 80083d2:	6103      	str	r3, [r0, #16]
 80083d4:	bd10      	pop	{r4, pc}
 80083d6:	bf00      	nop
 80083d8:	0800ac39 	.word	0x0800ac39
 80083dc:	0800ac4a 	.word	0x0800ac4a

080083e0 <__multiply>:
 80083e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083e4:	4617      	mov	r7, r2
 80083e6:	690a      	ldr	r2, [r1, #16]
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	bfa8      	it	ge
 80083ee:	463b      	movge	r3, r7
 80083f0:	4689      	mov	r9, r1
 80083f2:	bfa4      	itt	ge
 80083f4:	460f      	movge	r7, r1
 80083f6:	4699      	movge	r9, r3
 80083f8:	693d      	ldr	r5, [r7, #16]
 80083fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	6879      	ldr	r1, [r7, #4]
 8008402:	eb05 060a 	add.w	r6, r5, sl
 8008406:	42b3      	cmp	r3, r6
 8008408:	b085      	sub	sp, #20
 800840a:	bfb8      	it	lt
 800840c:	3101      	addlt	r1, #1
 800840e:	f7ff fe93 	bl	8008138 <_Balloc>
 8008412:	b930      	cbnz	r0, 8008422 <__multiply+0x42>
 8008414:	4602      	mov	r2, r0
 8008416:	4b41      	ldr	r3, [pc, #260]	@ (800851c <__multiply+0x13c>)
 8008418:	4841      	ldr	r0, [pc, #260]	@ (8008520 <__multiply+0x140>)
 800841a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800841e:	f001 fc03 	bl	8009c28 <__assert_func>
 8008422:	f100 0414 	add.w	r4, r0, #20
 8008426:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800842a:	4623      	mov	r3, r4
 800842c:	2200      	movs	r2, #0
 800842e:	4573      	cmp	r3, lr
 8008430:	d320      	bcc.n	8008474 <__multiply+0x94>
 8008432:	f107 0814 	add.w	r8, r7, #20
 8008436:	f109 0114 	add.w	r1, r9, #20
 800843a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800843e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008442:	9302      	str	r3, [sp, #8]
 8008444:	1beb      	subs	r3, r5, r7
 8008446:	3b15      	subs	r3, #21
 8008448:	f023 0303 	bic.w	r3, r3, #3
 800844c:	3304      	adds	r3, #4
 800844e:	3715      	adds	r7, #21
 8008450:	42bd      	cmp	r5, r7
 8008452:	bf38      	it	cc
 8008454:	2304      	movcc	r3, #4
 8008456:	9301      	str	r3, [sp, #4]
 8008458:	9b02      	ldr	r3, [sp, #8]
 800845a:	9103      	str	r1, [sp, #12]
 800845c:	428b      	cmp	r3, r1
 800845e:	d80c      	bhi.n	800847a <__multiply+0x9a>
 8008460:	2e00      	cmp	r6, #0
 8008462:	dd03      	ble.n	800846c <__multiply+0x8c>
 8008464:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008468:	2b00      	cmp	r3, #0
 800846a:	d055      	beq.n	8008518 <__multiply+0x138>
 800846c:	6106      	str	r6, [r0, #16]
 800846e:	b005      	add	sp, #20
 8008470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008474:	f843 2b04 	str.w	r2, [r3], #4
 8008478:	e7d9      	b.n	800842e <__multiply+0x4e>
 800847a:	f8b1 a000 	ldrh.w	sl, [r1]
 800847e:	f1ba 0f00 	cmp.w	sl, #0
 8008482:	d01f      	beq.n	80084c4 <__multiply+0xe4>
 8008484:	46c4      	mov	ip, r8
 8008486:	46a1      	mov	r9, r4
 8008488:	2700      	movs	r7, #0
 800848a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800848e:	f8d9 3000 	ldr.w	r3, [r9]
 8008492:	fa1f fb82 	uxth.w	fp, r2
 8008496:	b29b      	uxth	r3, r3
 8008498:	fb0a 330b 	mla	r3, sl, fp, r3
 800849c:	443b      	add	r3, r7
 800849e:	f8d9 7000 	ldr.w	r7, [r9]
 80084a2:	0c12      	lsrs	r2, r2, #16
 80084a4:	0c3f      	lsrs	r7, r7, #16
 80084a6:	fb0a 7202 	mla	r2, sl, r2, r7
 80084aa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084b4:	4565      	cmp	r5, ip
 80084b6:	f849 3b04 	str.w	r3, [r9], #4
 80084ba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80084be:	d8e4      	bhi.n	800848a <__multiply+0xaa>
 80084c0:	9b01      	ldr	r3, [sp, #4]
 80084c2:	50e7      	str	r7, [r4, r3]
 80084c4:	9b03      	ldr	r3, [sp, #12]
 80084c6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80084ca:	3104      	adds	r1, #4
 80084cc:	f1b9 0f00 	cmp.w	r9, #0
 80084d0:	d020      	beq.n	8008514 <__multiply+0x134>
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	4647      	mov	r7, r8
 80084d6:	46a4      	mov	ip, r4
 80084d8:	f04f 0a00 	mov.w	sl, #0
 80084dc:	f8b7 b000 	ldrh.w	fp, [r7]
 80084e0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80084e4:	fb09 220b 	mla	r2, r9, fp, r2
 80084e8:	4452      	add	r2, sl
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084f0:	f84c 3b04 	str.w	r3, [ip], #4
 80084f4:	f857 3b04 	ldr.w	r3, [r7], #4
 80084f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084fc:	f8bc 3000 	ldrh.w	r3, [ip]
 8008500:	fb09 330a 	mla	r3, r9, sl, r3
 8008504:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008508:	42bd      	cmp	r5, r7
 800850a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800850e:	d8e5      	bhi.n	80084dc <__multiply+0xfc>
 8008510:	9a01      	ldr	r2, [sp, #4]
 8008512:	50a3      	str	r3, [r4, r2]
 8008514:	3404      	adds	r4, #4
 8008516:	e79f      	b.n	8008458 <__multiply+0x78>
 8008518:	3e01      	subs	r6, #1
 800851a:	e7a1      	b.n	8008460 <__multiply+0x80>
 800851c:	0800ac39 	.word	0x0800ac39
 8008520:	0800ac4a 	.word	0x0800ac4a

08008524 <__pow5mult>:
 8008524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008528:	4615      	mov	r5, r2
 800852a:	f012 0203 	ands.w	r2, r2, #3
 800852e:	4607      	mov	r7, r0
 8008530:	460e      	mov	r6, r1
 8008532:	d007      	beq.n	8008544 <__pow5mult+0x20>
 8008534:	4c25      	ldr	r4, [pc, #148]	@ (80085cc <__pow5mult+0xa8>)
 8008536:	3a01      	subs	r2, #1
 8008538:	2300      	movs	r3, #0
 800853a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800853e:	f7ff fe5d 	bl	80081fc <__multadd>
 8008542:	4606      	mov	r6, r0
 8008544:	10ad      	asrs	r5, r5, #2
 8008546:	d03d      	beq.n	80085c4 <__pow5mult+0xa0>
 8008548:	69fc      	ldr	r4, [r7, #28]
 800854a:	b97c      	cbnz	r4, 800856c <__pow5mult+0x48>
 800854c:	2010      	movs	r0, #16
 800854e:	f7ff fd3d 	bl	8007fcc <malloc>
 8008552:	4602      	mov	r2, r0
 8008554:	61f8      	str	r0, [r7, #28]
 8008556:	b928      	cbnz	r0, 8008564 <__pow5mult+0x40>
 8008558:	4b1d      	ldr	r3, [pc, #116]	@ (80085d0 <__pow5mult+0xac>)
 800855a:	481e      	ldr	r0, [pc, #120]	@ (80085d4 <__pow5mult+0xb0>)
 800855c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008560:	f001 fb62 	bl	8009c28 <__assert_func>
 8008564:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008568:	6004      	str	r4, [r0, #0]
 800856a:	60c4      	str	r4, [r0, #12]
 800856c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008570:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008574:	b94c      	cbnz	r4, 800858a <__pow5mult+0x66>
 8008576:	f240 2171 	movw	r1, #625	@ 0x271
 800857a:	4638      	mov	r0, r7
 800857c:	f7ff ff1a 	bl	80083b4 <__i2b>
 8008580:	2300      	movs	r3, #0
 8008582:	f8c8 0008 	str.w	r0, [r8, #8]
 8008586:	4604      	mov	r4, r0
 8008588:	6003      	str	r3, [r0, #0]
 800858a:	f04f 0900 	mov.w	r9, #0
 800858e:	07eb      	lsls	r3, r5, #31
 8008590:	d50a      	bpl.n	80085a8 <__pow5mult+0x84>
 8008592:	4631      	mov	r1, r6
 8008594:	4622      	mov	r2, r4
 8008596:	4638      	mov	r0, r7
 8008598:	f7ff ff22 	bl	80083e0 <__multiply>
 800859c:	4631      	mov	r1, r6
 800859e:	4680      	mov	r8, r0
 80085a0:	4638      	mov	r0, r7
 80085a2:	f7ff fe09 	bl	80081b8 <_Bfree>
 80085a6:	4646      	mov	r6, r8
 80085a8:	106d      	asrs	r5, r5, #1
 80085aa:	d00b      	beq.n	80085c4 <__pow5mult+0xa0>
 80085ac:	6820      	ldr	r0, [r4, #0]
 80085ae:	b938      	cbnz	r0, 80085c0 <__pow5mult+0x9c>
 80085b0:	4622      	mov	r2, r4
 80085b2:	4621      	mov	r1, r4
 80085b4:	4638      	mov	r0, r7
 80085b6:	f7ff ff13 	bl	80083e0 <__multiply>
 80085ba:	6020      	str	r0, [r4, #0]
 80085bc:	f8c0 9000 	str.w	r9, [r0]
 80085c0:	4604      	mov	r4, r0
 80085c2:	e7e4      	b.n	800858e <__pow5mult+0x6a>
 80085c4:	4630      	mov	r0, r6
 80085c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085ca:	bf00      	nop
 80085cc:	0800ad5c 	.word	0x0800ad5c
 80085d0:	0800abca 	.word	0x0800abca
 80085d4:	0800ac4a 	.word	0x0800ac4a

080085d8 <__lshift>:
 80085d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085dc:	460c      	mov	r4, r1
 80085de:	6849      	ldr	r1, [r1, #4]
 80085e0:	6923      	ldr	r3, [r4, #16]
 80085e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085e6:	68a3      	ldr	r3, [r4, #8]
 80085e8:	4607      	mov	r7, r0
 80085ea:	4691      	mov	r9, r2
 80085ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085f0:	f108 0601 	add.w	r6, r8, #1
 80085f4:	42b3      	cmp	r3, r6
 80085f6:	db0b      	blt.n	8008610 <__lshift+0x38>
 80085f8:	4638      	mov	r0, r7
 80085fa:	f7ff fd9d 	bl	8008138 <_Balloc>
 80085fe:	4605      	mov	r5, r0
 8008600:	b948      	cbnz	r0, 8008616 <__lshift+0x3e>
 8008602:	4602      	mov	r2, r0
 8008604:	4b28      	ldr	r3, [pc, #160]	@ (80086a8 <__lshift+0xd0>)
 8008606:	4829      	ldr	r0, [pc, #164]	@ (80086ac <__lshift+0xd4>)
 8008608:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800860c:	f001 fb0c 	bl	8009c28 <__assert_func>
 8008610:	3101      	adds	r1, #1
 8008612:	005b      	lsls	r3, r3, #1
 8008614:	e7ee      	b.n	80085f4 <__lshift+0x1c>
 8008616:	2300      	movs	r3, #0
 8008618:	f100 0114 	add.w	r1, r0, #20
 800861c:	f100 0210 	add.w	r2, r0, #16
 8008620:	4618      	mov	r0, r3
 8008622:	4553      	cmp	r3, sl
 8008624:	db33      	blt.n	800868e <__lshift+0xb6>
 8008626:	6920      	ldr	r0, [r4, #16]
 8008628:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800862c:	f104 0314 	add.w	r3, r4, #20
 8008630:	f019 091f 	ands.w	r9, r9, #31
 8008634:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008638:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800863c:	d02b      	beq.n	8008696 <__lshift+0xbe>
 800863e:	f1c9 0e20 	rsb	lr, r9, #32
 8008642:	468a      	mov	sl, r1
 8008644:	2200      	movs	r2, #0
 8008646:	6818      	ldr	r0, [r3, #0]
 8008648:	fa00 f009 	lsl.w	r0, r0, r9
 800864c:	4310      	orrs	r0, r2
 800864e:	f84a 0b04 	str.w	r0, [sl], #4
 8008652:	f853 2b04 	ldr.w	r2, [r3], #4
 8008656:	459c      	cmp	ip, r3
 8008658:	fa22 f20e 	lsr.w	r2, r2, lr
 800865c:	d8f3      	bhi.n	8008646 <__lshift+0x6e>
 800865e:	ebac 0304 	sub.w	r3, ip, r4
 8008662:	3b15      	subs	r3, #21
 8008664:	f023 0303 	bic.w	r3, r3, #3
 8008668:	3304      	adds	r3, #4
 800866a:	f104 0015 	add.w	r0, r4, #21
 800866e:	4560      	cmp	r0, ip
 8008670:	bf88      	it	hi
 8008672:	2304      	movhi	r3, #4
 8008674:	50ca      	str	r2, [r1, r3]
 8008676:	b10a      	cbz	r2, 800867c <__lshift+0xa4>
 8008678:	f108 0602 	add.w	r6, r8, #2
 800867c:	3e01      	subs	r6, #1
 800867e:	4638      	mov	r0, r7
 8008680:	612e      	str	r6, [r5, #16]
 8008682:	4621      	mov	r1, r4
 8008684:	f7ff fd98 	bl	80081b8 <_Bfree>
 8008688:	4628      	mov	r0, r5
 800868a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800868e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008692:	3301      	adds	r3, #1
 8008694:	e7c5      	b.n	8008622 <__lshift+0x4a>
 8008696:	3904      	subs	r1, #4
 8008698:	f853 2b04 	ldr.w	r2, [r3], #4
 800869c:	f841 2f04 	str.w	r2, [r1, #4]!
 80086a0:	459c      	cmp	ip, r3
 80086a2:	d8f9      	bhi.n	8008698 <__lshift+0xc0>
 80086a4:	e7ea      	b.n	800867c <__lshift+0xa4>
 80086a6:	bf00      	nop
 80086a8:	0800ac39 	.word	0x0800ac39
 80086ac:	0800ac4a 	.word	0x0800ac4a

080086b0 <__mcmp>:
 80086b0:	690a      	ldr	r2, [r1, #16]
 80086b2:	4603      	mov	r3, r0
 80086b4:	6900      	ldr	r0, [r0, #16]
 80086b6:	1a80      	subs	r0, r0, r2
 80086b8:	b530      	push	{r4, r5, lr}
 80086ba:	d10e      	bne.n	80086da <__mcmp+0x2a>
 80086bc:	3314      	adds	r3, #20
 80086be:	3114      	adds	r1, #20
 80086c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80086c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80086c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086d0:	4295      	cmp	r5, r2
 80086d2:	d003      	beq.n	80086dc <__mcmp+0x2c>
 80086d4:	d205      	bcs.n	80086e2 <__mcmp+0x32>
 80086d6:	f04f 30ff 	mov.w	r0, #4294967295
 80086da:	bd30      	pop	{r4, r5, pc}
 80086dc:	42a3      	cmp	r3, r4
 80086de:	d3f3      	bcc.n	80086c8 <__mcmp+0x18>
 80086e0:	e7fb      	b.n	80086da <__mcmp+0x2a>
 80086e2:	2001      	movs	r0, #1
 80086e4:	e7f9      	b.n	80086da <__mcmp+0x2a>
	...

080086e8 <__mdiff>:
 80086e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ec:	4689      	mov	r9, r1
 80086ee:	4606      	mov	r6, r0
 80086f0:	4611      	mov	r1, r2
 80086f2:	4648      	mov	r0, r9
 80086f4:	4614      	mov	r4, r2
 80086f6:	f7ff ffdb 	bl	80086b0 <__mcmp>
 80086fa:	1e05      	subs	r5, r0, #0
 80086fc:	d112      	bne.n	8008724 <__mdiff+0x3c>
 80086fe:	4629      	mov	r1, r5
 8008700:	4630      	mov	r0, r6
 8008702:	f7ff fd19 	bl	8008138 <_Balloc>
 8008706:	4602      	mov	r2, r0
 8008708:	b928      	cbnz	r0, 8008716 <__mdiff+0x2e>
 800870a:	4b3f      	ldr	r3, [pc, #252]	@ (8008808 <__mdiff+0x120>)
 800870c:	f240 2137 	movw	r1, #567	@ 0x237
 8008710:	483e      	ldr	r0, [pc, #248]	@ (800880c <__mdiff+0x124>)
 8008712:	f001 fa89 	bl	8009c28 <__assert_func>
 8008716:	2301      	movs	r3, #1
 8008718:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800871c:	4610      	mov	r0, r2
 800871e:	b003      	add	sp, #12
 8008720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008724:	bfbc      	itt	lt
 8008726:	464b      	movlt	r3, r9
 8008728:	46a1      	movlt	r9, r4
 800872a:	4630      	mov	r0, r6
 800872c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008730:	bfba      	itte	lt
 8008732:	461c      	movlt	r4, r3
 8008734:	2501      	movlt	r5, #1
 8008736:	2500      	movge	r5, #0
 8008738:	f7ff fcfe 	bl	8008138 <_Balloc>
 800873c:	4602      	mov	r2, r0
 800873e:	b918      	cbnz	r0, 8008748 <__mdiff+0x60>
 8008740:	4b31      	ldr	r3, [pc, #196]	@ (8008808 <__mdiff+0x120>)
 8008742:	f240 2145 	movw	r1, #581	@ 0x245
 8008746:	e7e3      	b.n	8008710 <__mdiff+0x28>
 8008748:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800874c:	6926      	ldr	r6, [r4, #16]
 800874e:	60c5      	str	r5, [r0, #12]
 8008750:	f109 0310 	add.w	r3, r9, #16
 8008754:	f109 0514 	add.w	r5, r9, #20
 8008758:	f104 0e14 	add.w	lr, r4, #20
 800875c:	f100 0b14 	add.w	fp, r0, #20
 8008760:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008764:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008768:	9301      	str	r3, [sp, #4]
 800876a:	46d9      	mov	r9, fp
 800876c:	f04f 0c00 	mov.w	ip, #0
 8008770:	9b01      	ldr	r3, [sp, #4]
 8008772:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008776:	f853 af04 	ldr.w	sl, [r3, #4]!
 800877a:	9301      	str	r3, [sp, #4]
 800877c:	fa1f f38a 	uxth.w	r3, sl
 8008780:	4619      	mov	r1, r3
 8008782:	b283      	uxth	r3, r0
 8008784:	1acb      	subs	r3, r1, r3
 8008786:	0c00      	lsrs	r0, r0, #16
 8008788:	4463      	add	r3, ip
 800878a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800878e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008792:	b29b      	uxth	r3, r3
 8008794:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008798:	4576      	cmp	r6, lr
 800879a:	f849 3b04 	str.w	r3, [r9], #4
 800879e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087a2:	d8e5      	bhi.n	8008770 <__mdiff+0x88>
 80087a4:	1b33      	subs	r3, r6, r4
 80087a6:	3b15      	subs	r3, #21
 80087a8:	f023 0303 	bic.w	r3, r3, #3
 80087ac:	3415      	adds	r4, #21
 80087ae:	3304      	adds	r3, #4
 80087b0:	42a6      	cmp	r6, r4
 80087b2:	bf38      	it	cc
 80087b4:	2304      	movcc	r3, #4
 80087b6:	441d      	add	r5, r3
 80087b8:	445b      	add	r3, fp
 80087ba:	461e      	mov	r6, r3
 80087bc:	462c      	mov	r4, r5
 80087be:	4544      	cmp	r4, r8
 80087c0:	d30e      	bcc.n	80087e0 <__mdiff+0xf8>
 80087c2:	f108 0103 	add.w	r1, r8, #3
 80087c6:	1b49      	subs	r1, r1, r5
 80087c8:	f021 0103 	bic.w	r1, r1, #3
 80087cc:	3d03      	subs	r5, #3
 80087ce:	45a8      	cmp	r8, r5
 80087d0:	bf38      	it	cc
 80087d2:	2100      	movcc	r1, #0
 80087d4:	440b      	add	r3, r1
 80087d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087da:	b191      	cbz	r1, 8008802 <__mdiff+0x11a>
 80087dc:	6117      	str	r7, [r2, #16]
 80087de:	e79d      	b.n	800871c <__mdiff+0x34>
 80087e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80087e4:	46e6      	mov	lr, ip
 80087e6:	0c08      	lsrs	r0, r1, #16
 80087e8:	fa1c fc81 	uxtah	ip, ip, r1
 80087ec:	4471      	add	r1, lr
 80087ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80087f2:	b289      	uxth	r1, r1
 80087f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80087f8:	f846 1b04 	str.w	r1, [r6], #4
 80087fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008800:	e7dd      	b.n	80087be <__mdiff+0xd6>
 8008802:	3f01      	subs	r7, #1
 8008804:	e7e7      	b.n	80087d6 <__mdiff+0xee>
 8008806:	bf00      	nop
 8008808:	0800ac39 	.word	0x0800ac39
 800880c:	0800ac4a 	.word	0x0800ac4a

08008810 <__ulp>:
 8008810:	b082      	sub	sp, #8
 8008812:	ed8d 0b00 	vstr	d0, [sp]
 8008816:	9a01      	ldr	r2, [sp, #4]
 8008818:	4b0f      	ldr	r3, [pc, #60]	@ (8008858 <__ulp+0x48>)
 800881a:	4013      	ands	r3, r2
 800881c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008820:	2b00      	cmp	r3, #0
 8008822:	dc08      	bgt.n	8008836 <__ulp+0x26>
 8008824:	425b      	negs	r3, r3
 8008826:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800882a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800882e:	da04      	bge.n	800883a <__ulp+0x2a>
 8008830:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008834:	4113      	asrs	r3, r2
 8008836:	2200      	movs	r2, #0
 8008838:	e008      	b.n	800884c <__ulp+0x3c>
 800883a:	f1a2 0314 	sub.w	r3, r2, #20
 800883e:	2b1e      	cmp	r3, #30
 8008840:	bfda      	itte	le
 8008842:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008846:	40da      	lsrle	r2, r3
 8008848:	2201      	movgt	r2, #1
 800884a:	2300      	movs	r3, #0
 800884c:	4619      	mov	r1, r3
 800884e:	4610      	mov	r0, r2
 8008850:	ec41 0b10 	vmov	d0, r0, r1
 8008854:	b002      	add	sp, #8
 8008856:	4770      	bx	lr
 8008858:	7ff00000 	.word	0x7ff00000

0800885c <__b2d>:
 800885c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008860:	6906      	ldr	r6, [r0, #16]
 8008862:	f100 0814 	add.w	r8, r0, #20
 8008866:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800886a:	1f37      	subs	r7, r6, #4
 800886c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008870:	4610      	mov	r0, r2
 8008872:	f7ff fd53 	bl	800831c <__hi0bits>
 8008876:	f1c0 0320 	rsb	r3, r0, #32
 800887a:	280a      	cmp	r0, #10
 800887c:	600b      	str	r3, [r1, #0]
 800887e:	491b      	ldr	r1, [pc, #108]	@ (80088ec <__b2d+0x90>)
 8008880:	dc15      	bgt.n	80088ae <__b2d+0x52>
 8008882:	f1c0 0c0b 	rsb	ip, r0, #11
 8008886:	fa22 f30c 	lsr.w	r3, r2, ip
 800888a:	45b8      	cmp	r8, r7
 800888c:	ea43 0501 	orr.w	r5, r3, r1
 8008890:	bf34      	ite	cc
 8008892:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008896:	2300      	movcs	r3, #0
 8008898:	3015      	adds	r0, #21
 800889a:	fa02 f000 	lsl.w	r0, r2, r0
 800889e:	fa23 f30c 	lsr.w	r3, r3, ip
 80088a2:	4303      	orrs	r3, r0
 80088a4:	461c      	mov	r4, r3
 80088a6:	ec45 4b10 	vmov	d0, r4, r5
 80088aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088ae:	45b8      	cmp	r8, r7
 80088b0:	bf3a      	itte	cc
 80088b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80088b6:	f1a6 0708 	subcc.w	r7, r6, #8
 80088ba:	2300      	movcs	r3, #0
 80088bc:	380b      	subs	r0, #11
 80088be:	d012      	beq.n	80088e6 <__b2d+0x8a>
 80088c0:	f1c0 0120 	rsb	r1, r0, #32
 80088c4:	fa23 f401 	lsr.w	r4, r3, r1
 80088c8:	4082      	lsls	r2, r0
 80088ca:	4322      	orrs	r2, r4
 80088cc:	4547      	cmp	r7, r8
 80088ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80088d2:	bf8c      	ite	hi
 80088d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80088d8:	2200      	movls	r2, #0
 80088da:	4083      	lsls	r3, r0
 80088dc:	40ca      	lsrs	r2, r1
 80088de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80088e2:	4313      	orrs	r3, r2
 80088e4:	e7de      	b.n	80088a4 <__b2d+0x48>
 80088e6:	ea42 0501 	orr.w	r5, r2, r1
 80088ea:	e7db      	b.n	80088a4 <__b2d+0x48>
 80088ec:	3ff00000 	.word	0x3ff00000

080088f0 <__d2b>:
 80088f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088f4:	460f      	mov	r7, r1
 80088f6:	2101      	movs	r1, #1
 80088f8:	ec59 8b10 	vmov	r8, r9, d0
 80088fc:	4616      	mov	r6, r2
 80088fe:	f7ff fc1b 	bl	8008138 <_Balloc>
 8008902:	4604      	mov	r4, r0
 8008904:	b930      	cbnz	r0, 8008914 <__d2b+0x24>
 8008906:	4602      	mov	r2, r0
 8008908:	4b23      	ldr	r3, [pc, #140]	@ (8008998 <__d2b+0xa8>)
 800890a:	4824      	ldr	r0, [pc, #144]	@ (800899c <__d2b+0xac>)
 800890c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008910:	f001 f98a 	bl	8009c28 <__assert_func>
 8008914:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008918:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800891c:	b10d      	cbz	r5, 8008922 <__d2b+0x32>
 800891e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008922:	9301      	str	r3, [sp, #4]
 8008924:	f1b8 0300 	subs.w	r3, r8, #0
 8008928:	d023      	beq.n	8008972 <__d2b+0x82>
 800892a:	4668      	mov	r0, sp
 800892c:	9300      	str	r3, [sp, #0]
 800892e:	f7ff fd14 	bl	800835a <__lo0bits>
 8008932:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008936:	b1d0      	cbz	r0, 800896e <__d2b+0x7e>
 8008938:	f1c0 0320 	rsb	r3, r0, #32
 800893c:	fa02 f303 	lsl.w	r3, r2, r3
 8008940:	430b      	orrs	r3, r1
 8008942:	40c2      	lsrs	r2, r0
 8008944:	6163      	str	r3, [r4, #20]
 8008946:	9201      	str	r2, [sp, #4]
 8008948:	9b01      	ldr	r3, [sp, #4]
 800894a:	61a3      	str	r3, [r4, #24]
 800894c:	2b00      	cmp	r3, #0
 800894e:	bf0c      	ite	eq
 8008950:	2201      	moveq	r2, #1
 8008952:	2202      	movne	r2, #2
 8008954:	6122      	str	r2, [r4, #16]
 8008956:	b1a5      	cbz	r5, 8008982 <__d2b+0x92>
 8008958:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800895c:	4405      	add	r5, r0
 800895e:	603d      	str	r5, [r7, #0]
 8008960:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008964:	6030      	str	r0, [r6, #0]
 8008966:	4620      	mov	r0, r4
 8008968:	b003      	add	sp, #12
 800896a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800896e:	6161      	str	r1, [r4, #20]
 8008970:	e7ea      	b.n	8008948 <__d2b+0x58>
 8008972:	a801      	add	r0, sp, #4
 8008974:	f7ff fcf1 	bl	800835a <__lo0bits>
 8008978:	9b01      	ldr	r3, [sp, #4]
 800897a:	6163      	str	r3, [r4, #20]
 800897c:	3020      	adds	r0, #32
 800897e:	2201      	movs	r2, #1
 8008980:	e7e8      	b.n	8008954 <__d2b+0x64>
 8008982:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008986:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800898a:	6038      	str	r0, [r7, #0]
 800898c:	6918      	ldr	r0, [r3, #16]
 800898e:	f7ff fcc5 	bl	800831c <__hi0bits>
 8008992:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008996:	e7e5      	b.n	8008964 <__d2b+0x74>
 8008998:	0800ac39 	.word	0x0800ac39
 800899c:	0800ac4a 	.word	0x0800ac4a

080089a0 <__ratio>:
 80089a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a4:	b085      	sub	sp, #20
 80089a6:	e9cd 1000 	strd	r1, r0, [sp]
 80089aa:	a902      	add	r1, sp, #8
 80089ac:	f7ff ff56 	bl	800885c <__b2d>
 80089b0:	9800      	ldr	r0, [sp, #0]
 80089b2:	a903      	add	r1, sp, #12
 80089b4:	ec55 4b10 	vmov	r4, r5, d0
 80089b8:	f7ff ff50 	bl	800885c <__b2d>
 80089bc:	9b01      	ldr	r3, [sp, #4]
 80089be:	6919      	ldr	r1, [r3, #16]
 80089c0:	9b00      	ldr	r3, [sp, #0]
 80089c2:	691b      	ldr	r3, [r3, #16]
 80089c4:	1ac9      	subs	r1, r1, r3
 80089c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80089ca:	1a9b      	subs	r3, r3, r2
 80089cc:	ec5b ab10 	vmov	sl, fp, d0
 80089d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	bfce      	itee	gt
 80089d8:	462a      	movgt	r2, r5
 80089da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80089de:	465a      	movle	r2, fp
 80089e0:	462f      	mov	r7, r5
 80089e2:	46d9      	mov	r9, fp
 80089e4:	bfcc      	ite	gt
 80089e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80089ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80089ee:	464b      	mov	r3, r9
 80089f0:	4652      	mov	r2, sl
 80089f2:	4620      	mov	r0, r4
 80089f4:	4639      	mov	r1, r7
 80089f6:	f7f7 ff39 	bl	800086c <__aeabi_ddiv>
 80089fa:	ec41 0b10 	vmov	d0, r0, r1
 80089fe:	b005      	add	sp, #20
 8008a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008a04 <__copybits>:
 8008a04:	3901      	subs	r1, #1
 8008a06:	b570      	push	{r4, r5, r6, lr}
 8008a08:	1149      	asrs	r1, r1, #5
 8008a0a:	6914      	ldr	r4, [r2, #16]
 8008a0c:	3101      	adds	r1, #1
 8008a0e:	f102 0314 	add.w	r3, r2, #20
 8008a12:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008a16:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008a1a:	1f05      	subs	r5, r0, #4
 8008a1c:	42a3      	cmp	r3, r4
 8008a1e:	d30c      	bcc.n	8008a3a <__copybits+0x36>
 8008a20:	1aa3      	subs	r3, r4, r2
 8008a22:	3b11      	subs	r3, #17
 8008a24:	f023 0303 	bic.w	r3, r3, #3
 8008a28:	3211      	adds	r2, #17
 8008a2a:	42a2      	cmp	r2, r4
 8008a2c:	bf88      	it	hi
 8008a2e:	2300      	movhi	r3, #0
 8008a30:	4418      	add	r0, r3
 8008a32:	2300      	movs	r3, #0
 8008a34:	4288      	cmp	r0, r1
 8008a36:	d305      	bcc.n	8008a44 <__copybits+0x40>
 8008a38:	bd70      	pop	{r4, r5, r6, pc}
 8008a3a:	f853 6b04 	ldr.w	r6, [r3], #4
 8008a3e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008a42:	e7eb      	b.n	8008a1c <__copybits+0x18>
 8008a44:	f840 3b04 	str.w	r3, [r0], #4
 8008a48:	e7f4      	b.n	8008a34 <__copybits+0x30>

08008a4a <__any_on>:
 8008a4a:	f100 0214 	add.w	r2, r0, #20
 8008a4e:	6900      	ldr	r0, [r0, #16]
 8008a50:	114b      	asrs	r3, r1, #5
 8008a52:	4298      	cmp	r0, r3
 8008a54:	b510      	push	{r4, lr}
 8008a56:	db11      	blt.n	8008a7c <__any_on+0x32>
 8008a58:	dd0a      	ble.n	8008a70 <__any_on+0x26>
 8008a5a:	f011 011f 	ands.w	r1, r1, #31
 8008a5e:	d007      	beq.n	8008a70 <__any_on+0x26>
 8008a60:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008a64:	fa24 f001 	lsr.w	r0, r4, r1
 8008a68:	fa00 f101 	lsl.w	r1, r0, r1
 8008a6c:	428c      	cmp	r4, r1
 8008a6e:	d10b      	bne.n	8008a88 <__any_on+0x3e>
 8008a70:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a74:	4293      	cmp	r3, r2
 8008a76:	d803      	bhi.n	8008a80 <__any_on+0x36>
 8008a78:	2000      	movs	r0, #0
 8008a7a:	bd10      	pop	{r4, pc}
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	e7f7      	b.n	8008a70 <__any_on+0x26>
 8008a80:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a84:	2900      	cmp	r1, #0
 8008a86:	d0f5      	beq.n	8008a74 <__any_on+0x2a>
 8008a88:	2001      	movs	r0, #1
 8008a8a:	e7f6      	b.n	8008a7a <__any_on+0x30>

08008a8c <sulp>:
 8008a8c:	b570      	push	{r4, r5, r6, lr}
 8008a8e:	4604      	mov	r4, r0
 8008a90:	460d      	mov	r5, r1
 8008a92:	ec45 4b10 	vmov	d0, r4, r5
 8008a96:	4616      	mov	r6, r2
 8008a98:	f7ff feba 	bl	8008810 <__ulp>
 8008a9c:	ec51 0b10 	vmov	r0, r1, d0
 8008aa0:	b17e      	cbz	r6, 8008ac2 <sulp+0x36>
 8008aa2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008aa6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	dd09      	ble.n	8008ac2 <sulp+0x36>
 8008aae:	051b      	lsls	r3, r3, #20
 8008ab0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008ab4:	2400      	movs	r4, #0
 8008ab6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008aba:	4622      	mov	r2, r4
 8008abc:	462b      	mov	r3, r5
 8008abe:	f7f7 fdab 	bl	8000618 <__aeabi_dmul>
 8008ac2:	ec41 0b10 	vmov	d0, r0, r1
 8008ac6:	bd70      	pop	{r4, r5, r6, pc}

08008ac8 <_strtod_l>:
 8008ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008acc:	b09f      	sub	sp, #124	@ 0x7c
 8008ace:	460c      	mov	r4, r1
 8008ad0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	921a      	str	r2, [sp, #104]	@ 0x68
 8008ad6:	9005      	str	r0, [sp, #20]
 8008ad8:	f04f 0a00 	mov.w	sl, #0
 8008adc:	f04f 0b00 	mov.w	fp, #0
 8008ae0:	460a      	mov	r2, r1
 8008ae2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ae4:	7811      	ldrb	r1, [r2, #0]
 8008ae6:	292b      	cmp	r1, #43	@ 0x2b
 8008ae8:	d04a      	beq.n	8008b80 <_strtod_l+0xb8>
 8008aea:	d838      	bhi.n	8008b5e <_strtod_l+0x96>
 8008aec:	290d      	cmp	r1, #13
 8008aee:	d832      	bhi.n	8008b56 <_strtod_l+0x8e>
 8008af0:	2908      	cmp	r1, #8
 8008af2:	d832      	bhi.n	8008b5a <_strtod_l+0x92>
 8008af4:	2900      	cmp	r1, #0
 8008af6:	d03b      	beq.n	8008b70 <_strtod_l+0xa8>
 8008af8:	2200      	movs	r2, #0
 8008afa:	920e      	str	r2, [sp, #56]	@ 0x38
 8008afc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008afe:	782a      	ldrb	r2, [r5, #0]
 8008b00:	2a30      	cmp	r2, #48	@ 0x30
 8008b02:	f040 80b2 	bne.w	8008c6a <_strtod_l+0x1a2>
 8008b06:	786a      	ldrb	r2, [r5, #1]
 8008b08:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008b0c:	2a58      	cmp	r2, #88	@ 0x58
 8008b0e:	d16e      	bne.n	8008bee <_strtod_l+0x126>
 8008b10:	9302      	str	r3, [sp, #8]
 8008b12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b14:	9301      	str	r3, [sp, #4]
 8008b16:	ab1a      	add	r3, sp, #104	@ 0x68
 8008b18:	9300      	str	r3, [sp, #0]
 8008b1a:	4a8f      	ldr	r2, [pc, #572]	@ (8008d58 <_strtod_l+0x290>)
 8008b1c:	9805      	ldr	r0, [sp, #20]
 8008b1e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008b20:	a919      	add	r1, sp, #100	@ 0x64
 8008b22:	f001 f91b 	bl	8009d5c <__gethex>
 8008b26:	f010 060f 	ands.w	r6, r0, #15
 8008b2a:	4604      	mov	r4, r0
 8008b2c:	d005      	beq.n	8008b3a <_strtod_l+0x72>
 8008b2e:	2e06      	cmp	r6, #6
 8008b30:	d128      	bne.n	8008b84 <_strtod_l+0xbc>
 8008b32:	3501      	adds	r5, #1
 8008b34:	2300      	movs	r3, #0
 8008b36:	9519      	str	r5, [sp, #100]	@ 0x64
 8008b38:	930e      	str	r3, [sp, #56]	@ 0x38
 8008b3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f040 858e 	bne.w	800965e <_strtod_l+0xb96>
 8008b42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b44:	b1cb      	cbz	r3, 8008b7a <_strtod_l+0xb2>
 8008b46:	4652      	mov	r2, sl
 8008b48:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008b4c:	ec43 2b10 	vmov	d0, r2, r3
 8008b50:	b01f      	add	sp, #124	@ 0x7c
 8008b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b56:	2920      	cmp	r1, #32
 8008b58:	d1ce      	bne.n	8008af8 <_strtod_l+0x30>
 8008b5a:	3201      	adds	r2, #1
 8008b5c:	e7c1      	b.n	8008ae2 <_strtod_l+0x1a>
 8008b5e:	292d      	cmp	r1, #45	@ 0x2d
 8008b60:	d1ca      	bne.n	8008af8 <_strtod_l+0x30>
 8008b62:	2101      	movs	r1, #1
 8008b64:	910e      	str	r1, [sp, #56]	@ 0x38
 8008b66:	1c51      	adds	r1, r2, #1
 8008b68:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b6a:	7852      	ldrb	r2, [r2, #1]
 8008b6c:	2a00      	cmp	r2, #0
 8008b6e:	d1c5      	bne.n	8008afc <_strtod_l+0x34>
 8008b70:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008b72:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	f040 8570 	bne.w	800965a <_strtod_l+0xb92>
 8008b7a:	4652      	mov	r2, sl
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	e7e5      	b.n	8008b4c <_strtod_l+0x84>
 8008b80:	2100      	movs	r1, #0
 8008b82:	e7ef      	b.n	8008b64 <_strtod_l+0x9c>
 8008b84:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008b86:	b13a      	cbz	r2, 8008b98 <_strtod_l+0xd0>
 8008b88:	2135      	movs	r1, #53	@ 0x35
 8008b8a:	a81c      	add	r0, sp, #112	@ 0x70
 8008b8c:	f7ff ff3a 	bl	8008a04 <__copybits>
 8008b90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008b92:	9805      	ldr	r0, [sp, #20]
 8008b94:	f7ff fb10 	bl	80081b8 <_Bfree>
 8008b98:	3e01      	subs	r6, #1
 8008b9a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008b9c:	2e04      	cmp	r6, #4
 8008b9e:	d806      	bhi.n	8008bae <_strtod_l+0xe6>
 8008ba0:	e8df f006 	tbb	[pc, r6]
 8008ba4:	201d0314 	.word	0x201d0314
 8008ba8:	14          	.byte	0x14
 8008ba9:	00          	.byte	0x00
 8008baa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008bae:	05e1      	lsls	r1, r4, #23
 8008bb0:	bf48      	it	mi
 8008bb2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008bb6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008bba:	0d1b      	lsrs	r3, r3, #20
 8008bbc:	051b      	lsls	r3, r3, #20
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d1bb      	bne.n	8008b3a <_strtod_l+0x72>
 8008bc2:	f7fe fb1d 	bl	8007200 <__errno>
 8008bc6:	2322      	movs	r3, #34	@ 0x22
 8008bc8:	6003      	str	r3, [r0, #0]
 8008bca:	e7b6      	b.n	8008b3a <_strtod_l+0x72>
 8008bcc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008bd0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008bd4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008bd8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008bdc:	e7e7      	b.n	8008bae <_strtod_l+0xe6>
 8008bde:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008d60 <_strtod_l+0x298>
 8008be2:	e7e4      	b.n	8008bae <_strtod_l+0xe6>
 8008be4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008be8:	f04f 3aff 	mov.w	sl, #4294967295
 8008bec:	e7df      	b.n	8008bae <_strtod_l+0xe6>
 8008bee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bf0:	1c5a      	adds	r2, r3, #1
 8008bf2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bf4:	785b      	ldrb	r3, [r3, #1]
 8008bf6:	2b30      	cmp	r3, #48	@ 0x30
 8008bf8:	d0f9      	beq.n	8008bee <_strtod_l+0x126>
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d09d      	beq.n	8008b3a <_strtod_l+0x72>
 8008bfe:	2301      	movs	r3, #1
 8008c00:	2700      	movs	r7, #0
 8008c02:	9308      	str	r3, [sp, #32]
 8008c04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c06:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c08:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008c0a:	46b9      	mov	r9, r7
 8008c0c:	220a      	movs	r2, #10
 8008c0e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008c10:	7805      	ldrb	r5, [r0, #0]
 8008c12:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008c16:	b2d9      	uxtb	r1, r3
 8008c18:	2909      	cmp	r1, #9
 8008c1a:	d928      	bls.n	8008c6e <_strtod_l+0x1a6>
 8008c1c:	494f      	ldr	r1, [pc, #316]	@ (8008d5c <_strtod_l+0x294>)
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f000 ffd6 	bl	8009bd0 <strncmp>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d032      	beq.n	8008c8e <_strtod_l+0x1c6>
 8008c28:	2000      	movs	r0, #0
 8008c2a:	462a      	mov	r2, r5
 8008c2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c2e:	464d      	mov	r5, r9
 8008c30:	4603      	mov	r3, r0
 8008c32:	2a65      	cmp	r2, #101	@ 0x65
 8008c34:	d001      	beq.n	8008c3a <_strtod_l+0x172>
 8008c36:	2a45      	cmp	r2, #69	@ 0x45
 8008c38:	d114      	bne.n	8008c64 <_strtod_l+0x19c>
 8008c3a:	b91d      	cbnz	r5, 8008c44 <_strtod_l+0x17c>
 8008c3c:	9a08      	ldr	r2, [sp, #32]
 8008c3e:	4302      	orrs	r2, r0
 8008c40:	d096      	beq.n	8008b70 <_strtod_l+0xa8>
 8008c42:	2500      	movs	r5, #0
 8008c44:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008c46:	1c62      	adds	r2, r4, #1
 8008c48:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c4a:	7862      	ldrb	r2, [r4, #1]
 8008c4c:	2a2b      	cmp	r2, #43	@ 0x2b
 8008c4e:	d07a      	beq.n	8008d46 <_strtod_l+0x27e>
 8008c50:	2a2d      	cmp	r2, #45	@ 0x2d
 8008c52:	d07e      	beq.n	8008d52 <_strtod_l+0x28a>
 8008c54:	f04f 0c00 	mov.w	ip, #0
 8008c58:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008c5c:	2909      	cmp	r1, #9
 8008c5e:	f240 8085 	bls.w	8008d6c <_strtod_l+0x2a4>
 8008c62:	9419      	str	r4, [sp, #100]	@ 0x64
 8008c64:	f04f 0800 	mov.w	r8, #0
 8008c68:	e0a5      	b.n	8008db6 <_strtod_l+0x2ee>
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	e7c8      	b.n	8008c00 <_strtod_l+0x138>
 8008c6e:	f1b9 0f08 	cmp.w	r9, #8
 8008c72:	bfd8      	it	le
 8008c74:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008c76:	f100 0001 	add.w	r0, r0, #1
 8008c7a:	bfda      	itte	le
 8008c7c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008c80:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008c82:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008c86:	f109 0901 	add.w	r9, r9, #1
 8008c8a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008c8c:	e7bf      	b.n	8008c0e <_strtod_l+0x146>
 8008c8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c90:	1c5a      	adds	r2, r3, #1
 8008c92:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c94:	785a      	ldrb	r2, [r3, #1]
 8008c96:	f1b9 0f00 	cmp.w	r9, #0
 8008c9a:	d03b      	beq.n	8008d14 <_strtod_l+0x24c>
 8008c9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008c9e:	464d      	mov	r5, r9
 8008ca0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008ca4:	2b09      	cmp	r3, #9
 8008ca6:	d912      	bls.n	8008cce <_strtod_l+0x206>
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e7c2      	b.n	8008c32 <_strtod_l+0x16a>
 8008cac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cae:	1c5a      	adds	r2, r3, #1
 8008cb0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008cb2:	785a      	ldrb	r2, [r3, #1]
 8008cb4:	3001      	adds	r0, #1
 8008cb6:	2a30      	cmp	r2, #48	@ 0x30
 8008cb8:	d0f8      	beq.n	8008cac <_strtod_l+0x1e4>
 8008cba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008cbe:	2b08      	cmp	r3, #8
 8008cc0:	f200 84d2 	bhi.w	8009668 <_strtod_l+0xba0>
 8008cc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008cc6:	900a      	str	r0, [sp, #40]	@ 0x28
 8008cc8:	2000      	movs	r0, #0
 8008cca:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ccc:	4605      	mov	r5, r0
 8008cce:	3a30      	subs	r2, #48	@ 0x30
 8008cd0:	f100 0301 	add.w	r3, r0, #1
 8008cd4:	d018      	beq.n	8008d08 <_strtod_l+0x240>
 8008cd6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008cd8:	4419      	add	r1, r3
 8008cda:	910a      	str	r1, [sp, #40]	@ 0x28
 8008cdc:	462e      	mov	r6, r5
 8008cde:	f04f 0e0a 	mov.w	lr, #10
 8008ce2:	1c71      	adds	r1, r6, #1
 8008ce4:	eba1 0c05 	sub.w	ip, r1, r5
 8008ce8:	4563      	cmp	r3, ip
 8008cea:	dc15      	bgt.n	8008d18 <_strtod_l+0x250>
 8008cec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008cf0:	182b      	adds	r3, r5, r0
 8008cf2:	2b08      	cmp	r3, #8
 8008cf4:	f105 0501 	add.w	r5, r5, #1
 8008cf8:	4405      	add	r5, r0
 8008cfa:	dc1a      	bgt.n	8008d32 <_strtod_l+0x26a>
 8008cfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008cfe:	230a      	movs	r3, #10
 8008d00:	fb03 2301 	mla	r3, r3, r1, r2
 8008d04:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d06:	2300      	movs	r3, #0
 8008d08:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d0a:	1c51      	adds	r1, r2, #1
 8008d0c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d0e:	7852      	ldrb	r2, [r2, #1]
 8008d10:	4618      	mov	r0, r3
 8008d12:	e7c5      	b.n	8008ca0 <_strtod_l+0x1d8>
 8008d14:	4648      	mov	r0, r9
 8008d16:	e7ce      	b.n	8008cb6 <_strtod_l+0x1ee>
 8008d18:	2e08      	cmp	r6, #8
 8008d1a:	dc05      	bgt.n	8008d28 <_strtod_l+0x260>
 8008d1c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008d1e:	fb0e f606 	mul.w	r6, lr, r6
 8008d22:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008d24:	460e      	mov	r6, r1
 8008d26:	e7dc      	b.n	8008ce2 <_strtod_l+0x21a>
 8008d28:	2910      	cmp	r1, #16
 8008d2a:	bfd8      	it	le
 8008d2c:	fb0e f707 	mulle.w	r7, lr, r7
 8008d30:	e7f8      	b.n	8008d24 <_strtod_l+0x25c>
 8008d32:	2b0f      	cmp	r3, #15
 8008d34:	bfdc      	itt	le
 8008d36:	230a      	movle	r3, #10
 8008d38:	fb03 2707 	mlale	r7, r3, r7, r2
 8008d3c:	e7e3      	b.n	8008d06 <_strtod_l+0x23e>
 8008d3e:	2300      	movs	r3, #0
 8008d40:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d42:	2301      	movs	r3, #1
 8008d44:	e77a      	b.n	8008c3c <_strtod_l+0x174>
 8008d46:	f04f 0c00 	mov.w	ip, #0
 8008d4a:	1ca2      	adds	r2, r4, #2
 8008d4c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008d4e:	78a2      	ldrb	r2, [r4, #2]
 8008d50:	e782      	b.n	8008c58 <_strtod_l+0x190>
 8008d52:	f04f 0c01 	mov.w	ip, #1
 8008d56:	e7f8      	b.n	8008d4a <_strtod_l+0x282>
 8008d58:	0800ae6c 	.word	0x0800ae6c
 8008d5c:	0800aca3 	.word	0x0800aca3
 8008d60:	7ff00000 	.word	0x7ff00000
 8008d64:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d66:	1c51      	adds	r1, r2, #1
 8008d68:	9119      	str	r1, [sp, #100]	@ 0x64
 8008d6a:	7852      	ldrb	r2, [r2, #1]
 8008d6c:	2a30      	cmp	r2, #48	@ 0x30
 8008d6e:	d0f9      	beq.n	8008d64 <_strtod_l+0x29c>
 8008d70:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008d74:	2908      	cmp	r1, #8
 8008d76:	f63f af75 	bhi.w	8008c64 <_strtod_l+0x19c>
 8008d7a:	3a30      	subs	r2, #48	@ 0x30
 8008d7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d80:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008d82:	f04f 080a 	mov.w	r8, #10
 8008d86:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008d88:	1c56      	adds	r6, r2, #1
 8008d8a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008d8c:	7852      	ldrb	r2, [r2, #1]
 8008d8e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008d92:	f1be 0f09 	cmp.w	lr, #9
 8008d96:	d939      	bls.n	8008e0c <_strtod_l+0x344>
 8008d98:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008d9a:	1a76      	subs	r6, r6, r1
 8008d9c:	2e08      	cmp	r6, #8
 8008d9e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008da2:	dc03      	bgt.n	8008dac <_strtod_l+0x2e4>
 8008da4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008da6:	4588      	cmp	r8, r1
 8008da8:	bfa8      	it	ge
 8008daa:	4688      	movge	r8, r1
 8008dac:	f1bc 0f00 	cmp.w	ip, #0
 8008db0:	d001      	beq.n	8008db6 <_strtod_l+0x2ee>
 8008db2:	f1c8 0800 	rsb	r8, r8, #0
 8008db6:	2d00      	cmp	r5, #0
 8008db8:	d14e      	bne.n	8008e58 <_strtod_l+0x390>
 8008dba:	9908      	ldr	r1, [sp, #32]
 8008dbc:	4308      	orrs	r0, r1
 8008dbe:	f47f aebc 	bne.w	8008b3a <_strtod_l+0x72>
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	f47f aed4 	bne.w	8008b70 <_strtod_l+0xa8>
 8008dc8:	2a69      	cmp	r2, #105	@ 0x69
 8008dca:	d028      	beq.n	8008e1e <_strtod_l+0x356>
 8008dcc:	dc25      	bgt.n	8008e1a <_strtod_l+0x352>
 8008dce:	2a49      	cmp	r2, #73	@ 0x49
 8008dd0:	d025      	beq.n	8008e1e <_strtod_l+0x356>
 8008dd2:	2a4e      	cmp	r2, #78	@ 0x4e
 8008dd4:	f47f aecc 	bne.w	8008b70 <_strtod_l+0xa8>
 8008dd8:	499a      	ldr	r1, [pc, #616]	@ (8009044 <_strtod_l+0x57c>)
 8008dda:	a819      	add	r0, sp, #100	@ 0x64
 8008ddc:	f001 f9e0 	bl	800a1a0 <__match>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	f43f aec5 	beq.w	8008b70 <_strtod_l+0xa8>
 8008de6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	2b28      	cmp	r3, #40	@ 0x28
 8008dec:	d12e      	bne.n	8008e4c <_strtod_l+0x384>
 8008dee:	4996      	ldr	r1, [pc, #600]	@ (8009048 <_strtod_l+0x580>)
 8008df0:	aa1c      	add	r2, sp, #112	@ 0x70
 8008df2:	a819      	add	r0, sp, #100	@ 0x64
 8008df4:	f001 f9e8 	bl	800a1c8 <__hexnan>
 8008df8:	2805      	cmp	r0, #5
 8008dfa:	d127      	bne.n	8008e4c <_strtod_l+0x384>
 8008dfc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008dfe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008e02:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008e06:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008e0a:	e696      	b.n	8008b3a <_strtod_l+0x72>
 8008e0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008e0e:	fb08 2101 	mla	r1, r8, r1, r2
 8008e12:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008e16:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e18:	e7b5      	b.n	8008d86 <_strtod_l+0x2be>
 8008e1a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008e1c:	e7da      	b.n	8008dd4 <_strtod_l+0x30c>
 8008e1e:	498b      	ldr	r1, [pc, #556]	@ (800904c <_strtod_l+0x584>)
 8008e20:	a819      	add	r0, sp, #100	@ 0x64
 8008e22:	f001 f9bd 	bl	800a1a0 <__match>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	f43f aea2 	beq.w	8008b70 <_strtod_l+0xa8>
 8008e2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e2e:	4988      	ldr	r1, [pc, #544]	@ (8009050 <_strtod_l+0x588>)
 8008e30:	3b01      	subs	r3, #1
 8008e32:	a819      	add	r0, sp, #100	@ 0x64
 8008e34:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e36:	f001 f9b3 	bl	800a1a0 <__match>
 8008e3a:	b910      	cbnz	r0, 8008e42 <_strtod_l+0x37a>
 8008e3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e3e:	3301      	adds	r3, #1
 8008e40:	9319      	str	r3, [sp, #100]	@ 0x64
 8008e42:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009060 <_strtod_l+0x598>
 8008e46:	f04f 0a00 	mov.w	sl, #0
 8008e4a:	e676      	b.n	8008b3a <_strtod_l+0x72>
 8008e4c:	4881      	ldr	r0, [pc, #516]	@ (8009054 <_strtod_l+0x58c>)
 8008e4e:	f000 fee3 	bl	8009c18 <nan>
 8008e52:	ec5b ab10 	vmov	sl, fp, d0
 8008e56:	e670      	b.n	8008b3a <_strtod_l+0x72>
 8008e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e5a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008e5c:	eba8 0303 	sub.w	r3, r8, r3
 8008e60:	f1b9 0f00 	cmp.w	r9, #0
 8008e64:	bf08      	it	eq
 8008e66:	46a9      	moveq	r9, r5
 8008e68:	2d10      	cmp	r5, #16
 8008e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e6c:	462c      	mov	r4, r5
 8008e6e:	bfa8      	it	ge
 8008e70:	2410      	movge	r4, #16
 8008e72:	f7f7 fb57 	bl	8000524 <__aeabi_ui2d>
 8008e76:	2d09      	cmp	r5, #9
 8008e78:	4682      	mov	sl, r0
 8008e7a:	468b      	mov	fp, r1
 8008e7c:	dc13      	bgt.n	8008ea6 <_strtod_l+0x3de>
 8008e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	f43f ae5a 	beq.w	8008b3a <_strtod_l+0x72>
 8008e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e88:	dd78      	ble.n	8008f7c <_strtod_l+0x4b4>
 8008e8a:	2b16      	cmp	r3, #22
 8008e8c:	dc5f      	bgt.n	8008f4e <_strtod_l+0x486>
 8008e8e:	4972      	ldr	r1, [pc, #456]	@ (8009058 <_strtod_l+0x590>)
 8008e90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e98:	4652      	mov	r2, sl
 8008e9a:	465b      	mov	r3, fp
 8008e9c:	f7f7 fbbc 	bl	8000618 <__aeabi_dmul>
 8008ea0:	4682      	mov	sl, r0
 8008ea2:	468b      	mov	fp, r1
 8008ea4:	e649      	b.n	8008b3a <_strtod_l+0x72>
 8008ea6:	4b6c      	ldr	r3, [pc, #432]	@ (8009058 <_strtod_l+0x590>)
 8008ea8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008eac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008eb0:	f7f7 fbb2 	bl	8000618 <__aeabi_dmul>
 8008eb4:	4682      	mov	sl, r0
 8008eb6:	4638      	mov	r0, r7
 8008eb8:	468b      	mov	fp, r1
 8008eba:	f7f7 fb33 	bl	8000524 <__aeabi_ui2d>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	4650      	mov	r0, sl
 8008ec4:	4659      	mov	r1, fp
 8008ec6:	f7f7 f9f1 	bl	80002ac <__adddf3>
 8008eca:	2d0f      	cmp	r5, #15
 8008ecc:	4682      	mov	sl, r0
 8008ece:	468b      	mov	fp, r1
 8008ed0:	ddd5      	ble.n	8008e7e <_strtod_l+0x3b6>
 8008ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ed4:	1b2c      	subs	r4, r5, r4
 8008ed6:	441c      	add	r4, r3
 8008ed8:	2c00      	cmp	r4, #0
 8008eda:	f340 8093 	ble.w	8009004 <_strtod_l+0x53c>
 8008ede:	f014 030f 	ands.w	r3, r4, #15
 8008ee2:	d00a      	beq.n	8008efa <_strtod_l+0x432>
 8008ee4:	495c      	ldr	r1, [pc, #368]	@ (8009058 <_strtod_l+0x590>)
 8008ee6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008eea:	4652      	mov	r2, sl
 8008eec:	465b      	mov	r3, fp
 8008eee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ef2:	f7f7 fb91 	bl	8000618 <__aeabi_dmul>
 8008ef6:	4682      	mov	sl, r0
 8008ef8:	468b      	mov	fp, r1
 8008efa:	f034 040f 	bics.w	r4, r4, #15
 8008efe:	d073      	beq.n	8008fe8 <_strtod_l+0x520>
 8008f00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008f04:	dd49      	ble.n	8008f9a <_strtod_l+0x4d2>
 8008f06:	2400      	movs	r4, #0
 8008f08:	46a0      	mov	r8, r4
 8008f0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f0c:	46a1      	mov	r9, r4
 8008f0e:	9a05      	ldr	r2, [sp, #20]
 8008f10:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009060 <_strtod_l+0x598>
 8008f14:	2322      	movs	r3, #34	@ 0x22
 8008f16:	6013      	str	r3, [r2, #0]
 8008f18:	f04f 0a00 	mov.w	sl, #0
 8008f1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f43f ae0b 	beq.w	8008b3a <_strtod_l+0x72>
 8008f24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f26:	9805      	ldr	r0, [sp, #20]
 8008f28:	f7ff f946 	bl	80081b8 <_Bfree>
 8008f2c:	9805      	ldr	r0, [sp, #20]
 8008f2e:	4649      	mov	r1, r9
 8008f30:	f7ff f942 	bl	80081b8 <_Bfree>
 8008f34:	9805      	ldr	r0, [sp, #20]
 8008f36:	4641      	mov	r1, r8
 8008f38:	f7ff f93e 	bl	80081b8 <_Bfree>
 8008f3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008f3e:	9805      	ldr	r0, [sp, #20]
 8008f40:	f7ff f93a 	bl	80081b8 <_Bfree>
 8008f44:	9805      	ldr	r0, [sp, #20]
 8008f46:	4621      	mov	r1, r4
 8008f48:	f7ff f936 	bl	80081b8 <_Bfree>
 8008f4c:	e5f5      	b.n	8008b3a <_strtod_l+0x72>
 8008f4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008f54:	4293      	cmp	r3, r2
 8008f56:	dbbc      	blt.n	8008ed2 <_strtod_l+0x40a>
 8008f58:	4c3f      	ldr	r4, [pc, #252]	@ (8009058 <_strtod_l+0x590>)
 8008f5a:	f1c5 050f 	rsb	r5, r5, #15
 8008f5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008f62:	4652      	mov	r2, sl
 8008f64:	465b      	mov	r3, fp
 8008f66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f6a:	f7f7 fb55 	bl	8000618 <__aeabi_dmul>
 8008f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f70:	1b5d      	subs	r5, r3, r5
 8008f72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008f76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008f7a:	e78f      	b.n	8008e9c <_strtod_l+0x3d4>
 8008f7c:	3316      	adds	r3, #22
 8008f7e:	dba8      	blt.n	8008ed2 <_strtod_l+0x40a>
 8008f80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f82:	eba3 0808 	sub.w	r8, r3, r8
 8008f86:	4b34      	ldr	r3, [pc, #208]	@ (8009058 <_strtod_l+0x590>)
 8008f88:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008f8c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008f90:	4650      	mov	r0, sl
 8008f92:	4659      	mov	r1, fp
 8008f94:	f7f7 fc6a 	bl	800086c <__aeabi_ddiv>
 8008f98:	e782      	b.n	8008ea0 <_strtod_l+0x3d8>
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	4f2f      	ldr	r7, [pc, #188]	@ (800905c <_strtod_l+0x594>)
 8008f9e:	1124      	asrs	r4, r4, #4
 8008fa0:	4650      	mov	r0, sl
 8008fa2:	4659      	mov	r1, fp
 8008fa4:	461e      	mov	r6, r3
 8008fa6:	2c01      	cmp	r4, #1
 8008fa8:	dc21      	bgt.n	8008fee <_strtod_l+0x526>
 8008faa:	b10b      	cbz	r3, 8008fb0 <_strtod_l+0x4e8>
 8008fac:	4682      	mov	sl, r0
 8008fae:	468b      	mov	fp, r1
 8008fb0:	492a      	ldr	r1, [pc, #168]	@ (800905c <_strtod_l+0x594>)
 8008fb2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008fb6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008fba:	4652      	mov	r2, sl
 8008fbc:	465b      	mov	r3, fp
 8008fbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008fc2:	f7f7 fb29 	bl	8000618 <__aeabi_dmul>
 8008fc6:	4b26      	ldr	r3, [pc, #152]	@ (8009060 <_strtod_l+0x598>)
 8008fc8:	460a      	mov	r2, r1
 8008fca:	400b      	ands	r3, r1
 8008fcc:	4925      	ldr	r1, [pc, #148]	@ (8009064 <_strtod_l+0x59c>)
 8008fce:	428b      	cmp	r3, r1
 8008fd0:	4682      	mov	sl, r0
 8008fd2:	d898      	bhi.n	8008f06 <_strtod_l+0x43e>
 8008fd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008fd8:	428b      	cmp	r3, r1
 8008fda:	bf86      	itte	hi
 8008fdc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009068 <_strtod_l+0x5a0>
 8008fe0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008fe4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008fe8:	2300      	movs	r3, #0
 8008fea:	9308      	str	r3, [sp, #32]
 8008fec:	e076      	b.n	80090dc <_strtod_l+0x614>
 8008fee:	07e2      	lsls	r2, r4, #31
 8008ff0:	d504      	bpl.n	8008ffc <_strtod_l+0x534>
 8008ff2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ff6:	f7f7 fb0f 	bl	8000618 <__aeabi_dmul>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	3601      	adds	r6, #1
 8008ffe:	1064      	asrs	r4, r4, #1
 8009000:	3708      	adds	r7, #8
 8009002:	e7d0      	b.n	8008fa6 <_strtod_l+0x4de>
 8009004:	d0f0      	beq.n	8008fe8 <_strtod_l+0x520>
 8009006:	4264      	negs	r4, r4
 8009008:	f014 020f 	ands.w	r2, r4, #15
 800900c:	d00a      	beq.n	8009024 <_strtod_l+0x55c>
 800900e:	4b12      	ldr	r3, [pc, #72]	@ (8009058 <_strtod_l+0x590>)
 8009010:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009014:	4650      	mov	r0, sl
 8009016:	4659      	mov	r1, fp
 8009018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901c:	f7f7 fc26 	bl	800086c <__aeabi_ddiv>
 8009020:	4682      	mov	sl, r0
 8009022:	468b      	mov	fp, r1
 8009024:	1124      	asrs	r4, r4, #4
 8009026:	d0df      	beq.n	8008fe8 <_strtod_l+0x520>
 8009028:	2c1f      	cmp	r4, #31
 800902a:	dd1f      	ble.n	800906c <_strtod_l+0x5a4>
 800902c:	2400      	movs	r4, #0
 800902e:	46a0      	mov	r8, r4
 8009030:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009032:	46a1      	mov	r9, r4
 8009034:	9a05      	ldr	r2, [sp, #20]
 8009036:	2322      	movs	r3, #34	@ 0x22
 8009038:	f04f 0a00 	mov.w	sl, #0
 800903c:	f04f 0b00 	mov.w	fp, #0
 8009040:	6013      	str	r3, [r2, #0]
 8009042:	e76b      	b.n	8008f1c <_strtod_l+0x454>
 8009044:	0800ab91 	.word	0x0800ab91
 8009048:	0800ae58 	.word	0x0800ae58
 800904c:	0800ab89 	.word	0x0800ab89
 8009050:	0800abc0 	.word	0x0800abc0
 8009054:	0800acf9 	.word	0x0800acf9
 8009058:	0800ad90 	.word	0x0800ad90
 800905c:	0800ad68 	.word	0x0800ad68
 8009060:	7ff00000 	.word	0x7ff00000
 8009064:	7ca00000 	.word	0x7ca00000
 8009068:	7fefffff 	.word	0x7fefffff
 800906c:	f014 0310 	ands.w	r3, r4, #16
 8009070:	bf18      	it	ne
 8009072:	236a      	movne	r3, #106	@ 0x6a
 8009074:	4ea9      	ldr	r6, [pc, #676]	@ (800931c <_strtod_l+0x854>)
 8009076:	9308      	str	r3, [sp, #32]
 8009078:	4650      	mov	r0, sl
 800907a:	4659      	mov	r1, fp
 800907c:	2300      	movs	r3, #0
 800907e:	07e7      	lsls	r7, r4, #31
 8009080:	d504      	bpl.n	800908c <_strtod_l+0x5c4>
 8009082:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009086:	f7f7 fac7 	bl	8000618 <__aeabi_dmul>
 800908a:	2301      	movs	r3, #1
 800908c:	1064      	asrs	r4, r4, #1
 800908e:	f106 0608 	add.w	r6, r6, #8
 8009092:	d1f4      	bne.n	800907e <_strtod_l+0x5b6>
 8009094:	b10b      	cbz	r3, 800909a <_strtod_l+0x5d2>
 8009096:	4682      	mov	sl, r0
 8009098:	468b      	mov	fp, r1
 800909a:	9b08      	ldr	r3, [sp, #32]
 800909c:	b1b3      	cbz	r3, 80090cc <_strtod_l+0x604>
 800909e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80090a2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	4659      	mov	r1, fp
 80090aa:	dd0f      	ble.n	80090cc <_strtod_l+0x604>
 80090ac:	2b1f      	cmp	r3, #31
 80090ae:	dd56      	ble.n	800915e <_strtod_l+0x696>
 80090b0:	2b34      	cmp	r3, #52	@ 0x34
 80090b2:	bfde      	ittt	le
 80090b4:	f04f 33ff 	movle.w	r3, #4294967295
 80090b8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80090bc:	4093      	lslle	r3, r2
 80090be:	f04f 0a00 	mov.w	sl, #0
 80090c2:	bfcc      	ite	gt
 80090c4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80090c8:	ea03 0b01 	andle.w	fp, r3, r1
 80090cc:	2200      	movs	r2, #0
 80090ce:	2300      	movs	r3, #0
 80090d0:	4650      	mov	r0, sl
 80090d2:	4659      	mov	r1, fp
 80090d4:	f7f7 fd08 	bl	8000ae8 <__aeabi_dcmpeq>
 80090d8:	2800      	cmp	r0, #0
 80090da:	d1a7      	bne.n	800902c <_strtod_l+0x564>
 80090dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090de:	9300      	str	r3, [sp, #0]
 80090e0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80090e2:	9805      	ldr	r0, [sp, #20]
 80090e4:	462b      	mov	r3, r5
 80090e6:	464a      	mov	r2, r9
 80090e8:	f7ff f8ce 	bl	8008288 <__s2b>
 80090ec:	900b      	str	r0, [sp, #44]	@ 0x2c
 80090ee:	2800      	cmp	r0, #0
 80090f0:	f43f af09 	beq.w	8008f06 <_strtod_l+0x43e>
 80090f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090f8:	2a00      	cmp	r2, #0
 80090fa:	eba3 0308 	sub.w	r3, r3, r8
 80090fe:	bfa8      	it	ge
 8009100:	2300      	movge	r3, #0
 8009102:	9312      	str	r3, [sp, #72]	@ 0x48
 8009104:	2400      	movs	r4, #0
 8009106:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800910a:	9316      	str	r3, [sp, #88]	@ 0x58
 800910c:	46a0      	mov	r8, r4
 800910e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009110:	9805      	ldr	r0, [sp, #20]
 8009112:	6859      	ldr	r1, [r3, #4]
 8009114:	f7ff f810 	bl	8008138 <_Balloc>
 8009118:	4681      	mov	r9, r0
 800911a:	2800      	cmp	r0, #0
 800911c:	f43f aef7 	beq.w	8008f0e <_strtod_l+0x446>
 8009120:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009122:	691a      	ldr	r2, [r3, #16]
 8009124:	3202      	adds	r2, #2
 8009126:	f103 010c 	add.w	r1, r3, #12
 800912a:	0092      	lsls	r2, r2, #2
 800912c:	300c      	adds	r0, #12
 800912e:	f7fe f894 	bl	800725a <memcpy>
 8009132:	ec4b ab10 	vmov	d0, sl, fp
 8009136:	9805      	ldr	r0, [sp, #20]
 8009138:	aa1c      	add	r2, sp, #112	@ 0x70
 800913a:	a91b      	add	r1, sp, #108	@ 0x6c
 800913c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009140:	f7ff fbd6 	bl	80088f0 <__d2b>
 8009144:	901a      	str	r0, [sp, #104]	@ 0x68
 8009146:	2800      	cmp	r0, #0
 8009148:	f43f aee1 	beq.w	8008f0e <_strtod_l+0x446>
 800914c:	9805      	ldr	r0, [sp, #20]
 800914e:	2101      	movs	r1, #1
 8009150:	f7ff f930 	bl	80083b4 <__i2b>
 8009154:	4680      	mov	r8, r0
 8009156:	b948      	cbnz	r0, 800916c <_strtod_l+0x6a4>
 8009158:	f04f 0800 	mov.w	r8, #0
 800915c:	e6d7      	b.n	8008f0e <_strtod_l+0x446>
 800915e:	f04f 32ff 	mov.w	r2, #4294967295
 8009162:	fa02 f303 	lsl.w	r3, r2, r3
 8009166:	ea03 0a0a 	and.w	sl, r3, sl
 800916a:	e7af      	b.n	80090cc <_strtod_l+0x604>
 800916c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800916e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009170:	2d00      	cmp	r5, #0
 8009172:	bfab      	itete	ge
 8009174:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009176:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009178:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800917a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800917c:	bfac      	ite	ge
 800917e:	18ef      	addge	r7, r5, r3
 8009180:	1b5e      	sublt	r6, r3, r5
 8009182:	9b08      	ldr	r3, [sp, #32]
 8009184:	1aed      	subs	r5, r5, r3
 8009186:	4415      	add	r5, r2
 8009188:	4b65      	ldr	r3, [pc, #404]	@ (8009320 <_strtod_l+0x858>)
 800918a:	3d01      	subs	r5, #1
 800918c:	429d      	cmp	r5, r3
 800918e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009192:	da50      	bge.n	8009236 <_strtod_l+0x76e>
 8009194:	1b5b      	subs	r3, r3, r5
 8009196:	2b1f      	cmp	r3, #31
 8009198:	eba2 0203 	sub.w	r2, r2, r3
 800919c:	f04f 0101 	mov.w	r1, #1
 80091a0:	dc3d      	bgt.n	800921e <_strtod_l+0x756>
 80091a2:	fa01 f303 	lsl.w	r3, r1, r3
 80091a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80091a8:	2300      	movs	r3, #0
 80091aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80091ac:	18bd      	adds	r5, r7, r2
 80091ae:	9b08      	ldr	r3, [sp, #32]
 80091b0:	42af      	cmp	r7, r5
 80091b2:	4416      	add	r6, r2
 80091b4:	441e      	add	r6, r3
 80091b6:	463b      	mov	r3, r7
 80091b8:	bfa8      	it	ge
 80091ba:	462b      	movge	r3, r5
 80091bc:	42b3      	cmp	r3, r6
 80091be:	bfa8      	it	ge
 80091c0:	4633      	movge	r3, r6
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	bfc2      	ittt	gt
 80091c6:	1aed      	subgt	r5, r5, r3
 80091c8:	1af6      	subgt	r6, r6, r3
 80091ca:	1aff      	subgt	r7, r7, r3
 80091cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	dd16      	ble.n	8009200 <_strtod_l+0x738>
 80091d2:	4641      	mov	r1, r8
 80091d4:	9805      	ldr	r0, [sp, #20]
 80091d6:	461a      	mov	r2, r3
 80091d8:	f7ff f9a4 	bl	8008524 <__pow5mult>
 80091dc:	4680      	mov	r8, r0
 80091de:	2800      	cmp	r0, #0
 80091e0:	d0ba      	beq.n	8009158 <_strtod_l+0x690>
 80091e2:	4601      	mov	r1, r0
 80091e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80091e6:	9805      	ldr	r0, [sp, #20]
 80091e8:	f7ff f8fa 	bl	80083e0 <__multiply>
 80091ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80091ee:	2800      	cmp	r0, #0
 80091f0:	f43f ae8d 	beq.w	8008f0e <_strtod_l+0x446>
 80091f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091f6:	9805      	ldr	r0, [sp, #20]
 80091f8:	f7fe ffde 	bl	80081b8 <_Bfree>
 80091fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8009200:	2d00      	cmp	r5, #0
 8009202:	dc1d      	bgt.n	8009240 <_strtod_l+0x778>
 8009204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009206:	2b00      	cmp	r3, #0
 8009208:	dd23      	ble.n	8009252 <_strtod_l+0x78a>
 800920a:	4649      	mov	r1, r9
 800920c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800920e:	9805      	ldr	r0, [sp, #20]
 8009210:	f7ff f988 	bl	8008524 <__pow5mult>
 8009214:	4681      	mov	r9, r0
 8009216:	b9e0      	cbnz	r0, 8009252 <_strtod_l+0x78a>
 8009218:	f04f 0900 	mov.w	r9, #0
 800921c:	e677      	b.n	8008f0e <_strtod_l+0x446>
 800921e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009222:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009226:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800922a:	35e2      	adds	r5, #226	@ 0xe2
 800922c:	fa01 f305 	lsl.w	r3, r1, r5
 8009230:	9310      	str	r3, [sp, #64]	@ 0x40
 8009232:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009234:	e7ba      	b.n	80091ac <_strtod_l+0x6e4>
 8009236:	2300      	movs	r3, #0
 8009238:	9310      	str	r3, [sp, #64]	@ 0x40
 800923a:	2301      	movs	r3, #1
 800923c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800923e:	e7b5      	b.n	80091ac <_strtod_l+0x6e4>
 8009240:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009242:	9805      	ldr	r0, [sp, #20]
 8009244:	462a      	mov	r2, r5
 8009246:	f7ff f9c7 	bl	80085d8 <__lshift>
 800924a:	901a      	str	r0, [sp, #104]	@ 0x68
 800924c:	2800      	cmp	r0, #0
 800924e:	d1d9      	bne.n	8009204 <_strtod_l+0x73c>
 8009250:	e65d      	b.n	8008f0e <_strtod_l+0x446>
 8009252:	2e00      	cmp	r6, #0
 8009254:	dd07      	ble.n	8009266 <_strtod_l+0x79e>
 8009256:	4649      	mov	r1, r9
 8009258:	9805      	ldr	r0, [sp, #20]
 800925a:	4632      	mov	r2, r6
 800925c:	f7ff f9bc 	bl	80085d8 <__lshift>
 8009260:	4681      	mov	r9, r0
 8009262:	2800      	cmp	r0, #0
 8009264:	d0d8      	beq.n	8009218 <_strtod_l+0x750>
 8009266:	2f00      	cmp	r7, #0
 8009268:	dd08      	ble.n	800927c <_strtod_l+0x7b4>
 800926a:	4641      	mov	r1, r8
 800926c:	9805      	ldr	r0, [sp, #20]
 800926e:	463a      	mov	r2, r7
 8009270:	f7ff f9b2 	bl	80085d8 <__lshift>
 8009274:	4680      	mov	r8, r0
 8009276:	2800      	cmp	r0, #0
 8009278:	f43f ae49 	beq.w	8008f0e <_strtod_l+0x446>
 800927c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800927e:	9805      	ldr	r0, [sp, #20]
 8009280:	464a      	mov	r2, r9
 8009282:	f7ff fa31 	bl	80086e8 <__mdiff>
 8009286:	4604      	mov	r4, r0
 8009288:	2800      	cmp	r0, #0
 800928a:	f43f ae40 	beq.w	8008f0e <_strtod_l+0x446>
 800928e:	68c3      	ldr	r3, [r0, #12]
 8009290:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009292:	2300      	movs	r3, #0
 8009294:	60c3      	str	r3, [r0, #12]
 8009296:	4641      	mov	r1, r8
 8009298:	f7ff fa0a 	bl	80086b0 <__mcmp>
 800929c:	2800      	cmp	r0, #0
 800929e:	da45      	bge.n	800932c <_strtod_l+0x864>
 80092a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092a2:	ea53 030a 	orrs.w	r3, r3, sl
 80092a6:	d16b      	bne.n	8009380 <_strtod_l+0x8b8>
 80092a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d167      	bne.n	8009380 <_strtod_l+0x8b8>
 80092b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80092b4:	0d1b      	lsrs	r3, r3, #20
 80092b6:	051b      	lsls	r3, r3, #20
 80092b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80092bc:	d960      	bls.n	8009380 <_strtod_l+0x8b8>
 80092be:	6963      	ldr	r3, [r4, #20]
 80092c0:	b913      	cbnz	r3, 80092c8 <_strtod_l+0x800>
 80092c2:	6923      	ldr	r3, [r4, #16]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	dd5b      	ble.n	8009380 <_strtod_l+0x8b8>
 80092c8:	4621      	mov	r1, r4
 80092ca:	2201      	movs	r2, #1
 80092cc:	9805      	ldr	r0, [sp, #20]
 80092ce:	f7ff f983 	bl	80085d8 <__lshift>
 80092d2:	4641      	mov	r1, r8
 80092d4:	4604      	mov	r4, r0
 80092d6:	f7ff f9eb 	bl	80086b0 <__mcmp>
 80092da:	2800      	cmp	r0, #0
 80092dc:	dd50      	ble.n	8009380 <_strtod_l+0x8b8>
 80092de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80092e2:	9a08      	ldr	r2, [sp, #32]
 80092e4:	0d1b      	lsrs	r3, r3, #20
 80092e6:	051b      	lsls	r3, r3, #20
 80092e8:	2a00      	cmp	r2, #0
 80092ea:	d06a      	beq.n	80093c2 <_strtod_l+0x8fa>
 80092ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80092f0:	d867      	bhi.n	80093c2 <_strtod_l+0x8fa>
 80092f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80092f6:	f67f ae9d 	bls.w	8009034 <_strtod_l+0x56c>
 80092fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009324 <_strtod_l+0x85c>)
 80092fc:	4650      	mov	r0, sl
 80092fe:	4659      	mov	r1, fp
 8009300:	2200      	movs	r2, #0
 8009302:	f7f7 f989 	bl	8000618 <__aeabi_dmul>
 8009306:	4b08      	ldr	r3, [pc, #32]	@ (8009328 <_strtod_l+0x860>)
 8009308:	400b      	ands	r3, r1
 800930a:	4682      	mov	sl, r0
 800930c:	468b      	mov	fp, r1
 800930e:	2b00      	cmp	r3, #0
 8009310:	f47f ae08 	bne.w	8008f24 <_strtod_l+0x45c>
 8009314:	9a05      	ldr	r2, [sp, #20]
 8009316:	2322      	movs	r3, #34	@ 0x22
 8009318:	6013      	str	r3, [r2, #0]
 800931a:	e603      	b.n	8008f24 <_strtod_l+0x45c>
 800931c:	0800ae80 	.word	0x0800ae80
 8009320:	fffffc02 	.word	0xfffffc02
 8009324:	39500000 	.word	0x39500000
 8009328:	7ff00000 	.word	0x7ff00000
 800932c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009330:	d165      	bne.n	80093fe <_strtod_l+0x936>
 8009332:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009334:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009338:	b35a      	cbz	r2, 8009392 <_strtod_l+0x8ca>
 800933a:	4a9f      	ldr	r2, [pc, #636]	@ (80095b8 <_strtod_l+0xaf0>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d12b      	bne.n	8009398 <_strtod_l+0x8d0>
 8009340:	9b08      	ldr	r3, [sp, #32]
 8009342:	4651      	mov	r1, sl
 8009344:	b303      	cbz	r3, 8009388 <_strtod_l+0x8c0>
 8009346:	4b9d      	ldr	r3, [pc, #628]	@ (80095bc <_strtod_l+0xaf4>)
 8009348:	465a      	mov	r2, fp
 800934a:	4013      	ands	r3, r2
 800934c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009350:	f04f 32ff 	mov.w	r2, #4294967295
 8009354:	d81b      	bhi.n	800938e <_strtod_l+0x8c6>
 8009356:	0d1b      	lsrs	r3, r3, #20
 8009358:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800935c:	fa02 f303 	lsl.w	r3, r2, r3
 8009360:	4299      	cmp	r1, r3
 8009362:	d119      	bne.n	8009398 <_strtod_l+0x8d0>
 8009364:	4b96      	ldr	r3, [pc, #600]	@ (80095c0 <_strtod_l+0xaf8>)
 8009366:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009368:	429a      	cmp	r2, r3
 800936a:	d102      	bne.n	8009372 <_strtod_l+0x8aa>
 800936c:	3101      	adds	r1, #1
 800936e:	f43f adce 	beq.w	8008f0e <_strtod_l+0x446>
 8009372:	4b92      	ldr	r3, [pc, #584]	@ (80095bc <_strtod_l+0xaf4>)
 8009374:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009376:	401a      	ands	r2, r3
 8009378:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800937c:	f04f 0a00 	mov.w	sl, #0
 8009380:	9b08      	ldr	r3, [sp, #32]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1b9      	bne.n	80092fa <_strtod_l+0x832>
 8009386:	e5cd      	b.n	8008f24 <_strtod_l+0x45c>
 8009388:	f04f 33ff 	mov.w	r3, #4294967295
 800938c:	e7e8      	b.n	8009360 <_strtod_l+0x898>
 800938e:	4613      	mov	r3, r2
 8009390:	e7e6      	b.n	8009360 <_strtod_l+0x898>
 8009392:	ea53 030a 	orrs.w	r3, r3, sl
 8009396:	d0a2      	beq.n	80092de <_strtod_l+0x816>
 8009398:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800939a:	b1db      	cbz	r3, 80093d4 <_strtod_l+0x90c>
 800939c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800939e:	4213      	tst	r3, r2
 80093a0:	d0ee      	beq.n	8009380 <_strtod_l+0x8b8>
 80093a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093a4:	9a08      	ldr	r2, [sp, #32]
 80093a6:	4650      	mov	r0, sl
 80093a8:	4659      	mov	r1, fp
 80093aa:	b1bb      	cbz	r3, 80093dc <_strtod_l+0x914>
 80093ac:	f7ff fb6e 	bl	8008a8c <sulp>
 80093b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80093b4:	ec53 2b10 	vmov	r2, r3, d0
 80093b8:	f7f6 ff78 	bl	80002ac <__adddf3>
 80093bc:	4682      	mov	sl, r0
 80093be:	468b      	mov	fp, r1
 80093c0:	e7de      	b.n	8009380 <_strtod_l+0x8b8>
 80093c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80093c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80093ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80093ce:	f04f 3aff 	mov.w	sl, #4294967295
 80093d2:	e7d5      	b.n	8009380 <_strtod_l+0x8b8>
 80093d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80093d6:	ea13 0f0a 	tst.w	r3, sl
 80093da:	e7e1      	b.n	80093a0 <_strtod_l+0x8d8>
 80093dc:	f7ff fb56 	bl	8008a8c <sulp>
 80093e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80093e4:	ec53 2b10 	vmov	r2, r3, d0
 80093e8:	f7f6 ff5e 	bl	80002a8 <__aeabi_dsub>
 80093ec:	2200      	movs	r2, #0
 80093ee:	2300      	movs	r3, #0
 80093f0:	4682      	mov	sl, r0
 80093f2:	468b      	mov	fp, r1
 80093f4:	f7f7 fb78 	bl	8000ae8 <__aeabi_dcmpeq>
 80093f8:	2800      	cmp	r0, #0
 80093fa:	d0c1      	beq.n	8009380 <_strtod_l+0x8b8>
 80093fc:	e61a      	b.n	8009034 <_strtod_l+0x56c>
 80093fe:	4641      	mov	r1, r8
 8009400:	4620      	mov	r0, r4
 8009402:	f7ff facd 	bl	80089a0 <__ratio>
 8009406:	ec57 6b10 	vmov	r6, r7, d0
 800940a:	2200      	movs	r2, #0
 800940c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009410:	4630      	mov	r0, r6
 8009412:	4639      	mov	r1, r7
 8009414:	f7f7 fb7c 	bl	8000b10 <__aeabi_dcmple>
 8009418:	2800      	cmp	r0, #0
 800941a:	d06f      	beq.n	80094fc <_strtod_l+0xa34>
 800941c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800941e:	2b00      	cmp	r3, #0
 8009420:	d17a      	bne.n	8009518 <_strtod_l+0xa50>
 8009422:	f1ba 0f00 	cmp.w	sl, #0
 8009426:	d158      	bne.n	80094da <_strtod_l+0xa12>
 8009428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800942a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800942e:	2b00      	cmp	r3, #0
 8009430:	d15a      	bne.n	80094e8 <_strtod_l+0xa20>
 8009432:	4b64      	ldr	r3, [pc, #400]	@ (80095c4 <_strtod_l+0xafc>)
 8009434:	2200      	movs	r2, #0
 8009436:	4630      	mov	r0, r6
 8009438:	4639      	mov	r1, r7
 800943a:	f7f7 fb5f 	bl	8000afc <__aeabi_dcmplt>
 800943e:	2800      	cmp	r0, #0
 8009440:	d159      	bne.n	80094f6 <_strtod_l+0xa2e>
 8009442:	4630      	mov	r0, r6
 8009444:	4639      	mov	r1, r7
 8009446:	4b60      	ldr	r3, [pc, #384]	@ (80095c8 <_strtod_l+0xb00>)
 8009448:	2200      	movs	r2, #0
 800944a:	f7f7 f8e5 	bl	8000618 <__aeabi_dmul>
 800944e:	4606      	mov	r6, r0
 8009450:	460f      	mov	r7, r1
 8009452:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009456:	9606      	str	r6, [sp, #24]
 8009458:	9307      	str	r3, [sp, #28]
 800945a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800945e:	4d57      	ldr	r5, [pc, #348]	@ (80095bc <_strtod_l+0xaf4>)
 8009460:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009466:	401d      	ands	r5, r3
 8009468:	4b58      	ldr	r3, [pc, #352]	@ (80095cc <_strtod_l+0xb04>)
 800946a:	429d      	cmp	r5, r3
 800946c:	f040 80b2 	bne.w	80095d4 <_strtod_l+0xb0c>
 8009470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009472:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009476:	ec4b ab10 	vmov	d0, sl, fp
 800947a:	f7ff f9c9 	bl	8008810 <__ulp>
 800947e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009482:	ec51 0b10 	vmov	r0, r1, d0
 8009486:	f7f7 f8c7 	bl	8000618 <__aeabi_dmul>
 800948a:	4652      	mov	r2, sl
 800948c:	465b      	mov	r3, fp
 800948e:	f7f6 ff0d 	bl	80002ac <__adddf3>
 8009492:	460b      	mov	r3, r1
 8009494:	4949      	ldr	r1, [pc, #292]	@ (80095bc <_strtod_l+0xaf4>)
 8009496:	4a4e      	ldr	r2, [pc, #312]	@ (80095d0 <_strtod_l+0xb08>)
 8009498:	4019      	ands	r1, r3
 800949a:	4291      	cmp	r1, r2
 800949c:	4682      	mov	sl, r0
 800949e:	d942      	bls.n	8009526 <_strtod_l+0xa5e>
 80094a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80094a2:	4b47      	ldr	r3, [pc, #284]	@ (80095c0 <_strtod_l+0xaf8>)
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d103      	bne.n	80094b0 <_strtod_l+0x9e8>
 80094a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80094aa:	3301      	adds	r3, #1
 80094ac:	f43f ad2f 	beq.w	8008f0e <_strtod_l+0x446>
 80094b0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80095c0 <_strtod_l+0xaf8>
 80094b4:	f04f 3aff 	mov.w	sl, #4294967295
 80094b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094ba:	9805      	ldr	r0, [sp, #20]
 80094bc:	f7fe fe7c 	bl	80081b8 <_Bfree>
 80094c0:	9805      	ldr	r0, [sp, #20]
 80094c2:	4649      	mov	r1, r9
 80094c4:	f7fe fe78 	bl	80081b8 <_Bfree>
 80094c8:	9805      	ldr	r0, [sp, #20]
 80094ca:	4641      	mov	r1, r8
 80094cc:	f7fe fe74 	bl	80081b8 <_Bfree>
 80094d0:	9805      	ldr	r0, [sp, #20]
 80094d2:	4621      	mov	r1, r4
 80094d4:	f7fe fe70 	bl	80081b8 <_Bfree>
 80094d8:	e619      	b.n	800910e <_strtod_l+0x646>
 80094da:	f1ba 0f01 	cmp.w	sl, #1
 80094de:	d103      	bne.n	80094e8 <_strtod_l+0xa20>
 80094e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	f43f ada6 	beq.w	8009034 <_strtod_l+0x56c>
 80094e8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009598 <_strtod_l+0xad0>
 80094ec:	4f35      	ldr	r7, [pc, #212]	@ (80095c4 <_strtod_l+0xafc>)
 80094ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80094f2:	2600      	movs	r6, #0
 80094f4:	e7b1      	b.n	800945a <_strtod_l+0x992>
 80094f6:	4f34      	ldr	r7, [pc, #208]	@ (80095c8 <_strtod_l+0xb00>)
 80094f8:	2600      	movs	r6, #0
 80094fa:	e7aa      	b.n	8009452 <_strtod_l+0x98a>
 80094fc:	4b32      	ldr	r3, [pc, #200]	@ (80095c8 <_strtod_l+0xb00>)
 80094fe:	4630      	mov	r0, r6
 8009500:	4639      	mov	r1, r7
 8009502:	2200      	movs	r2, #0
 8009504:	f7f7 f888 	bl	8000618 <__aeabi_dmul>
 8009508:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800950a:	4606      	mov	r6, r0
 800950c:	460f      	mov	r7, r1
 800950e:	2b00      	cmp	r3, #0
 8009510:	d09f      	beq.n	8009452 <_strtod_l+0x98a>
 8009512:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009516:	e7a0      	b.n	800945a <_strtod_l+0x992>
 8009518:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80095a0 <_strtod_l+0xad8>
 800951c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009520:	ec57 6b17 	vmov	r6, r7, d7
 8009524:	e799      	b.n	800945a <_strtod_l+0x992>
 8009526:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800952a:	9b08      	ldr	r3, [sp, #32]
 800952c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1c1      	bne.n	80094b8 <_strtod_l+0x9f0>
 8009534:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009538:	0d1b      	lsrs	r3, r3, #20
 800953a:	051b      	lsls	r3, r3, #20
 800953c:	429d      	cmp	r5, r3
 800953e:	d1bb      	bne.n	80094b8 <_strtod_l+0x9f0>
 8009540:	4630      	mov	r0, r6
 8009542:	4639      	mov	r1, r7
 8009544:	f7f7 fbc8 	bl	8000cd8 <__aeabi_d2lz>
 8009548:	f7f7 f838 	bl	80005bc <__aeabi_l2d>
 800954c:	4602      	mov	r2, r0
 800954e:	460b      	mov	r3, r1
 8009550:	4630      	mov	r0, r6
 8009552:	4639      	mov	r1, r7
 8009554:	f7f6 fea8 	bl	80002a8 <__aeabi_dsub>
 8009558:	460b      	mov	r3, r1
 800955a:	4602      	mov	r2, r0
 800955c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009560:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009566:	ea46 060a 	orr.w	r6, r6, sl
 800956a:	431e      	orrs	r6, r3
 800956c:	d06f      	beq.n	800964e <_strtod_l+0xb86>
 800956e:	a30e      	add	r3, pc, #56	@ (adr r3, 80095a8 <_strtod_l+0xae0>)
 8009570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009574:	f7f7 fac2 	bl	8000afc <__aeabi_dcmplt>
 8009578:	2800      	cmp	r0, #0
 800957a:	f47f acd3 	bne.w	8008f24 <_strtod_l+0x45c>
 800957e:	a30c      	add	r3, pc, #48	@ (adr r3, 80095b0 <_strtod_l+0xae8>)
 8009580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009584:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009588:	f7f7 fad6 	bl	8000b38 <__aeabi_dcmpgt>
 800958c:	2800      	cmp	r0, #0
 800958e:	d093      	beq.n	80094b8 <_strtod_l+0x9f0>
 8009590:	e4c8      	b.n	8008f24 <_strtod_l+0x45c>
 8009592:	bf00      	nop
 8009594:	f3af 8000 	nop.w
 8009598:	00000000 	.word	0x00000000
 800959c:	bff00000 	.word	0xbff00000
 80095a0:	00000000 	.word	0x00000000
 80095a4:	3ff00000 	.word	0x3ff00000
 80095a8:	94a03595 	.word	0x94a03595
 80095ac:	3fdfffff 	.word	0x3fdfffff
 80095b0:	35afe535 	.word	0x35afe535
 80095b4:	3fe00000 	.word	0x3fe00000
 80095b8:	000fffff 	.word	0x000fffff
 80095bc:	7ff00000 	.word	0x7ff00000
 80095c0:	7fefffff 	.word	0x7fefffff
 80095c4:	3ff00000 	.word	0x3ff00000
 80095c8:	3fe00000 	.word	0x3fe00000
 80095cc:	7fe00000 	.word	0x7fe00000
 80095d0:	7c9fffff 	.word	0x7c9fffff
 80095d4:	9b08      	ldr	r3, [sp, #32]
 80095d6:	b323      	cbz	r3, 8009622 <_strtod_l+0xb5a>
 80095d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80095dc:	d821      	bhi.n	8009622 <_strtod_l+0xb5a>
 80095de:	a328      	add	r3, pc, #160	@ (adr r3, 8009680 <_strtod_l+0xbb8>)
 80095e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e4:	4630      	mov	r0, r6
 80095e6:	4639      	mov	r1, r7
 80095e8:	f7f7 fa92 	bl	8000b10 <__aeabi_dcmple>
 80095ec:	b1a0      	cbz	r0, 8009618 <_strtod_l+0xb50>
 80095ee:	4639      	mov	r1, r7
 80095f0:	4630      	mov	r0, r6
 80095f2:	f7f7 fae9 	bl	8000bc8 <__aeabi_d2uiz>
 80095f6:	2801      	cmp	r0, #1
 80095f8:	bf38      	it	cc
 80095fa:	2001      	movcc	r0, #1
 80095fc:	f7f6 ff92 	bl	8000524 <__aeabi_ui2d>
 8009600:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009602:	4606      	mov	r6, r0
 8009604:	460f      	mov	r7, r1
 8009606:	b9fb      	cbnz	r3, 8009648 <_strtod_l+0xb80>
 8009608:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800960c:	9014      	str	r0, [sp, #80]	@ 0x50
 800960e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009610:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009614:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009618:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800961a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800961e:	1b5b      	subs	r3, r3, r5
 8009620:	9311      	str	r3, [sp, #68]	@ 0x44
 8009622:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009626:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800962a:	f7ff f8f1 	bl	8008810 <__ulp>
 800962e:	4650      	mov	r0, sl
 8009630:	ec53 2b10 	vmov	r2, r3, d0
 8009634:	4659      	mov	r1, fp
 8009636:	f7f6 ffef 	bl	8000618 <__aeabi_dmul>
 800963a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800963e:	f7f6 fe35 	bl	80002ac <__adddf3>
 8009642:	4682      	mov	sl, r0
 8009644:	468b      	mov	fp, r1
 8009646:	e770      	b.n	800952a <_strtod_l+0xa62>
 8009648:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800964c:	e7e0      	b.n	8009610 <_strtod_l+0xb48>
 800964e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009688 <_strtod_l+0xbc0>)
 8009650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009654:	f7f7 fa52 	bl	8000afc <__aeabi_dcmplt>
 8009658:	e798      	b.n	800958c <_strtod_l+0xac4>
 800965a:	2300      	movs	r3, #0
 800965c:	930e      	str	r3, [sp, #56]	@ 0x38
 800965e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009660:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009662:	6013      	str	r3, [r2, #0]
 8009664:	f7ff ba6d 	b.w	8008b42 <_strtod_l+0x7a>
 8009668:	2a65      	cmp	r2, #101	@ 0x65
 800966a:	f43f ab68 	beq.w	8008d3e <_strtod_l+0x276>
 800966e:	2a45      	cmp	r2, #69	@ 0x45
 8009670:	f43f ab65 	beq.w	8008d3e <_strtod_l+0x276>
 8009674:	2301      	movs	r3, #1
 8009676:	f7ff bba0 	b.w	8008dba <_strtod_l+0x2f2>
 800967a:	bf00      	nop
 800967c:	f3af 8000 	nop.w
 8009680:	ffc00000 	.word	0xffc00000
 8009684:	41dfffff 	.word	0x41dfffff
 8009688:	94a03595 	.word	0x94a03595
 800968c:	3fcfffff 	.word	0x3fcfffff

08009690 <_strtod_r>:
 8009690:	4b01      	ldr	r3, [pc, #4]	@ (8009698 <_strtod_r+0x8>)
 8009692:	f7ff ba19 	b.w	8008ac8 <_strtod_l>
 8009696:	bf00      	nop
 8009698:	2000006c 	.word	0x2000006c

0800969c <_strtol_l.isra.0>:
 800969c:	2b24      	cmp	r3, #36	@ 0x24
 800969e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096a2:	4686      	mov	lr, r0
 80096a4:	4690      	mov	r8, r2
 80096a6:	d801      	bhi.n	80096ac <_strtol_l.isra.0+0x10>
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d106      	bne.n	80096ba <_strtol_l.isra.0+0x1e>
 80096ac:	f7fd fda8 	bl	8007200 <__errno>
 80096b0:	2316      	movs	r3, #22
 80096b2:	6003      	str	r3, [r0, #0]
 80096b4:	2000      	movs	r0, #0
 80096b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096ba:	4834      	ldr	r0, [pc, #208]	@ (800978c <_strtol_l.isra.0+0xf0>)
 80096bc:	460d      	mov	r5, r1
 80096be:	462a      	mov	r2, r5
 80096c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096c4:	5d06      	ldrb	r6, [r0, r4]
 80096c6:	f016 0608 	ands.w	r6, r6, #8
 80096ca:	d1f8      	bne.n	80096be <_strtol_l.isra.0+0x22>
 80096cc:	2c2d      	cmp	r4, #45	@ 0x2d
 80096ce:	d110      	bne.n	80096f2 <_strtol_l.isra.0+0x56>
 80096d0:	782c      	ldrb	r4, [r5, #0]
 80096d2:	2601      	movs	r6, #1
 80096d4:	1c95      	adds	r5, r2, #2
 80096d6:	f033 0210 	bics.w	r2, r3, #16
 80096da:	d115      	bne.n	8009708 <_strtol_l.isra.0+0x6c>
 80096dc:	2c30      	cmp	r4, #48	@ 0x30
 80096de:	d10d      	bne.n	80096fc <_strtol_l.isra.0+0x60>
 80096e0:	782a      	ldrb	r2, [r5, #0]
 80096e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096e6:	2a58      	cmp	r2, #88	@ 0x58
 80096e8:	d108      	bne.n	80096fc <_strtol_l.isra.0+0x60>
 80096ea:	786c      	ldrb	r4, [r5, #1]
 80096ec:	3502      	adds	r5, #2
 80096ee:	2310      	movs	r3, #16
 80096f0:	e00a      	b.n	8009708 <_strtol_l.isra.0+0x6c>
 80096f2:	2c2b      	cmp	r4, #43	@ 0x2b
 80096f4:	bf04      	itt	eq
 80096f6:	782c      	ldrbeq	r4, [r5, #0]
 80096f8:	1c95      	addeq	r5, r2, #2
 80096fa:	e7ec      	b.n	80096d6 <_strtol_l.isra.0+0x3a>
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1f6      	bne.n	80096ee <_strtol_l.isra.0+0x52>
 8009700:	2c30      	cmp	r4, #48	@ 0x30
 8009702:	bf14      	ite	ne
 8009704:	230a      	movne	r3, #10
 8009706:	2308      	moveq	r3, #8
 8009708:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800970c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009710:	2200      	movs	r2, #0
 8009712:	fbbc f9f3 	udiv	r9, ip, r3
 8009716:	4610      	mov	r0, r2
 8009718:	fb03 ca19 	mls	sl, r3, r9, ip
 800971c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009720:	2f09      	cmp	r7, #9
 8009722:	d80f      	bhi.n	8009744 <_strtol_l.isra.0+0xa8>
 8009724:	463c      	mov	r4, r7
 8009726:	42a3      	cmp	r3, r4
 8009728:	dd1b      	ble.n	8009762 <_strtol_l.isra.0+0xc6>
 800972a:	1c57      	adds	r7, r2, #1
 800972c:	d007      	beq.n	800973e <_strtol_l.isra.0+0xa2>
 800972e:	4581      	cmp	r9, r0
 8009730:	d314      	bcc.n	800975c <_strtol_l.isra.0+0xc0>
 8009732:	d101      	bne.n	8009738 <_strtol_l.isra.0+0x9c>
 8009734:	45a2      	cmp	sl, r4
 8009736:	db11      	blt.n	800975c <_strtol_l.isra.0+0xc0>
 8009738:	fb00 4003 	mla	r0, r0, r3, r4
 800973c:	2201      	movs	r2, #1
 800973e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009742:	e7eb      	b.n	800971c <_strtol_l.isra.0+0x80>
 8009744:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009748:	2f19      	cmp	r7, #25
 800974a:	d801      	bhi.n	8009750 <_strtol_l.isra.0+0xb4>
 800974c:	3c37      	subs	r4, #55	@ 0x37
 800974e:	e7ea      	b.n	8009726 <_strtol_l.isra.0+0x8a>
 8009750:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009754:	2f19      	cmp	r7, #25
 8009756:	d804      	bhi.n	8009762 <_strtol_l.isra.0+0xc6>
 8009758:	3c57      	subs	r4, #87	@ 0x57
 800975a:	e7e4      	b.n	8009726 <_strtol_l.isra.0+0x8a>
 800975c:	f04f 32ff 	mov.w	r2, #4294967295
 8009760:	e7ed      	b.n	800973e <_strtol_l.isra.0+0xa2>
 8009762:	1c53      	adds	r3, r2, #1
 8009764:	d108      	bne.n	8009778 <_strtol_l.isra.0+0xdc>
 8009766:	2322      	movs	r3, #34	@ 0x22
 8009768:	f8ce 3000 	str.w	r3, [lr]
 800976c:	4660      	mov	r0, ip
 800976e:	f1b8 0f00 	cmp.w	r8, #0
 8009772:	d0a0      	beq.n	80096b6 <_strtol_l.isra.0+0x1a>
 8009774:	1e69      	subs	r1, r5, #1
 8009776:	e006      	b.n	8009786 <_strtol_l.isra.0+0xea>
 8009778:	b106      	cbz	r6, 800977c <_strtol_l.isra.0+0xe0>
 800977a:	4240      	negs	r0, r0
 800977c:	f1b8 0f00 	cmp.w	r8, #0
 8009780:	d099      	beq.n	80096b6 <_strtol_l.isra.0+0x1a>
 8009782:	2a00      	cmp	r2, #0
 8009784:	d1f6      	bne.n	8009774 <_strtol_l.isra.0+0xd8>
 8009786:	f8c8 1000 	str.w	r1, [r8]
 800978a:	e794      	b.n	80096b6 <_strtol_l.isra.0+0x1a>
 800978c:	0800aea9 	.word	0x0800aea9

08009790 <_strtol_r>:
 8009790:	f7ff bf84 	b.w	800969c <_strtol_l.isra.0>

08009794 <__ssputs_r>:
 8009794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009798:	688e      	ldr	r6, [r1, #8]
 800979a:	461f      	mov	r7, r3
 800979c:	42be      	cmp	r6, r7
 800979e:	680b      	ldr	r3, [r1, #0]
 80097a0:	4682      	mov	sl, r0
 80097a2:	460c      	mov	r4, r1
 80097a4:	4690      	mov	r8, r2
 80097a6:	d82d      	bhi.n	8009804 <__ssputs_r+0x70>
 80097a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80097ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80097b0:	d026      	beq.n	8009800 <__ssputs_r+0x6c>
 80097b2:	6965      	ldr	r5, [r4, #20]
 80097b4:	6909      	ldr	r1, [r1, #16]
 80097b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80097ba:	eba3 0901 	sub.w	r9, r3, r1
 80097be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80097c2:	1c7b      	adds	r3, r7, #1
 80097c4:	444b      	add	r3, r9
 80097c6:	106d      	asrs	r5, r5, #1
 80097c8:	429d      	cmp	r5, r3
 80097ca:	bf38      	it	cc
 80097cc:	461d      	movcc	r5, r3
 80097ce:	0553      	lsls	r3, r2, #21
 80097d0:	d527      	bpl.n	8009822 <__ssputs_r+0x8e>
 80097d2:	4629      	mov	r1, r5
 80097d4:	f7fe fc24 	bl	8008020 <_malloc_r>
 80097d8:	4606      	mov	r6, r0
 80097da:	b360      	cbz	r0, 8009836 <__ssputs_r+0xa2>
 80097dc:	6921      	ldr	r1, [r4, #16]
 80097de:	464a      	mov	r2, r9
 80097e0:	f7fd fd3b 	bl	800725a <memcpy>
 80097e4:	89a3      	ldrh	r3, [r4, #12]
 80097e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80097ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ee:	81a3      	strh	r3, [r4, #12]
 80097f0:	6126      	str	r6, [r4, #16]
 80097f2:	6165      	str	r5, [r4, #20]
 80097f4:	444e      	add	r6, r9
 80097f6:	eba5 0509 	sub.w	r5, r5, r9
 80097fa:	6026      	str	r6, [r4, #0]
 80097fc:	60a5      	str	r5, [r4, #8]
 80097fe:	463e      	mov	r6, r7
 8009800:	42be      	cmp	r6, r7
 8009802:	d900      	bls.n	8009806 <__ssputs_r+0x72>
 8009804:	463e      	mov	r6, r7
 8009806:	6820      	ldr	r0, [r4, #0]
 8009808:	4632      	mov	r2, r6
 800980a:	4641      	mov	r1, r8
 800980c:	f000 f9c6 	bl	8009b9c <memmove>
 8009810:	68a3      	ldr	r3, [r4, #8]
 8009812:	1b9b      	subs	r3, r3, r6
 8009814:	60a3      	str	r3, [r4, #8]
 8009816:	6823      	ldr	r3, [r4, #0]
 8009818:	4433      	add	r3, r6
 800981a:	6023      	str	r3, [r4, #0]
 800981c:	2000      	movs	r0, #0
 800981e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009822:	462a      	mov	r2, r5
 8009824:	f000 fd7d 	bl	800a322 <_realloc_r>
 8009828:	4606      	mov	r6, r0
 800982a:	2800      	cmp	r0, #0
 800982c:	d1e0      	bne.n	80097f0 <__ssputs_r+0x5c>
 800982e:	6921      	ldr	r1, [r4, #16]
 8009830:	4650      	mov	r0, sl
 8009832:	f7fe fb81 	bl	8007f38 <_free_r>
 8009836:	230c      	movs	r3, #12
 8009838:	f8ca 3000 	str.w	r3, [sl]
 800983c:	89a3      	ldrh	r3, [r4, #12]
 800983e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009842:	81a3      	strh	r3, [r4, #12]
 8009844:	f04f 30ff 	mov.w	r0, #4294967295
 8009848:	e7e9      	b.n	800981e <__ssputs_r+0x8a>
	...

0800984c <_svfiprintf_r>:
 800984c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009850:	4698      	mov	r8, r3
 8009852:	898b      	ldrh	r3, [r1, #12]
 8009854:	061b      	lsls	r3, r3, #24
 8009856:	b09d      	sub	sp, #116	@ 0x74
 8009858:	4607      	mov	r7, r0
 800985a:	460d      	mov	r5, r1
 800985c:	4614      	mov	r4, r2
 800985e:	d510      	bpl.n	8009882 <_svfiprintf_r+0x36>
 8009860:	690b      	ldr	r3, [r1, #16]
 8009862:	b973      	cbnz	r3, 8009882 <_svfiprintf_r+0x36>
 8009864:	2140      	movs	r1, #64	@ 0x40
 8009866:	f7fe fbdb 	bl	8008020 <_malloc_r>
 800986a:	6028      	str	r0, [r5, #0]
 800986c:	6128      	str	r0, [r5, #16]
 800986e:	b930      	cbnz	r0, 800987e <_svfiprintf_r+0x32>
 8009870:	230c      	movs	r3, #12
 8009872:	603b      	str	r3, [r7, #0]
 8009874:	f04f 30ff 	mov.w	r0, #4294967295
 8009878:	b01d      	add	sp, #116	@ 0x74
 800987a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800987e:	2340      	movs	r3, #64	@ 0x40
 8009880:	616b      	str	r3, [r5, #20]
 8009882:	2300      	movs	r3, #0
 8009884:	9309      	str	r3, [sp, #36]	@ 0x24
 8009886:	2320      	movs	r3, #32
 8009888:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800988c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009890:	2330      	movs	r3, #48	@ 0x30
 8009892:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009a30 <_svfiprintf_r+0x1e4>
 8009896:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800989a:	f04f 0901 	mov.w	r9, #1
 800989e:	4623      	mov	r3, r4
 80098a0:	469a      	mov	sl, r3
 80098a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098a6:	b10a      	cbz	r2, 80098ac <_svfiprintf_r+0x60>
 80098a8:	2a25      	cmp	r2, #37	@ 0x25
 80098aa:	d1f9      	bne.n	80098a0 <_svfiprintf_r+0x54>
 80098ac:	ebba 0b04 	subs.w	fp, sl, r4
 80098b0:	d00b      	beq.n	80098ca <_svfiprintf_r+0x7e>
 80098b2:	465b      	mov	r3, fp
 80098b4:	4622      	mov	r2, r4
 80098b6:	4629      	mov	r1, r5
 80098b8:	4638      	mov	r0, r7
 80098ba:	f7ff ff6b 	bl	8009794 <__ssputs_r>
 80098be:	3001      	adds	r0, #1
 80098c0:	f000 80a7 	beq.w	8009a12 <_svfiprintf_r+0x1c6>
 80098c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098c6:	445a      	add	r2, fp
 80098c8:	9209      	str	r2, [sp, #36]	@ 0x24
 80098ca:	f89a 3000 	ldrb.w	r3, [sl]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	f000 809f 	beq.w	8009a12 <_svfiprintf_r+0x1c6>
 80098d4:	2300      	movs	r3, #0
 80098d6:	f04f 32ff 	mov.w	r2, #4294967295
 80098da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098de:	f10a 0a01 	add.w	sl, sl, #1
 80098e2:	9304      	str	r3, [sp, #16]
 80098e4:	9307      	str	r3, [sp, #28]
 80098e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098ea:	931a      	str	r3, [sp, #104]	@ 0x68
 80098ec:	4654      	mov	r4, sl
 80098ee:	2205      	movs	r2, #5
 80098f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098f4:	484e      	ldr	r0, [pc, #312]	@ (8009a30 <_svfiprintf_r+0x1e4>)
 80098f6:	f7f6 fc7b 	bl	80001f0 <memchr>
 80098fa:	9a04      	ldr	r2, [sp, #16]
 80098fc:	b9d8      	cbnz	r0, 8009936 <_svfiprintf_r+0xea>
 80098fe:	06d0      	lsls	r0, r2, #27
 8009900:	bf44      	itt	mi
 8009902:	2320      	movmi	r3, #32
 8009904:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009908:	0711      	lsls	r1, r2, #28
 800990a:	bf44      	itt	mi
 800990c:	232b      	movmi	r3, #43	@ 0x2b
 800990e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009912:	f89a 3000 	ldrb.w	r3, [sl]
 8009916:	2b2a      	cmp	r3, #42	@ 0x2a
 8009918:	d015      	beq.n	8009946 <_svfiprintf_r+0xfa>
 800991a:	9a07      	ldr	r2, [sp, #28]
 800991c:	4654      	mov	r4, sl
 800991e:	2000      	movs	r0, #0
 8009920:	f04f 0c0a 	mov.w	ip, #10
 8009924:	4621      	mov	r1, r4
 8009926:	f811 3b01 	ldrb.w	r3, [r1], #1
 800992a:	3b30      	subs	r3, #48	@ 0x30
 800992c:	2b09      	cmp	r3, #9
 800992e:	d94b      	bls.n	80099c8 <_svfiprintf_r+0x17c>
 8009930:	b1b0      	cbz	r0, 8009960 <_svfiprintf_r+0x114>
 8009932:	9207      	str	r2, [sp, #28]
 8009934:	e014      	b.n	8009960 <_svfiprintf_r+0x114>
 8009936:	eba0 0308 	sub.w	r3, r0, r8
 800993a:	fa09 f303 	lsl.w	r3, r9, r3
 800993e:	4313      	orrs	r3, r2
 8009940:	9304      	str	r3, [sp, #16]
 8009942:	46a2      	mov	sl, r4
 8009944:	e7d2      	b.n	80098ec <_svfiprintf_r+0xa0>
 8009946:	9b03      	ldr	r3, [sp, #12]
 8009948:	1d19      	adds	r1, r3, #4
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	9103      	str	r1, [sp, #12]
 800994e:	2b00      	cmp	r3, #0
 8009950:	bfbb      	ittet	lt
 8009952:	425b      	neglt	r3, r3
 8009954:	f042 0202 	orrlt.w	r2, r2, #2
 8009958:	9307      	strge	r3, [sp, #28]
 800995a:	9307      	strlt	r3, [sp, #28]
 800995c:	bfb8      	it	lt
 800995e:	9204      	strlt	r2, [sp, #16]
 8009960:	7823      	ldrb	r3, [r4, #0]
 8009962:	2b2e      	cmp	r3, #46	@ 0x2e
 8009964:	d10a      	bne.n	800997c <_svfiprintf_r+0x130>
 8009966:	7863      	ldrb	r3, [r4, #1]
 8009968:	2b2a      	cmp	r3, #42	@ 0x2a
 800996a:	d132      	bne.n	80099d2 <_svfiprintf_r+0x186>
 800996c:	9b03      	ldr	r3, [sp, #12]
 800996e:	1d1a      	adds	r2, r3, #4
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	9203      	str	r2, [sp, #12]
 8009974:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009978:	3402      	adds	r4, #2
 800997a:	9305      	str	r3, [sp, #20]
 800997c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009a40 <_svfiprintf_r+0x1f4>
 8009980:	7821      	ldrb	r1, [r4, #0]
 8009982:	2203      	movs	r2, #3
 8009984:	4650      	mov	r0, sl
 8009986:	f7f6 fc33 	bl	80001f0 <memchr>
 800998a:	b138      	cbz	r0, 800999c <_svfiprintf_r+0x150>
 800998c:	9b04      	ldr	r3, [sp, #16]
 800998e:	eba0 000a 	sub.w	r0, r0, sl
 8009992:	2240      	movs	r2, #64	@ 0x40
 8009994:	4082      	lsls	r2, r0
 8009996:	4313      	orrs	r3, r2
 8009998:	3401      	adds	r4, #1
 800999a:	9304      	str	r3, [sp, #16]
 800999c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099a0:	4824      	ldr	r0, [pc, #144]	@ (8009a34 <_svfiprintf_r+0x1e8>)
 80099a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099a6:	2206      	movs	r2, #6
 80099a8:	f7f6 fc22 	bl	80001f0 <memchr>
 80099ac:	2800      	cmp	r0, #0
 80099ae:	d036      	beq.n	8009a1e <_svfiprintf_r+0x1d2>
 80099b0:	4b21      	ldr	r3, [pc, #132]	@ (8009a38 <_svfiprintf_r+0x1ec>)
 80099b2:	bb1b      	cbnz	r3, 80099fc <_svfiprintf_r+0x1b0>
 80099b4:	9b03      	ldr	r3, [sp, #12]
 80099b6:	3307      	adds	r3, #7
 80099b8:	f023 0307 	bic.w	r3, r3, #7
 80099bc:	3308      	adds	r3, #8
 80099be:	9303      	str	r3, [sp, #12]
 80099c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c2:	4433      	add	r3, r6
 80099c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80099c6:	e76a      	b.n	800989e <_svfiprintf_r+0x52>
 80099c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80099cc:	460c      	mov	r4, r1
 80099ce:	2001      	movs	r0, #1
 80099d0:	e7a8      	b.n	8009924 <_svfiprintf_r+0xd8>
 80099d2:	2300      	movs	r3, #0
 80099d4:	3401      	adds	r4, #1
 80099d6:	9305      	str	r3, [sp, #20]
 80099d8:	4619      	mov	r1, r3
 80099da:	f04f 0c0a 	mov.w	ip, #10
 80099de:	4620      	mov	r0, r4
 80099e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099e4:	3a30      	subs	r2, #48	@ 0x30
 80099e6:	2a09      	cmp	r2, #9
 80099e8:	d903      	bls.n	80099f2 <_svfiprintf_r+0x1a6>
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d0c6      	beq.n	800997c <_svfiprintf_r+0x130>
 80099ee:	9105      	str	r1, [sp, #20]
 80099f0:	e7c4      	b.n	800997c <_svfiprintf_r+0x130>
 80099f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80099f6:	4604      	mov	r4, r0
 80099f8:	2301      	movs	r3, #1
 80099fa:	e7f0      	b.n	80099de <_svfiprintf_r+0x192>
 80099fc:	ab03      	add	r3, sp, #12
 80099fe:	9300      	str	r3, [sp, #0]
 8009a00:	462a      	mov	r2, r5
 8009a02:	4b0e      	ldr	r3, [pc, #56]	@ (8009a3c <_svfiprintf_r+0x1f0>)
 8009a04:	a904      	add	r1, sp, #16
 8009a06:	4638      	mov	r0, r7
 8009a08:	f7fc fcbc 	bl	8006384 <_printf_float>
 8009a0c:	1c42      	adds	r2, r0, #1
 8009a0e:	4606      	mov	r6, r0
 8009a10:	d1d6      	bne.n	80099c0 <_svfiprintf_r+0x174>
 8009a12:	89ab      	ldrh	r3, [r5, #12]
 8009a14:	065b      	lsls	r3, r3, #25
 8009a16:	f53f af2d 	bmi.w	8009874 <_svfiprintf_r+0x28>
 8009a1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a1c:	e72c      	b.n	8009878 <_svfiprintf_r+0x2c>
 8009a1e:	ab03      	add	r3, sp, #12
 8009a20:	9300      	str	r3, [sp, #0]
 8009a22:	462a      	mov	r2, r5
 8009a24:	4b05      	ldr	r3, [pc, #20]	@ (8009a3c <_svfiprintf_r+0x1f0>)
 8009a26:	a904      	add	r1, sp, #16
 8009a28:	4638      	mov	r0, r7
 8009a2a:	f7fc ff43 	bl	80068b4 <_printf_i>
 8009a2e:	e7ed      	b.n	8009a0c <_svfiprintf_r+0x1c0>
 8009a30:	0800aca5 	.word	0x0800aca5
 8009a34:	0800acaf 	.word	0x0800acaf
 8009a38:	08006385 	.word	0x08006385
 8009a3c:	08009795 	.word	0x08009795
 8009a40:	0800acab 	.word	0x0800acab

08009a44 <__sflush_r>:
 8009a44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a4c:	0716      	lsls	r6, r2, #28
 8009a4e:	4605      	mov	r5, r0
 8009a50:	460c      	mov	r4, r1
 8009a52:	d454      	bmi.n	8009afe <__sflush_r+0xba>
 8009a54:	684b      	ldr	r3, [r1, #4]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	dc02      	bgt.n	8009a60 <__sflush_r+0x1c>
 8009a5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	dd48      	ble.n	8009af2 <__sflush_r+0xae>
 8009a60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a62:	2e00      	cmp	r6, #0
 8009a64:	d045      	beq.n	8009af2 <__sflush_r+0xae>
 8009a66:	2300      	movs	r3, #0
 8009a68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a6c:	682f      	ldr	r7, [r5, #0]
 8009a6e:	6a21      	ldr	r1, [r4, #32]
 8009a70:	602b      	str	r3, [r5, #0]
 8009a72:	d030      	beq.n	8009ad6 <__sflush_r+0x92>
 8009a74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a76:	89a3      	ldrh	r3, [r4, #12]
 8009a78:	0759      	lsls	r1, r3, #29
 8009a7a:	d505      	bpl.n	8009a88 <__sflush_r+0x44>
 8009a7c:	6863      	ldr	r3, [r4, #4]
 8009a7e:	1ad2      	subs	r2, r2, r3
 8009a80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009a82:	b10b      	cbz	r3, 8009a88 <__sflush_r+0x44>
 8009a84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a86:	1ad2      	subs	r2, r2, r3
 8009a88:	2300      	movs	r3, #0
 8009a8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a8c:	6a21      	ldr	r1, [r4, #32]
 8009a8e:	4628      	mov	r0, r5
 8009a90:	47b0      	blx	r6
 8009a92:	1c43      	adds	r3, r0, #1
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	d106      	bne.n	8009aa6 <__sflush_r+0x62>
 8009a98:	6829      	ldr	r1, [r5, #0]
 8009a9a:	291d      	cmp	r1, #29
 8009a9c:	d82b      	bhi.n	8009af6 <__sflush_r+0xb2>
 8009a9e:	4a2a      	ldr	r2, [pc, #168]	@ (8009b48 <__sflush_r+0x104>)
 8009aa0:	40ca      	lsrs	r2, r1
 8009aa2:	07d6      	lsls	r6, r2, #31
 8009aa4:	d527      	bpl.n	8009af6 <__sflush_r+0xb2>
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	6062      	str	r2, [r4, #4]
 8009aaa:	04d9      	lsls	r1, r3, #19
 8009aac:	6922      	ldr	r2, [r4, #16]
 8009aae:	6022      	str	r2, [r4, #0]
 8009ab0:	d504      	bpl.n	8009abc <__sflush_r+0x78>
 8009ab2:	1c42      	adds	r2, r0, #1
 8009ab4:	d101      	bne.n	8009aba <__sflush_r+0x76>
 8009ab6:	682b      	ldr	r3, [r5, #0]
 8009ab8:	b903      	cbnz	r3, 8009abc <__sflush_r+0x78>
 8009aba:	6560      	str	r0, [r4, #84]	@ 0x54
 8009abc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009abe:	602f      	str	r7, [r5, #0]
 8009ac0:	b1b9      	cbz	r1, 8009af2 <__sflush_r+0xae>
 8009ac2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ac6:	4299      	cmp	r1, r3
 8009ac8:	d002      	beq.n	8009ad0 <__sflush_r+0x8c>
 8009aca:	4628      	mov	r0, r5
 8009acc:	f7fe fa34 	bl	8007f38 <_free_r>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ad4:	e00d      	b.n	8009af2 <__sflush_r+0xae>
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	4628      	mov	r0, r5
 8009ada:	47b0      	blx	r6
 8009adc:	4602      	mov	r2, r0
 8009ade:	1c50      	adds	r0, r2, #1
 8009ae0:	d1c9      	bne.n	8009a76 <__sflush_r+0x32>
 8009ae2:	682b      	ldr	r3, [r5, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d0c6      	beq.n	8009a76 <__sflush_r+0x32>
 8009ae8:	2b1d      	cmp	r3, #29
 8009aea:	d001      	beq.n	8009af0 <__sflush_r+0xac>
 8009aec:	2b16      	cmp	r3, #22
 8009aee:	d11e      	bne.n	8009b2e <__sflush_r+0xea>
 8009af0:	602f      	str	r7, [r5, #0]
 8009af2:	2000      	movs	r0, #0
 8009af4:	e022      	b.n	8009b3c <__sflush_r+0xf8>
 8009af6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009afa:	b21b      	sxth	r3, r3
 8009afc:	e01b      	b.n	8009b36 <__sflush_r+0xf2>
 8009afe:	690f      	ldr	r7, [r1, #16]
 8009b00:	2f00      	cmp	r7, #0
 8009b02:	d0f6      	beq.n	8009af2 <__sflush_r+0xae>
 8009b04:	0793      	lsls	r3, r2, #30
 8009b06:	680e      	ldr	r6, [r1, #0]
 8009b08:	bf08      	it	eq
 8009b0a:	694b      	ldreq	r3, [r1, #20]
 8009b0c:	600f      	str	r7, [r1, #0]
 8009b0e:	bf18      	it	ne
 8009b10:	2300      	movne	r3, #0
 8009b12:	eba6 0807 	sub.w	r8, r6, r7
 8009b16:	608b      	str	r3, [r1, #8]
 8009b18:	f1b8 0f00 	cmp.w	r8, #0
 8009b1c:	dde9      	ble.n	8009af2 <__sflush_r+0xae>
 8009b1e:	6a21      	ldr	r1, [r4, #32]
 8009b20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b22:	4643      	mov	r3, r8
 8009b24:	463a      	mov	r2, r7
 8009b26:	4628      	mov	r0, r5
 8009b28:	47b0      	blx	r6
 8009b2a:	2800      	cmp	r0, #0
 8009b2c:	dc08      	bgt.n	8009b40 <__sflush_r+0xfc>
 8009b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b36:	81a3      	strh	r3, [r4, #12]
 8009b38:	f04f 30ff 	mov.w	r0, #4294967295
 8009b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b40:	4407      	add	r7, r0
 8009b42:	eba8 0800 	sub.w	r8, r8, r0
 8009b46:	e7e7      	b.n	8009b18 <__sflush_r+0xd4>
 8009b48:	20400001 	.word	0x20400001

08009b4c <_fflush_r>:
 8009b4c:	b538      	push	{r3, r4, r5, lr}
 8009b4e:	690b      	ldr	r3, [r1, #16]
 8009b50:	4605      	mov	r5, r0
 8009b52:	460c      	mov	r4, r1
 8009b54:	b913      	cbnz	r3, 8009b5c <_fflush_r+0x10>
 8009b56:	2500      	movs	r5, #0
 8009b58:	4628      	mov	r0, r5
 8009b5a:	bd38      	pop	{r3, r4, r5, pc}
 8009b5c:	b118      	cbz	r0, 8009b66 <_fflush_r+0x1a>
 8009b5e:	6a03      	ldr	r3, [r0, #32]
 8009b60:	b90b      	cbnz	r3, 8009b66 <_fflush_r+0x1a>
 8009b62:	f7fd fa5f 	bl	8007024 <__sinit>
 8009b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d0f3      	beq.n	8009b56 <_fflush_r+0xa>
 8009b6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b70:	07d0      	lsls	r0, r2, #31
 8009b72:	d404      	bmi.n	8009b7e <_fflush_r+0x32>
 8009b74:	0599      	lsls	r1, r3, #22
 8009b76:	d402      	bmi.n	8009b7e <_fflush_r+0x32>
 8009b78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b7a:	f7fd fb6c 	bl	8007256 <__retarget_lock_acquire_recursive>
 8009b7e:	4628      	mov	r0, r5
 8009b80:	4621      	mov	r1, r4
 8009b82:	f7ff ff5f 	bl	8009a44 <__sflush_r>
 8009b86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b88:	07da      	lsls	r2, r3, #31
 8009b8a:	4605      	mov	r5, r0
 8009b8c:	d4e4      	bmi.n	8009b58 <_fflush_r+0xc>
 8009b8e:	89a3      	ldrh	r3, [r4, #12]
 8009b90:	059b      	lsls	r3, r3, #22
 8009b92:	d4e1      	bmi.n	8009b58 <_fflush_r+0xc>
 8009b94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b96:	f7fd fb5f 	bl	8007258 <__retarget_lock_release_recursive>
 8009b9a:	e7dd      	b.n	8009b58 <_fflush_r+0xc>

08009b9c <memmove>:
 8009b9c:	4288      	cmp	r0, r1
 8009b9e:	b510      	push	{r4, lr}
 8009ba0:	eb01 0402 	add.w	r4, r1, r2
 8009ba4:	d902      	bls.n	8009bac <memmove+0x10>
 8009ba6:	4284      	cmp	r4, r0
 8009ba8:	4623      	mov	r3, r4
 8009baa:	d807      	bhi.n	8009bbc <memmove+0x20>
 8009bac:	1e43      	subs	r3, r0, #1
 8009bae:	42a1      	cmp	r1, r4
 8009bb0:	d008      	beq.n	8009bc4 <memmove+0x28>
 8009bb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009bba:	e7f8      	b.n	8009bae <memmove+0x12>
 8009bbc:	4402      	add	r2, r0
 8009bbe:	4601      	mov	r1, r0
 8009bc0:	428a      	cmp	r2, r1
 8009bc2:	d100      	bne.n	8009bc6 <memmove+0x2a>
 8009bc4:	bd10      	pop	{r4, pc}
 8009bc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bce:	e7f7      	b.n	8009bc0 <memmove+0x24>

08009bd0 <strncmp>:
 8009bd0:	b510      	push	{r4, lr}
 8009bd2:	b16a      	cbz	r2, 8009bf0 <strncmp+0x20>
 8009bd4:	3901      	subs	r1, #1
 8009bd6:	1884      	adds	r4, r0, r2
 8009bd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bdc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d103      	bne.n	8009bec <strncmp+0x1c>
 8009be4:	42a0      	cmp	r0, r4
 8009be6:	d001      	beq.n	8009bec <strncmp+0x1c>
 8009be8:	2a00      	cmp	r2, #0
 8009bea:	d1f5      	bne.n	8009bd8 <strncmp+0x8>
 8009bec:	1ad0      	subs	r0, r2, r3
 8009bee:	bd10      	pop	{r4, pc}
 8009bf0:	4610      	mov	r0, r2
 8009bf2:	e7fc      	b.n	8009bee <strncmp+0x1e>

08009bf4 <_sbrk_r>:
 8009bf4:	b538      	push	{r3, r4, r5, lr}
 8009bf6:	4d06      	ldr	r5, [pc, #24]	@ (8009c10 <_sbrk_r+0x1c>)
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	4604      	mov	r4, r0
 8009bfc:	4608      	mov	r0, r1
 8009bfe:	602b      	str	r3, [r5, #0]
 8009c00:	f7f8 f992 	bl	8001f28 <_sbrk>
 8009c04:	1c43      	adds	r3, r0, #1
 8009c06:	d102      	bne.n	8009c0e <_sbrk_r+0x1a>
 8009c08:	682b      	ldr	r3, [r5, #0]
 8009c0a:	b103      	cbz	r3, 8009c0e <_sbrk_r+0x1a>
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	bd38      	pop	{r3, r4, r5, pc}
 8009c10:	20004410 	.word	0x20004410
 8009c14:	00000000 	.word	0x00000000

08009c18 <nan>:
 8009c18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009c20 <nan+0x8>
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop
 8009c20:	00000000 	.word	0x00000000
 8009c24:	7ff80000 	.word	0x7ff80000

08009c28 <__assert_func>:
 8009c28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c2a:	4614      	mov	r4, r2
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	4b09      	ldr	r3, [pc, #36]	@ (8009c54 <__assert_func+0x2c>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4605      	mov	r5, r0
 8009c34:	68d8      	ldr	r0, [r3, #12]
 8009c36:	b14c      	cbz	r4, 8009c4c <__assert_func+0x24>
 8009c38:	4b07      	ldr	r3, [pc, #28]	@ (8009c58 <__assert_func+0x30>)
 8009c3a:	9100      	str	r1, [sp, #0]
 8009c3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c40:	4906      	ldr	r1, [pc, #24]	@ (8009c5c <__assert_func+0x34>)
 8009c42:	462b      	mov	r3, r5
 8009c44:	f000 fba8 	bl	800a398 <fiprintf>
 8009c48:	f000 fbb8 	bl	800a3bc <abort>
 8009c4c:	4b04      	ldr	r3, [pc, #16]	@ (8009c60 <__assert_func+0x38>)
 8009c4e:	461c      	mov	r4, r3
 8009c50:	e7f3      	b.n	8009c3a <__assert_func+0x12>
 8009c52:	bf00      	nop
 8009c54:	2000001c 	.word	0x2000001c
 8009c58:	0800acbe 	.word	0x0800acbe
 8009c5c:	0800accb 	.word	0x0800accb
 8009c60:	0800acf9 	.word	0x0800acf9

08009c64 <_calloc_r>:
 8009c64:	b570      	push	{r4, r5, r6, lr}
 8009c66:	fba1 5402 	umull	r5, r4, r1, r2
 8009c6a:	b934      	cbnz	r4, 8009c7a <_calloc_r+0x16>
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	f7fe f9d7 	bl	8008020 <_malloc_r>
 8009c72:	4606      	mov	r6, r0
 8009c74:	b928      	cbnz	r0, 8009c82 <_calloc_r+0x1e>
 8009c76:	4630      	mov	r0, r6
 8009c78:	bd70      	pop	{r4, r5, r6, pc}
 8009c7a:	220c      	movs	r2, #12
 8009c7c:	6002      	str	r2, [r0, #0]
 8009c7e:	2600      	movs	r6, #0
 8009c80:	e7f9      	b.n	8009c76 <_calloc_r+0x12>
 8009c82:	462a      	mov	r2, r5
 8009c84:	4621      	mov	r1, r4
 8009c86:	f7fd fa68 	bl	800715a <memset>
 8009c8a:	e7f4      	b.n	8009c76 <_calloc_r+0x12>

08009c8c <rshift>:
 8009c8c:	6903      	ldr	r3, [r0, #16]
 8009c8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009c92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c96:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009c9a:	f100 0414 	add.w	r4, r0, #20
 8009c9e:	dd45      	ble.n	8009d2c <rshift+0xa0>
 8009ca0:	f011 011f 	ands.w	r1, r1, #31
 8009ca4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009ca8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009cac:	d10c      	bne.n	8009cc8 <rshift+0x3c>
 8009cae:	f100 0710 	add.w	r7, r0, #16
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	42b1      	cmp	r1, r6
 8009cb6:	d334      	bcc.n	8009d22 <rshift+0x96>
 8009cb8:	1a9b      	subs	r3, r3, r2
 8009cba:	009b      	lsls	r3, r3, #2
 8009cbc:	1eea      	subs	r2, r5, #3
 8009cbe:	4296      	cmp	r6, r2
 8009cc0:	bf38      	it	cc
 8009cc2:	2300      	movcc	r3, #0
 8009cc4:	4423      	add	r3, r4
 8009cc6:	e015      	b.n	8009cf4 <rshift+0x68>
 8009cc8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009ccc:	f1c1 0820 	rsb	r8, r1, #32
 8009cd0:	40cf      	lsrs	r7, r1
 8009cd2:	f105 0e04 	add.w	lr, r5, #4
 8009cd6:	46a1      	mov	r9, r4
 8009cd8:	4576      	cmp	r6, lr
 8009cda:	46f4      	mov	ip, lr
 8009cdc:	d815      	bhi.n	8009d0a <rshift+0x7e>
 8009cde:	1a9a      	subs	r2, r3, r2
 8009ce0:	0092      	lsls	r2, r2, #2
 8009ce2:	3a04      	subs	r2, #4
 8009ce4:	3501      	adds	r5, #1
 8009ce6:	42ae      	cmp	r6, r5
 8009ce8:	bf38      	it	cc
 8009cea:	2200      	movcc	r2, #0
 8009cec:	18a3      	adds	r3, r4, r2
 8009cee:	50a7      	str	r7, [r4, r2]
 8009cf0:	b107      	cbz	r7, 8009cf4 <rshift+0x68>
 8009cf2:	3304      	adds	r3, #4
 8009cf4:	1b1a      	subs	r2, r3, r4
 8009cf6:	42a3      	cmp	r3, r4
 8009cf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009cfc:	bf08      	it	eq
 8009cfe:	2300      	moveq	r3, #0
 8009d00:	6102      	str	r2, [r0, #16]
 8009d02:	bf08      	it	eq
 8009d04:	6143      	streq	r3, [r0, #20]
 8009d06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d0a:	f8dc c000 	ldr.w	ip, [ip]
 8009d0e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009d12:	ea4c 0707 	orr.w	r7, ip, r7
 8009d16:	f849 7b04 	str.w	r7, [r9], #4
 8009d1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009d1e:	40cf      	lsrs	r7, r1
 8009d20:	e7da      	b.n	8009cd8 <rshift+0x4c>
 8009d22:	f851 cb04 	ldr.w	ip, [r1], #4
 8009d26:	f847 cf04 	str.w	ip, [r7, #4]!
 8009d2a:	e7c3      	b.n	8009cb4 <rshift+0x28>
 8009d2c:	4623      	mov	r3, r4
 8009d2e:	e7e1      	b.n	8009cf4 <rshift+0x68>

08009d30 <__hexdig_fun>:
 8009d30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009d34:	2b09      	cmp	r3, #9
 8009d36:	d802      	bhi.n	8009d3e <__hexdig_fun+0xe>
 8009d38:	3820      	subs	r0, #32
 8009d3a:	b2c0      	uxtb	r0, r0
 8009d3c:	4770      	bx	lr
 8009d3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009d42:	2b05      	cmp	r3, #5
 8009d44:	d801      	bhi.n	8009d4a <__hexdig_fun+0x1a>
 8009d46:	3847      	subs	r0, #71	@ 0x47
 8009d48:	e7f7      	b.n	8009d3a <__hexdig_fun+0xa>
 8009d4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009d4e:	2b05      	cmp	r3, #5
 8009d50:	d801      	bhi.n	8009d56 <__hexdig_fun+0x26>
 8009d52:	3827      	subs	r0, #39	@ 0x27
 8009d54:	e7f1      	b.n	8009d3a <__hexdig_fun+0xa>
 8009d56:	2000      	movs	r0, #0
 8009d58:	4770      	bx	lr
	...

08009d5c <__gethex>:
 8009d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	b085      	sub	sp, #20
 8009d62:	468a      	mov	sl, r1
 8009d64:	9302      	str	r3, [sp, #8]
 8009d66:	680b      	ldr	r3, [r1, #0]
 8009d68:	9001      	str	r0, [sp, #4]
 8009d6a:	4690      	mov	r8, r2
 8009d6c:	1c9c      	adds	r4, r3, #2
 8009d6e:	46a1      	mov	r9, r4
 8009d70:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009d74:	2830      	cmp	r0, #48	@ 0x30
 8009d76:	d0fa      	beq.n	8009d6e <__gethex+0x12>
 8009d78:	eba9 0303 	sub.w	r3, r9, r3
 8009d7c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009d80:	f7ff ffd6 	bl	8009d30 <__hexdig_fun>
 8009d84:	4605      	mov	r5, r0
 8009d86:	2800      	cmp	r0, #0
 8009d88:	d168      	bne.n	8009e5c <__gethex+0x100>
 8009d8a:	49a0      	ldr	r1, [pc, #640]	@ (800a00c <__gethex+0x2b0>)
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	4648      	mov	r0, r9
 8009d90:	f7ff ff1e 	bl	8009bd0 <strncmp>
 8009d94:	4607      	mov	r7, r0
 8009d96:	2800      	cmp	r0, #0
 8009d98:	d167      	bne.n	8009e6a <__gethex+0x10e>
 8009d9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009d9e:	4626      	mov	r6, r4
 8009da0:	f7ff ffc6 	bl	8009d30 <__hexdig_fun>
 8009da4:	2800      	cmp	r0, #0
 8009da6:	d062      	beq.n	8009e6e <__gethex+0x112>
 8009da8:	4623      	mov	r3, r4
 8009daa:	7818      	ldrb	r0, [r3, #0]
 8009dac:	2830      	cmp	r0, #48	@ 0x30
 8009dae:	4699      	mov	r9, r3
 8009db0:	f103 0301 	add.w	r3, r3, #1
 8009db4:	d0f9      	beq.n	8009daa <__gethex+0x4e>
 8009db6:	f7ff ffbb 	bl	8009d30 <__hexdig_fun>
 8009dba:	fab0 f580 	clz	r5, r0
 8009dbe:	096d      	lsrs	r5, r5, #5
 8009dc0:	f04f 0b01 	mov.w	fp, #1
 8009dc4:	464a      	mov	r2, r9
 8009dc6:	4616      	mov	r6, r2
 8009dc8:	3201      	adds	r2, #1
 8009dca:	7830      	ldrb	r0, [r6, #0]
 8009dcc:	f7ff ffb0 	bl	8009d30 <__hexdig_fun>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d1f8      	bne.n	8009dc6 <__gethex+0x6a>
 8009dd4:	498d      	ldr	r1, [pc, #564]	@ (800a00c <__gethex+0x2b0>)
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	4630      	mov	r0, r6
 8009dda:	f7ff fef9 	bl	8009bd0 <strncmp>
 8009dde:	2800      	cmp	r0, #0
 8009de0:	d13f      	bne.n	8009e62 <__gethex+0x106>
 8009de2:	b944      	cbnz	r4, 8009df6 <__gethex+0x9a>
 8009de4:	1c74      	adds	r4, r6, #1
 8009de6:	4622      	mov	r2, r4
 8009de8:	4616      	mov	r6, r2
 8009dea:	3201      	adds	r2, #1
 8009dec:	7830      	ldrb	r0, [r6, #0]
 8009dee:	f7ff ff9f 	bl	8009d30 <__hexdig_fun>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	d1f8      	bne.n	8009de8 <__gethex+0x8c>
 8009df6:	1ba4      	subs	r4, r4, r6
 8009df8:	00a7      	lsls	r7, r4, #2
 8009dfa:	7833      	ldrb	r3, [r6, #0]
 8009dfc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009e00:	2b50      	cmp	r3, #80	@ 0x50
 8009e02:	d13e      	bne.n	8009e82 <__gethex+0x126>
 8009e04:	7873      	ldrb	r3, [r6, #1]
 8009e06:	2b2b      	cmp	r3, #43	@ 0x2b
 8009e08:	d033      	beq.n	8009e72 <__gethex+0x116>
 8009e0a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009e0c:	d034      	beq.n	8009e78 <__gethex+0x11c>
 8009e0e:	1c71      	adds	r1, r6, #1
 8009e10:	2400      	movs	r4, #0
 8009e12:	7808      	ldrb	r0, [r1, #0]
 8009e14:	f7ff ff8c 	bl	8009d30 <__hexdig_fun>
 8009e18:	1e43      	subs	r3, r0, #1
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	2b18      	cmp	r3, #24
 8009e1e:	d830      	bhi.n	8009e82 <__gethex+0x126>
 8009e20:	f1a0 0210 	sub.w	r2, r0, #16
 8009e24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009e28:	f7ff ff82 	bl	8009d30 <__hexdig_fun>
 8009e2c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009e30:	fa5f fc8c 	uxtb.w	ip, ip
 8009e34:	f1bc 0f18 	cmp.w	ip, #24
 8009e38:	f04f 030a 	mov.w	r3, #10
 8009e3c:	d91e      	bls.n	8009e7c <__gethex+0x120>
 8009e3e:	b104      	cbz	r4, 8009e42 <__gethex+0xe6>
 8009e40:	4252      	negs	r2, r2
 8009e42:	4417      	add	r7, r2
 8009e44:	f8ca 1000 	str.w	r1, [sl]
 8009e48:	b1ed      	cbz	r5, 8009e86 <__gethex+0x12a>
 8009e4a:	f1bb 0f00 	cmp.w	fp, #0
 8009e4e:	bf0c      	ite	eq
 8009e50:	2506      	moveq	r5, #6
 8009e52:	2500      	movne	r5, #0
 8009e54:	4628      	mov	r0, r5
 8009e56:	b005      	add	sp, #20
 8009e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e5c:	2500      	movs	r5, #0
 8009e5e:	462c      	mov	r4, r5
 8009e60:	e7b0      	b.n	8009dc4 <__gethex+0x68>
 8009e62:	2c00      	cmp	r4, #0
 8009e64:	d1c7      	bne.n	8009df6 <__gethex+0x9a>
 8009e66:	4627      	mov	r7, r4
 8009e68:	e7c7      	b.n	8009dfa <__gethex+0x9e>
 8009e6a:	464e      	mov	r6, r9
 8009e6c:	462f      	mov	r7, r5
 8009e6e:	2501      	movs	r5, #1
 8009e70:	e7c3      	b.n	8009dfa <__gethex+0x9e>
 8009e72:	2400      	movs	r4, #0
 8009e74:	1cb1      	adds	r1, r6, #2
 8009e76:	e7cc      	b.n	8009e12 <__gethex+0xb6>
 8009e78:	2401      	movs	r4, #1
 8009e7a:	e7fb      	b.n	8009e74 <__gethex+0x118>
 8009e7c:	fb03 0002 	mla	r0, r3, r2, r0
 8009e80:	e7ce      	b.n	8009e20 <__gethex+0xc4>
 8009e82:	4631      	mov	r1, r6
 8009e84:	e7de      	b.n	8009e44 <__gethex+0xe8>
 8009e86:	eba6 0309 	sub.w	r3, r6, r9
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	4629      	mov	r1, r5
 8009e8e:	2b07      	cmp	r3, #7
 8009e90:	dc0a      	bgt.n	8009ea8 <__gethex+0x14c>
 8009e92:	9801      	ldr	r0, [sp, #4]
 8009e94:	f7fe f950 	bl	8008138 <_Balloc>
 8009e98:	4604      	mov	r4, r0
 8009e9a:	b940      	cbnz	r0, 8009eae <__gethex+0x152>
 8009e9c:	4b5c      	ldr	r3, [pc, #368]	@ (800a010 <__gethex+0x2b4>)
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	21e4      	movs	r1, #228	@ 0xe4
 8009ea2:	485c      	ldr	r0, [pc, #368]	@ (800a014 <__gethex+0x2b8>)
 8009ea4:	f7ff fec0 	bl	8009c28 <__assert_func>
 8009ea8:	3101      	adds	r1, #1
 8009eaa:	105b      	asrs	r3, r3, #1
 8009eac:	e7ef      	b.n	8009e8e <__gethex+0x132>
 8009eae:	f100 0a14 	add.w	sl, r0, #20
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	4655      	mov	r5, sl
 8009eb6:	469b      	mov	fp, r3
 8009eb8:	45b1      	cmp	r9, r6
 8009eba:	d337      	bcc.n	8009f2c <__gethex+0x1d0>
 8009ebc:	f845 bb04 	str.w	fp, [r5], #4
 8009ec0:	eba5 050a 	sub.w	r5, r5, sl
 8009ec4:	10ad      	asrs	r5, r5, #2
 8009ec6:	6125      	str	r5, [r4, #16]
 8009ec8:	4658      	mov	r0, fp
 8009eca:	f7fe fa27 	bl	800831c <__hi0bits>
 8009ece:	016d      	lsls	r5, r5, #5
 8009ed0:	f8d8 6000 	ldr.w	r6, [r8]
 8009ed4:	1a2d      	subs	r5, r5, r0
 8009ed6:	42b5      	cmp	r5, r6
 8009ed8:	dd54      	ble.n	8009f84 <__gethex+0x228>
 8009eda:	1bad      	subs	r5, r5, r6
 8009edc:	4629      	mov	r1, r5
 8009ede:	4620      	mov	r0, r4
 8009ee0:	f7fe fdb3 	bl	8008a4a <__any_on>
 8009ee4:	4681      	mov	r9, r0
 8009ee6:	b178      	cbz	r0, 8009f08 <__gethex+0x1ac>
 8009ee8:	1e6b      	subs	r3, r5, #1
 8009eea:	1159      	asrs	r1, r3, #5
 8009eec:	f003 021f 	and.w	r2, r3, #31
 8009ef0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009ef4:	f04f 0901 	mov.w	r9, #1
 8009ef8:	fa09 f202 	lsl.w	r2, r9, r2
 8009efc:	420a      	tst	r2, r1
 8009efe:	d003      	beq.n	8009f08 <__gethex+0x1ac>
 8009f00:	454b      	cmp	r3, r9
 8009f02:	dc36      	bgt.n	8009f72 <__gethex+0x216>
 8009f04:	f04f 0902 	mov.w	r9, #2
 8009f08:	4629      	mov	r1, r5
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	f7ff febe 	bl	8009c8c <rshift>
 8009f10:	442f      	add	r7, r5
 8009f12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f16:	42bb      	cmp	r3, r7
 8009f18:	da42      	bge.n	8009fa0 <__gethex+0x244>
 8009f1a:	9801      	ldr	r0, [sp, #4]
 8009f1c:	4621      	mov	r1, r4
 8009f1e:	f7fe f94b 	bl	80081b8 <_Bfree>
 8009f22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f24:	2300      	movs	r3, #0
 8009f26:	6013      	str	r3, [r2, #0]
 8009f28:	25a3      	movs	r5, #163	@ 0xa3
 8009f2a:	e793      	b.n	8009e54 <__gethex+0xf8>
 8009f2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009f30:	2a2e      	cmp	r2, #46	@ 0x2e
 8009f32:	d012      	beq.n	8009f5a <__gethex+0x1fe>
 8009f34:	2b20      	cmp	r3, #32
 8009f36:	d104      	bne.n	8009f42 <__gethex+0x1e6>
 8009f38:	f845 bb04 	str.w	fp, [r5], #4
 8009f3c:	f04f 0b00 	mov.w	fp, #0
 8009f40:	465b      	mov	r3, fp
 8009f42:	7830      	ldrb	r0, [r6, #0]
 8009f44:	9303      	str	r3, [sp, #12]
 8009f46:	f7ff fef3 	bl	8009d30 <__hexdig_fun>
 8009f4a:	9b03      	ldr	r3, [sp, #12]
 8009f4c:	f000 000f 	and.w	r0, r0, #15
 8009f50:	4098      	lsls	r0, r3
 8009f52:	ea4b 0b00 	orr.w	fp, fp, r0
 8009f56:	3304      	adds	r3, #4
 8009f58:	e7ae      	b.n	8009eb8 <__gethex+0x15c>
 8009f5a:	45b1      	cmp	r9, r6
 8009f5c:	d8ea      	bhi.n	8009f34 <__gethex+0x1d8>
 8009f5e:	492b      	ldr	r1, [pc, #172]	@ (800a00c <__gethex+0x2b0>)
 8009f60:	9303      	str	r3, [sp, #12]
 8009f62:	2201      	movs	r2, #1
 8009f64:	4630      	mov	r0, r6
 8009f66:	f7ff fe33 	bl	8009bd0 <strncmp>
 8009f6a:	9b03      	ldr	r3, [sp, #12]
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d1e1      	bne.n	8009f34 <__gethex+0x1d8>
 8009f70:	e7a2      	b.n	8009eb8 <__gethex+0x15c>
 8009f72:	1ea9      	subs	r1, r5, #2
 8009f74:	4620      	mov	r0, r4
 8009f76:	f7fe fd68 	bl	8008a4a <__any_on>
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	d0c2      	beq.n	8009f04 <__gethex+0x1a8>
 8009f7e:	f04f 0903 	mov.w	r9, #3
 8009f82:	e7c1      	b.n	8009f08 <__gethex+0x1ac>
 8009f84:	da09      	bge.n	8009f9a <__gethex+0x23e>
 8009f86:	1b75      	subs	r5, r6, r5
 8009f88:	4621      	mov	r1, r4
 8009f8a:	9801      	ldr	r0, [sp, #4]
 8009f8c:	462a      	mov	r2, r5
 8009f8e:	f7fe fb23 	bl	80085d8 <__lshift>
 8009f92:	1b7f      	subs	r7, r7, r5
 8009f94:	4604      	mov	r4, r0
 8009f96:	f100 0a14 	add.w	sl, r0, #20
 8009f9a:	f04f 0900 	mov.w	r9, #0
 8009f9e:	e7b8      	b.n	8009f12 <__gethex+0x1b6>
 8009fa0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009fa4:	42bd      	cmp	r5, r7
 8009fa6:	dd6f      	ble.n	800a088 <__gethex+0x32c>
 8009fa8:	1bed      	subs	r5, r5, r7
 8009faa:	42ae      	cmp	r6, r5
 8009fac:	dc34      	bgt.n	800a018 <__gethex+0x2bc>
 8009fae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d022      	beq.n	8009ffc <__gethex+0x2a0>
 8009fb6:	2b03      	cmp	r3, #3
 8009fb8:	d024      	beq.n	800a004 <__gethex+0x2a8>
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d115      	bne.n	8009fea <__gethex+0x28e>
 8009fbe:	42ae      	cmp	r6, r5
 8009fc0:	d113      	bne.n	8009fea <__gethex+0x28e>
 8009fc2:	2e01      	cmp	r6, #1
 8009fc4:	d10b      	bne.n	8009fde <__gethex+0x282>
 8009fc6:	9a02      	ldr	r2, [sp, #8]
 8009fc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009fcc:	6013      	str	r3, [r2, #0]
 8009fce:	2301      	movs	r3, #1
 8009fd0:	6123      	str	r3, [r4, #16]
 8009fd2:	f8ca 3000 	str.w	r3, [sl]
 8009fd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fd8:	2562      	movs	r5, #98	@ 0x62
 8009fda:	601c      	str	r4, [r3, #0]
 8009fdc:	e73a      	b.n	8009e54 <__gethex+0xf8>
 8009fde:	1e71      	subs	r1, r6, #1
 8009fe0:	4620      	mov	r0, r4
 8009fe2:	f7fe fd32 	bl	8008a4a <__any_on>
 8009fe6:	2800      	cmp	r0, #0
 8009fe8:	d1ed      	bne.n	8009fc6 <__gethex+0x26a>
 8009fea:	9801      	ldr	r0, [sp, #4]
 8009fec:	4621      	mov	r1, r4
 8009fee:	f7fe f8e3 	bl	80081b8 <_Bfree>
 8009ff2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	6013      	str	r3, [r2, #0]
 8009ff8:	2550      	movs	r5, #80	@ 0x50
 8009ffa:	e72b      	b.n	8009e54 <__gethex+0xf8>
 8009ffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d1f3      	bne.n	8009fea <__gethex+0x28e>
 800a002:	e7e0      	b.n	8009fc6 <__gethex+0x26a>
 800a004:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a006:	2b00      	cmp	r3, #0
 800a008:	d1dd      	bne.n	8009fc6 <__gethex+0x26a>
 800a00a:	e7ee      	b.n	8009fea <__gethex+0x28e>
 800a00c:	0800aca3 	.word	0x0800aca3
 800a010:	0800ac39 	.word	0x0800ac39
 800a014:	0800acfa 	.word	0x0800acfa
 800a018:	1e6f      	subs	r7, r5, #1
 800a01a:	f1b9 0f00 	cmp.w	r9, #0
 800a01e:	d130      	bne.n	800a082 <__gethex+0x326>
 800a020:	b127      	cbz	r7, 800a02c <__gethex+0x2d0>
 800a022:	4639      	mov	r1, r7
 800a024:	4620      	mov	r0, r4
 800a026:	f7fe fd10 	bl	8008a4a <__any_on>
 800a02a:	4681      	mov	r9, r0
 800a02c:	117a      	asrs	r2, r7, #5
 800a02e:	2301      	movs	r3, #1
 800a030:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a034:	f007 071f 	and.w	r7, r7, #31
 800a038:	40bb      	lsls	r3, r7
 800a03a:	4213      	tst	r3, r2
 800a03c:	4629      	mov	r1, r5
 800a03e:	4620      	mov	r0, r4
 800a040:	bf18      	it	ne
 800a042:	f049 0902 	orrne.w	r9, r9, #2
 800a046:	f7ff fe21 	bl	8009c8c <rshift>
 800a04a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a04e:	1b76      	subs	r6, r6, r5
 800a050:	2502      	movs	r5, #2
 800a052:	f1b9 0f00 	cmp.w	r9, #0
 800a056:	d047      	beq.n	800a0e8 <__gethex+0x38c>
 800a058:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a05c:	2b02      	cmp	r3, #2
 800a05e:	d015      	beq.n	800a08c <__gethex+0x330>
 800a060:	2b03      	cmp	r3, #3
 800a062:	d017      	beq.n	800a094 <__gethex+0x338>
 800a064:	2b01      	cmp	r3, #1
 800a066:	d109      	bne.n	800a07c <__gethex+0x320>
 800a068:	f019 0f02 	tst.w	r9, #2
 800a06c:	d006      	beq.n	800a07c <__gethex+0x320>
 800a06e:	f8da 3000 	ldr.w	r3, [sl]
 800a072:	ea49 0903 	orr.w	r9, r9, r3
 800a076:	f019 0f01 	tst.w	r9, #1
 800a07a:	d10e      	bne.n	800a09a <__gethex+0x33e>
 800a07c:	f045 0510 	orr.w	r5, r5, #16
 800a080:	e032      	b.n	800a0e8 <__gethex+0x38c>
 800a082:	f04f 0901 	mov.w	r9, #1
 800a086:	e7d1      	b.n	800a02c <__gethex+0x2d0>
 800a088:	2501      	movs	r5, #1
 800a08a:	e7e2      	b.n	800a052 <__gethex+0x2f6>
 800a08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a08e:	f1c3 0301 	rsb	r3, r3, #1
 800a092:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a094:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a096:	2b00      	cmp	r3, #0
 800a098:	d0f0      	beq.n	800a07c <__gethex+0x320>
 800a09a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a09e:	f104 0314 	add.w	r3, r4, #20
 800a0a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a0a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a0aa:	f04f 0c00 	mov.w	ip, #0
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a0b8:	d01b      	beq.n	800a0f2 <__gethex+0x396>
 800a0ba:	3201      	adds	r2, #1
 800a0bc:	6002      	str	r2, [r0, #0]
 800a0be:	2d02      	cmp	r5, #2
 800a0c0:	f104 0314 	add.w	r3, r4, #20
 800a0c4:	d13c      	bne.n	800a140 <__gethex+0x3e4>
 800a0c6:	f8d8 2000 	ldr.w	r2, [r8]
 800a0ca:	3a01      	subs	r2, #1
 800a0cc:	42b2      	cmp	r2, r6
 800a0ce:	d109      	bne.n	800a0e4 <__gethex+0x388>
 800a0d0:	1171      	asrs	r1, r6, #5
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a0d8:	f006 061f 	and.w	r6, r6, #31
 800a0dc:	fa02 f606 	lsl.w	r6, r2, r6
 800a0e0:	421e      	tst	r6, r3
 800a0e2:	d13a      	bne.n	800a15a <__gethex+0x3fe>
 800a0e4:	f045 0520 	orr.w	r5, r5, #32
 800a0e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0ea:	601c      	str	r4, [r3, #0]
 800a0ec:	9b02      	ldr	r3, [sp, #8]
 800a0ee:	601f      	str	r7, [r3, #0]
 800a0f0:	e6b0      	b.n	8009e54 <__gethex+0xf8>
 800a0f2:	4299      	cmp	r1, r3
 800a0f4:	f843 cc04 	str.w	ip, [r3, #-4]
 800a0f8:	d8d9      	bhi.n	800a0ae <__gethex+0x352>
 800a0fa:	68a3      	ldr	r3, [r4, #8]
 800a0fc:	459b      	cmp	fp, r3
 800a0fe:	db17      	blt.n	800a130 <__gethex+0x3d4>
 800a100:	6861      	ldr	r1, [r4, #4]
 800a102:	9801      	ldr	r0, [sp, #4]
 800a104:	3101      	adds	r1, #1
 800a106:	f7fe f817 	bl	8008138 <_Balloc>
 800a10a:	4681      	mov	r9, r0
 800a10c:	b918      	cbnz	r0, 800a116 <__gethex+0x3ba>
 800a10e:	4b1a      	ldr	r3, [pc, #104]	@ (800a178 <__gethex+0x41c>)
 800a110:	4602      	mov	r2, r0
 800a112:	2184      	movs	r1, #132	@ 0x84
 800a114:	e6c5      	b.n	8009ea2 <__gethex+0x146>
 800a116:	6922      	ldr	r2, [r4, #16]
 800a118:	3202      	adds	r2, #2
 800a11a:	f104 010c 	add.w	r1, r4, #12
 800a11e:	0092      	lsls	r2, r2, #2
 800a120:	300c      	adds	r0, #12
 800a122:	f7fd f89a 	bl	800725a <memcpy>
 800a126:	4621      	mov	r1, r4
 800a128:	9801      	ldr	r0, [sp, #4]
 800a12a:	f7fe f845 	bl	80081b8 <_Bfree>
 800a12e:	464c      	mov	r4, r9
 800a130:	6923      	ldr	r3, [r4, #16]
 800a132:	1c5a      	adds	r2, r3, #1
 800a134:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a138:	6122      	str	r2, [r4, #16]
 800a13a:	2201      	movs	r2, #1
 800a13c:	615a      	str	r2, [r3, #20]
 800a13e:	e7be      	b.n	800a0be <__gethex+0x362>
 800a140:	6922      	ldr	r2, [r4, #16]
 800a142:	455a      	cmp	r2, fp
 800a144:	dd0b      	ble.n	800a15e <__gethex+0x402>
 800a146:	2101      	movs	r1, #1
 800a148:	4620      	mov	r0, r4
 800a14a:	f7ff fd9f 	bl	8009c8c <rshift>
 800a14e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a152:	3701      	adds	r7, #1
 800a154:	42bb      	cmp	r3, r7
 800a156:	f6ff aee0 	blt.w	8009f1a <__gethex+0x1be>
 800a15a:	2501      	movs	r5, #1
 800a15c:	e7c2      	b.n	800a0e4 <__gethex+0x388>
 800a15e:	f016 061f 	ands.w	r6, r6, #31
 800a162:	d0fa      	beq.n	800a15a <__gethex+0x3fe>
 800a164:	4453      	add	r3, sl
 800a166:	f1c6 0620 	rsb	r6, r6, #32
 800a16a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a16e:	f7fe f8d5 	bl	800831c <__hi0bits>
 800a172:	42b0      	cmp	r0, r6
 800a174:	dbe7      	blt.n	800a146 <__gethex+0x3ea>
 800a176:	e7f0      	b.n	800a15a <__gethex+0x3fe>
 800a178:	0800ac39 	.word	0x0800ac39

0800a17c <L_shift>:
 800a17c:	f1c2 0208 	rsb	r2, r2, #8
 800a180:	0092      	lsls	r2, r2, #2
 800a182:	b570      	push	{r4, r5, r6, lr}
 800a184:	f1c2 0620 	rsb	r6, r2, #32
 800a188:	6843      	ldr	r3, [r0, #4]
 800a18a:	6804      	ldr	r4, [r0, #0]
 800a18c:	fa03 f506 	lsl.w	r5, r3, r6
 800a190:	432c      	orrs	r4, r5
 800a192:	40d3      	lsrs	r3, r2
 800a194:	6004      	str	r4, [r0, #0]
 800a196:	f840 3f04 	str.w	r3, [r0, #4]!
 800a19a:	4288      	cmp	r0, r1
 800a19c:	d3f4      	bcc.n	800a188 <L_shift+0xc>
 800a19e:	bd70      	pop	{r4, r5, r6, pc}

0800a1a0 <__match>:
 800a1a0:	b530      	push	{r4, r5, lr}
 800a1a2:	6803      	ldr	r3, [r0, #0]
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1aa:	b914      	cbnz	r4, 800a1b2 <__match+0x12>
 800a1ac:	6003      	str	r3, [r0, #0]
 800a1ae:	2001      	movs	r0, #1
 800a1b0:	bd30      	pop	{r4, r5, pc}
 800a1b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a1ba:	2d19      	cmp	r5, #25
 800a1bc:	bf98      	it	ls
 800a1be:	3220      	addls	r2, #32
 800a1c0:	42a2      	cmp	r2, r4
 800a1c2:	d0f0      	beq.n	800a1a6 <__match+0x6>
 800a1c4:	2000      	movs	r0, #0
 800a1c6:	e7f3      	b.n	800a1b0 <__match+0x10>

0800a1c8 <__hexnan>:
 800a1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1cc:	680b      	ldr	r3, [r1, #0]
 800a1ce:	6801      	ldr	r1, [r0, #0]
 800a1d0:	115e      	asrs	r6, r3, #5
 800a1d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a1d6:	f013 031f 	ands.w	r3, r3, #31
 800a1da:	b087      	sub	sp, #28
 800a1dc:	bf18      	it	ne
 800a1de:	3604      	addne	r6, #4
 800a1e0:	2500      	movs	r5, #0
 800a1e2:	1f37      	subs	r7, r6, #4
 800a1e4:	4682      	mov	sl, r0
 800a1e6:	4690      	mov	r8, r2
 800a1e8:	9301      	str	r3, [sp, #4]
 800a1ea:	f846 5c04 	str.w	r5, [r6, #-4]
 800a1ee:	46b9      	mov	r9, r7
 800a1f0:	463c      	mov	r4, r7
 800a1f2:	9502      	str	r5, [sp, #8]
 800a1f4:	46ab      	mov	fp, r5
 800a1f6:	784a      	ldrb	r2, [r1, #1]
 800a1f8:	1c4b      	adds	r3, r1, #1
 800a1fa:	9303      	str	r3, [sp, #12]
 800a1fc:	b342      	cbz	r2, 800a250 <__hexnan+0x88>
 800a1fe:	4610      	mov	r0, r2
 800a200:	9105      	str	r1, [sp, #20]
 800a202:	9204      	str	r2, [sp, #16]
 800a204:	f7ff fd94 	bl	8009d30 <__hexdig_fun>
 800a208:	2800      	cmp	r0, #0
 800a20a:	d151      	bne.n	800a2b0 <__hexnan+0xe8>
 800a20c:	9a04      	ldr	r2, [sp, #16]
 800a20e:	9905      	ldr	r1, [sp, #20]
 800a210:	2a20      	cmp	r2, #32
 800a212:	d818      	bhi.n	800a246 <__hexnan+0x7e>
 800a214:	9b02      	ldr	r3, [sp, #8]
 800a216:	459b      	cmp	fp, r3
 800a218:	dd13      	ble.n	800a242 <__hexnan+0x7a>
 800a21a:	454c      	cmp	r4, r9
 800a21c:	d206      	bcs.n	800a22c <__hexnan+0x64>
 800a21e:	2d07      	cmp	r5, #7
 800a220:	dc04      	bgt.n	800a22c <__hexnan+0x64>
 800a222:	462a      	mov	r2, r5
 800a224:	4649      	mov	r1, r9
 800a226:	4620      	mov	r0, r4
 800a228:	f7ff ffa8 	bl	800a17c <L_shift>
 800a22c:	4544      	cmp	r4, r8
 800a22e:	d952      	bls.n	800a2d6 <__hexnan+0x10e>
 800a230:	2300      	movs	r3, #0
 800a232:	f1a4 0904 	sub.w	r9, r4, #4
 800a236:	f844 3c04 	str.w	r3, [r4, #-4]
 800a23a:	f8cd b008 	str.w	fp, [sp, #8]
 800a23e:	464c      	mov	r4, r9
 800a240:	461d      	mov	r5, r3
 800a242:	9903      	ldr	r1, [sp, #12]
 800a244:	e7d7      	b.n	800a1f6 <__hexnan+0x2e>
 800a246:	2a29      	cmp	r2, #41	@ 0x29
 800a248:	d157      	bne.n	800a2fa <__hexnan+0x132>
 800a24a:	3102      	adds	r1, #2
 800a24c:	f8ca 1000 	str.w	r1, [sl]
 800a250:	f1bb 0f00 	cmp.w	fp, #0
 800a254:	d051      	beq.n	800a2fa <__hexnan+0x132>
 800a256:	454c      	cmp	r4, r9
 800a258:	d206      	bcs.n	800a268 <__hexnan+0xa0>
 800a25a:	2d07      	cmp	r5, #7
 800a25c:	dc04      	bgt.n	800a268 <__hexnan+0xa0>
 800a25e:	462a      	mov	r2, r5
 800a260:	4649      	mov	r1, r9
 800a262:	4620      	mov	r0, r4
 800a264:	f7ff ff8a 	bl	800a17c <L_shift>
 800a268:	4544      	cmp	r4, r8
 800a26a:	d936      	bls.n	800a2da <__hexnan+0x112>
 800a26c:	f1a8 0204 	sub.w	r2, r8, #4
 800a270:	4623      	mov	r3, r4
 800a272:	f853 1b04 	ldr.w	r1, [r3], #4
 800a276:	f842 1f04 	str.w	r1, [r2, #4]!
 800a27a:	429f      	cmp	r7, r3
 800a27c:	d2f9      	bcs.n	800a272 <__hexnan+0xaa>
 800a27e:	1b3b      	subs	r3, r7, r4
 800a280:	f023 0303 	bic.w	r3, r3, #3
 800a284:	3304      	adds	r3, #4
 800a286:	3401      	adds	r4, #1
 800a288:	3e03      	subs	r6, #3
 800a28a:	42b4      	cmp	r4, r6
 800a28c:	bf88      	it	hi
 800a28e:	2304      	movhi	r3, #4
 800a290:	4443      	add	r3, r8
 800a292:	2200      	movs	r2, #0
 800a294:	f843 2b04 	str.w	r2, [r3], #4
 800a298:	429f      	cmp	r7, r3
 800a29a:	d2fb      	bcs.n	800a294 <__hexnan+0xcc>
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	b91b      	cbnz	r3, 800a2a8 <__hexnan+0xe0>
 800a2a0:	4547      	cmp	r7, r8
 800a2a2:	d128      	bne.n	800a2f6 <__hexnan+0x12e>
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	603b      	str	r3, [r7, #0]
 800a2a8:	2005      	movs	r0, #5
 800a2aa:	b007      	add	sp, #28
 800a2ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b0:	3501      	adds	r5, #1
 800a2b2:	2d08      	cmp	r5, #8
 800a2b4:	f10b 0b01 	add.w	fp, fp, #1
 800a2b8:	dd06      	ble.n	800a2c8 <__hexnan+0x100>
 800a2ba:	4544      	cmp	r4, r8
 800a2bc:	d9c1      	bls.n	800a242 <__hexnan+0x7a>
 800a2be:	2300      	movs	r3, #0
 800a2c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a2c4:	2501      	movs	r5, #1
 800a2c6:	3c04      	subs	r4, #4
 800a2c8:	6822      	ldr	r2, [r4, #0]
 800a2ca:	f000 000f 	and.w	r0, r0, #15
 800a2ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a2d2:	6020      	str	r0, [r4, #0]
 800a2d4:	e7b5      	b.n	800a242 <__hexnan+0x7a>
 800a2d6:	2508      	movs	r5, #8
 800a2d8:	e7b3      	b.n	800a242 <__hexnan+0x7a>
 800a2da:	9b01      	ldr	r3, [sp, #4]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d0dd      	beq.n	800a29c <__hexnan+0xd4>
 800a2e0:	f1c3 0320 	rsb	r3, r3, #32
 800a2e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e8:	40da      	lsrs	r2, r3
 800a2ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a2ee:	4013      	ands	r3, r2
 800a2f0:	f846 3c04 	str.w	r3, [r6, #-4]
 800a2f4:	e7d2      	b.n	800a29c <__hexnan+0xd4>
 800a2f6:	3f04      	subs	r7, #4
 800a2f8:	e7d0      	b.n	800a29c <__hexnan+0xd4>
 800a2fa:	2004      	movs	r0, #4
 800a2fc:	e7d5      	b.n	800a2aa <__hexnan+0xe2>

0800a2fe <__ascii_mbtowc>:
 800a2fe:	b082      	sub	sp, #8
 800a300:	b901      	cbnz	r1, 800a304 <__ascii_mbtowc+0x6>
 800a302:	a901      	add	r1, sp, #4
 800a304:	b142      	cbz	r2, 800a318 <__ascii_mbtowc+0x1a>
 800a306:	b14b      	cbz	r3, 800a31c <__ascii_mbtowc+0x1e>
 800a308:	7813      	ldrb	r3, [r2, #0]
 800a30a:	600b      	str	r3, [r1, #0]
 800a30c:	7812      	ldrb	r2, [r2, #0]
 800a30e:	1e10      	subs	r0, r2, #0
 800a310:	bf18      	it	ne
 800a312:	2001      	movne	r0, #1
 800a314:	b002      	add	sp, #8
 800a316:	4770      	bx	lr
 800a318:	4610      	mov	r0, r2
 800a31a:	e7fb      	b.n	800a314 <__ascii_mbtowc+0x16>
 800a31c:	f06f 0001 	mvn.w	r0, #1
 800a320:	e7f8      	b.n	800a314 <__ascii_mbtowc+0x16>

0800a322 <_realloc_r>:
 800a322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a326:	4607      	mov	r7, r0
 800a328:	4614      	mov	r4, r2
 800a32a:	460d      	mov	r5, r1
 800a32c:	b921      	cbnz	r1, 800a338 <_realloc_r+0x16>
 800a32e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a332:	4611      	mov	r1, r2
 800a334:	f7fd be74 	b.w	8008020 <_malloc_r>
 800a338:	b92a      	cbnz	r2, 800a346 <_realloc_r+0x24>
 800a33a:	f7fd fdfd 	bl	8007f38 <_free_r>
 800a33e:	4625      	mov	r5, r4
 800a340:	4628      	mov	r0, r5
 800a342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a346:	f000 f840 	bl	800a3ca <_malloc_usable_size_r>
 800a34a:	4284      	cmp	r4, r0
 800a34c:	4606      	mov	r6, r0
 800a34e:	d802      	bhi.n	800a356 <_realloc_r+0x34>
 800a350:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a354:	d8f4      	bhi.n	800a340 <_realloc_r+0x1e>
 800a356:	4621      	mov	r1, r4
 800a358:	4638      	mov	r0, r7
 800a35a:	f7fd fe61 	bl	8008020 <_malloc_r>
 800a35e:	4680      	mov	r8, r0
 800a360:	b908      	cbnz	r0, 800a366 <_realloc_r+0x44>
 800a362:	4645      	mov	r5, r8
 800a364:	e7ec      	b.n	800a340 <_realloc_r+0x1e>
 800a366:	42b4      	cmp	r4, r6
 800a368:	4622      	mov	r2, r4
 800a36a:	4629      	mov	r1, r5
 800a36c:	bf28      	it	cs
 800a36e:	4632      	movcs	r2, r6
 800a370:	f7fc ff73 	bl	800725a <memcpy>
 800a374:	4629      	mov	r1, r5
 800a376:	4638      	mov	r0, r7
 800a378:	f7fd fdde 	bl	8007f38 <_free_r>
 800a37c:	e7f1      	b.n	800a362 <_realloc_r+0x40>

0800a37e <__ascii_wctomb>:
 800a37e:	4603      	mov	r3, r0
 800a380:	4608      	mov	r0, r1
 800a382:	b141      	cbz	r1, 800a396 <__ascii_wctomb+0x18>
 800a384:	2aff      	cmp	r2, #255	@ 0xff
 800a386:	d904      	bls.n	800a392 <__ascii_wctomb+0x14>
 800a388:	228a      	movs	r2, #138	@ 0x8a
 800a38a:	601a      	str	r2, [r3, #0]
 800a38c:	f04f 30ff 	mov.w	r0, #4294967295
 800a390:	4770      	bx	lr
 800a392:	700a      	strb	r2, [r1, #0]
 800a394:	2001      	movs	r0, #1
 800a396:	4770      	bx	lr

0800a398 <fiprintf>:
 800a398:	b40e      	push	{r1, r2, r3}
 800a39a:	b503      	push	{r0, r1, lr}
 800a39c:	4601      	mov	r1, r0
 800a39e:	ab03      	add	r3, sp, #12
 800a3a0:	4805      	ldr	r0, [pc, #20]	@ (800a3b8 <fiprintf+0x20>)
 800a3a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3a6:	6800      	ldr	r0, [r0, #0]
 800a3a8:	9301      	str	r3, [sp, #4]
 800a3aa:	f000 f83f 	bl	800a42c <_vfiprintf_r>
 800a3ae:	b002      	add	sp, #8
 800a3b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3b4:	b003      	add	sp, #12
 800a3b6:	4770      	bx	lr
 800a3b8:	2000001c 	.word	0x2000001c

0800a3bc <abort>:
 800a3bc:	b508      	push	{r3, lr}
 800a3be:	2006      	movs	r0, #6
 800a3c0:	f000 fa08 	bl	800a7d4 <raise>
 800a3c4:	2001      	movs	r0, #1
 800a3c6:	f7f7 fd37 	bl	8001e38 <_exit>

0800a3ca <_malloc_usable_size_r>:
 800a3ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3ce:	1f18      	subs	r0, r3, #4
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	bfbc      	itt	lt
 800a3d4:	580b      	ldrlt	r3, [r1, r0]
 800a3d6:	18c0      	addlt	r0, r0, r3
 800a3d8:	4770      	bx	lr

0800a3da <__sfputc_r>:
 800a3da:	6893      	ldr	r3, [r2, #8]
 800a3dc:	3b01      	subs	r3, #1
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	b410      	push	{r4}
 800a3e2:	6093      	str	r3, [r2, #8]
 800a3e4:	da08      	bge.n	800a3f8 <__sfputc_r+0x1e>
 800a3e6:	6994      	ldr	r4, [r2, #24]
 800a3e8:	42a3      	cmp	r3, r4
 800a3ea:	db01      	blt.n	800a3f0 <__sfputc_r+0x16>
 800a3ec:	290a      	cmp	r1, #10
 800a3ee:	d103      	bne.n	800a3f8 <__sfputc_r+0x1e>
 800a3f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3f4:	f000 b932 	b.w	800a65c <__swbuf_r>
 800a3f8:	6813      	ldr	r3, [r2, #0]
 800a3fa:	1c58      	adds	r0, r3, #1
 800a3fc:	6010      	str	r0, [r2, #0]
 800a3fe:	7019      	strb	r1, [r3, #0]
 800a400:	4608      	mov	r0, r1
 800a402:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a406:	4770      	bx	lr

0800a408 <__sfputs_r>:
 800a408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a40a:	4606      	mov	r6, r0
 800a40c:	460f      	mov	r7, r1
 800a40e:	4614      	mov	r4, r2
 800a410:	18d5      	adds	r5, r2, r3
 800a412:	42ac      	cmp	r4, r5
 800a414:	d101      	bne.n	800a41a <__sfputs_r+0x12>
 800a416:	2000      	movs	r0, #0
 800a418:	e007      	b.n	800a42a <__sfputs_r+0x22>
 800a41a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a41e:	463a      	mov	r2, r7
 800a420:	4630      	mov	r0, r6
 800a422:	f7ff ffda 	bl	800a3da <__sfputc_r>
 800a426:	1c43      	adds	r3, r0, #1
 800a428:	d1f3      	bne.n	800a412 <__sfputs_r+0xa>
 800a42a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a42c <_vfiprintf_r>:
 800a42c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a430:	460d      	mov	r5, r1
 800a432:	b09d      	sub	sp, #116	@ 0x74
 800a434:	4614      	mov	r4, r2
 800a436:	4698      	mov	r8, r3
 800a438:	4606      	mov	r6, r0
 800a43a:	b118      	cbz	r0, 800a444 <_vfiprintf_r+0x18>
 800a43c:	6a03      	ldr	r3, [r0, #32]
 800a43e:	b90b      	cbnz	r3, 800a444 <_vfiprintf_r+0x18>
 800a440:	f7fc fdf0 	bl	8007024 <__sinit>
 800a444:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a446:	07d9      	lsls	r1, r3, #31
 800a448:	d405      	bmi.n	800a456 <_vfiprintf_r+0x2a>
 800a44a:	89ab      	ldrh	r3, [r5, #12]
 800a44c:	059a      	lsls	r2, r3, #22
 800a44e:	d402      	bmi.n	800a456 <_vfiprintf_r+0x2a>
 800a450:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a452:	f7fc ff00 	bl	8007256 <__retarget_lock_acquire_recursive>
 800a456:	89ab      	ldrh	r3, [r5, #12]
 800a458:	071b      	lsls	r3, r3, #28
 800a45a:	d501      	bpl.n	800a460 <_vfiprintf_r+0x34>
 800a45c:	692b      	ldr	r3, [r5, #16]
 800a45e:	b99b      	cbnz	r3, 800a488 <_vfiprintf_r+0x5c>
 800a460:	4629      	mov	r1, r5
 800a462:	4630      	mov	r0, r6
 800a464:	f000 f938 	bl	800a6d8 <__swsetup_r>
 800a468:	b170      	cbz	r0, 800a488 <_vfiprintf_r+0x5c>
 800a46a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a46c:	07dc      	lsls	r4, r3, #31
 800a46e:	d504      	bpl.n	800a47a <_vfiprintf_r+0x4e>
 800a470:	f04f 30ff 	mov.w	r0, #4294967295
 800a474:	b01d      	add	sp, #116	@ 0x74
 800a476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a47a:	89ab      	ldrh	r3, [r5, #12]
 800a47c:	0598      	lsls	r0, r3, #22
 800a47e:	d4f7      	bmi.n	800a470 <_vfiprintf_r+0x44>
 800a480:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a482:	f7fc fee9 	bl	8007258 <__retarget_lock_release_recursive>
 800a486:	e7f3      	b.n	800a470 <_vfiprintf_r+0x44>
 800a488:	2300      	movs	r3, #0
 800a48a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a48c:	2320      	movs	r3, #32
 800a48e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a492:	f8cd 800c 	str.w	r8, [sp, #12]
 800a496:	2330      	movs	r3, #48	@ 0x30
 800a498:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a648 <_vfiprintf_r+0x21c>
 800a49c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a4a0:	f04f 0901 	mov.w	r9, #1
 800a4a4:	4623      	mov	r3, r4
 800a4a6:	469a      	mov	sl, r3
 800a4a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4ac:	b10a      	cbz	r2, 800a4b2 <_vfiprintf_r+0x86>
 800a4ae:	2a25      	cmp	r2, #37	@ 0x25
 800a4b0:	d1f9      	bne.n	800a4a6 <_vfiprintf_r+0x7a>
 800a4b2:	ebba 0b04 	subs.w	fp, sl, r4
 800a4b6:	d00b      	beq.n	800a4d0 <_vfiprintf_r+0xa4>
 800a4b8:	465b      	mov	r3, fp
 800a4ba:	4622      	mov	r2, r4
 800a4bc:	4629      	mov	r1, r5
 800a4be:	4630      	mov	r0, r6
 800a4c0:	f7ff ffa2 	bl	800a408 <__sfputs_r>
 800a4c4:	3001      	adds	r0, #1
 800a4c6:	f000 80a7 	beq.w	800a618 <_vfiprintf_r+0x1ec>
 800a4ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4cc:	445a      	add	r2, fp
 800a4ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	f000 809f 	beq.w	800a618 <_vfiprintf_r+0x1ec>
 800a4da:	2300      	movs	r3, #0
 800a4dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4e4:	f10a 0a01 	add.w	sl, sl, #1
 800a4e8:	9304      	str	r3, [sp, #16]
 800a4ea:	9307      	str	r3, [sp, #28]
 800a4ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a4f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a4f2:	4654      	mov	r4, sl
 800a4f4:	2205      	movs	r2, #5
 800a4f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4fa:	4853      	ldr	r0, [pc, #332]	@ (800a648 <_vfiprintf_r+0x21c>)
 800a4fc:	f7f5 fe78 	bl	80001f0 <memchr>
 800a500:	9a04      	ldr	r2, [sp, #16]
 800a502:	b9d8      	cbnz	r0, 800a53c <_vfiprintf_r+0x110>
 800a504:	06d1      	lsls	r1, r2, #27
 800a506:	bf44      	itt	mi
 800a508:	2320      	movmi	r3, #32
 800a50a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a50e:	0713      	lsls	r3, r2, #28
 800a510:	bf44      	itt	mi
 800a512:	232b      	movmi	r3, #43	@ 0x2b
 800a514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a518:	f89a 3000 	ldrb.w	r3, [sl]
 800a51c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a51e:	d015      	beq.n	800a54c <_vfiprintf_r+0x120>
 800a520:	9a07      	ldr	r2, [sp, #28]
 800a522:	4654      	mov	r4, sl
 800a524:	2000      	movs	r0, #0
 800a526:	f04f 0c0a 	mov.w	ip, #10
 800a52a:	4621      	mov	r1, r4
 800a52c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a530:	3b30      	subs	r3, #48	@ 0x30
 800a532:	2b09      	cmp	r3, #9
 800a534:	d94b      	bls.n	800a5ce <_vfiprintf_r+0x1a2>
 800a536:	b1b0      	cbz	r0, 800a566 <_vfiprintf_r+0x13a>
 800a538:	9207      	str	r2, [sp, #28]
 800a53a:	e014      	b.n	800a566 <_vfiprintf_r+0x13a>
 800a53c:	eba0 0308 	sub.w	r3, r0, r8
 800a540:	fa09 f303 	lsl.w	r3, r9, r3
 800a544:	4313      	orrs	r3, r2
 800a546:	9304      	str	r3, [sp, #16]
 800a548:	46a2      	mov	sl, r4
 800a54a:	e7d2      	b.n	800a4f2 <_vfiprintf_r+0xc6>
 800a54c:	9b03      	ldr	r3, [sp, #12]
 800a54e:	1d19      	adds	r1, r3, #4
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	9103      	str	r1, [sp, #12]
 800a554:	2b00      	cmp	r3, #0
 800a556:	bfbb      	ittet	lt
 800a558:	425b      	neglt	r3, r3
 800a55a:	f042 0202 	orrlt.w	r2, r2, #2
 800a55e:	9307      	strge	r3, [sp, #28]
 800a560:	9307      	strlt	r3, [sp, #28]
 800a562:	bfb8      	it	lt
 800a564:	9204      	strlt	r2, [sp, #16]
 800a566:	7823      	ldrb	r3, [r4, #0]
 800a568:	2b2e      	cmp	r3, #46	@ 0x2e
 800a56a:	d10a      	bne.n	800a582 <_vfiprintf_r+0x156>
 800a56c:	7863      	ldrb	r3, [r4, #1]
 800a56e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a570:	d132      	bne.n	800a5d8 <_vfiprintf_r+0x1ac>
 800a572:	9b03      	ldr	r3, [sp, #12]
 800a574:	1d1a      	adds	r2, r3, #4
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	9203      	str	r2, [sp, #12]
 800a57a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a57e:	3402      	adds	r4, #2
 800a580:	9305      	str	r3, [sp, #20]
 800a582:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a658 <_vfiprintf_r+0x22c>
 800a586:	7821      	ldrb	r1, [r4, #0]
 800a588:	2203      	movs	r2, #3
 800a58a:	4650      	mov	r0, sl
 800a58c:	f7f5 fe30 	bl	80001f0 <memchr>
 800a590:	b138      	cbz	r0, 800a5a2 <_vfiprintf_r+0x176>
 800a592:	9b04      	ldr	r3, [sp, #16]
 800a594:	eba0 000a 	sub.w	r0, r0, sl
 800a598:	2240      	movs	r2, #64	@ 0x40
 800a59a:	4082      	lsls	r2, r0
 800a59c:	4313      	orrs	r3, r2
 800a59e:	3401      	adds	r4, #1
 800a5a0:	9304      	str	r3, [sp, #16]
 800a5a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5a6:	4829      	ldr	r0, [pc, #164]	@ (800a64c <_vfiprintf_r+0x220>)
 800a5a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a5ac:	2206      	movs	r2, #6
 800a5ae:	f7f5 fe1f 	bl	80001f0 <memchr>
 800a5b2:	2800      	cmp	r0, #0
 800a5b4:	d03f      	beq.n	800a636 <_vfiprintf_r+0x20a>
 800a5b6:	4b26      	ldr	r3, [pc, #152]	@ (800a650 <_vfiprintf_r+0x224>)
 800a5b8:	bb1b      	cbnz	r3, 800a602 <_vfiprintf_r+0x1d6>
 800a5ba:	9b03      	ldr	r3, [sp, #12]
 800a5bc:	3307      	adds	r3, #7
 800a5be:	f023 0307 	bic.w	r3, r3, #7
 800a5c2:	3308      	adds	r3, #8
 800a5c4:	9303      	str	r3, [sp, #12]
 800a5c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5c8:	443b      	add	r3, r7
 800a5ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5cc:	e76a      	b.n	800a4a4 <_vfiprintf_r+0x78>
 800a5ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	2001      	movs	r0, #1
 800a5d6:	e7a8      	b.n	800a52a <_vfiprintf_r+0xfe>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	3401      	adds	r4, #1
 800a5dc:	9305      	str	r3, [sp, #20]
 800a5de:	4619      	mov	r1, r3
 800a5e0:	f04f 0c0a 	mov.w	ip, #10
 800a5e4:	4620      	mov	r0, r4
 800a5e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5ea:	3a30      	subs	r2, #48	@ 0x30
 800a5ec:	2a09      	cmp	r2, #9
 800a5ee:	d903      	bls.n	800a5f8 <_vfiprintf_r+0x1cc>
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d0c6      	beq.n	800a582 <_vfiprintf_r+0x156>
 800a5f4:	9105      	str	r1, [sp, #20]
 800a5f6:	e7c4      	b.n	800a582 <_vfiprintf_r+0x156>
 800a5f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5fc:	4604      	mov	r4, r0
 800a5fe:	2301      	movs	r3, #1
 800a600:	e7f0      	b.n	800a5e4 <_vfiprintf_r+0x1b8>
 800a602:	ab03      	add	r3, sp, #12
 800a604:	9300      	str	r3, [sp, #0]
 800a606:	462a      	mov	r2, r5
 800a608:	4b12      	ldr	r3, [pc, #72]	@ (800a654 <_vfiprintf_r+0x228>)
 800a60a:	a904      	add	r1, sp, #16
 800a60c:	4630      	mov	r0, r6
 800a60e:	f7fb feb9 	bl	8006384 <_printf_float>
 800a612:	4607      	mov	r7, r0
 800a614:	1c78      	adds	r0, r7, #1
 800a616:	d1d6      	bne.n	800a5c6 <_vfiprintf_r+0x19a>
 800a618:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a61a:	07d9      	lsls	r1, r3, #31
 800a61c:	d405      	bmi.n	800a62a <_vfiprintf_r+0x1fe>
 800a61e:	89ab      	ldrh	r3, [r5, #12]
 800a620:	059a      	lsls	r2, r3, #22
 800a622:	d402      	bmi.n	800a62a <_vfiprintf_r+0x1fe>
 800a624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a626:	f7fc fe17 	bl	8007258 <__retarget_lock_release_recursive>
 800a62a:	89ab      	ldrh	r3, [r5, #12]
 800a62c:	065b      	lsls	r3, r3, #25
 800a62e:	f53f af1f 	bmi.w	800a470 <_vfiprintf_r+0x44>
 800a632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a634:	e71e      	b.n	800a474 <_vfiprintf_r+0x48>
 800a636:	ab03      	add	r3, sp, #12
 800a638:	9300      	str	r3, [sp, #0]
 800a63a:	462a      	mov	r2, r5
 800a63c:	4b05      	ldr	r3, [pc, #20]	@ (800a654 <_vfiprintf_r+0x228>)
 800a63e:	a904      	add	r1, sp, #16
 800a640:	4630      	mov	r0, r6
 800a642:	f7fc f937 	bl	80068b4 <_printf_i>
 800a646:	e7e4      	b.n	800a612 <_vfiprintf_r+0x1e6>
 800a648:	0800aca5 	.word	0x0800aca5
 800a64c:	0800acaf 	.word	0x0800acaf
 800a650:	08006385 	.word	0x08006385
 800a654:	0800a409 	.word	0x0800a409
 800a658:	0800acab 	.word	0x0800acab

0800a65c <__swbuf_r>:
 800a65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a65e:	460e      	mov	r6, r1
 800a660:	4614      	mov	r4, r2
 800a662:	4605      	mov	r5, r0
 800a664:	b118      	cbz	r0, 800a66e <__swbuf_r+0x12>
 800a666:	6a03      	ldr	r3, [r0, #32]
 800a668:	b90b      	cbnz	r3, 800a66e <__swbuf_r+0x12>
 800a66a:	f7fc fcdb 	bl	8007024 <__sinit>
 800a66e:	69a3      	ldr	r3, [r4, #24]
 800a670:	60a3      	str	r3, [r4, #8]
 800a672:	89a3      	ldrh	r3, [r4, #12]
 800a674:	071a      	lsls	r2, r3, #28
 800a676:	d501      	bpl.n	800a67c <__swbuf_r+0x20>
 800a678:	6923      	ldr	r3, [r4, #16]
 800a67a:	b943      	cbnz	r3, 800a68e <__swbuf_r+0x32>
 800a67c:	4621      	mov	r1, r4
 800a67e:	4628      	mov	r0, r5
 800a680:	f000 f82a 	bl	800a6d8 <__swsetup_r>
 800a684:	b118      	cbz	r0, 800a68e <__swbuf_r+0x32>
 800a686:	f04f 37ff 	mov.w	r7, #4294967295
 800a68a:	4638      	mov	r0, r7
 800a68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a68e:	6823      	ldr	r3, [r4, #0]
 800a690:	6922      	ldr	r2, [r4, #16]
 800a692:	1a98      	subs	r0, r3, r2
 800a694:	6963      	ldr	r3, [r4, #20]
 800a696:	b2f6      	uxtb	r6, r6
 800a698:	4283      	cmp	r3, r0
 800a69a:	4637      	mov	r7, r6
 800a69c:	dc05      	bgt.n	800a6aa <__swbuf_r+0x4e>
 800a69e:	4621      	mov	r1, r4
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	f7ff fa53 	bl	8009b4c <_fflush_r>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d1ed      	bne.n	800a686 <__swbuf_r+0x2a>
 800a6aa:	68a3      	ldr	r3, [r4, #8]
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	60a3      	str	r3, [r4, #8]
 800a6b0:	6823      	ldr	r3, [r4, #0]
 800a6b2:	1c5a      	adds	r2, r3, #1
 800a6b4:	6022      	str	r2, [r4, #0]
 800a6b6:	701e      	strb	r6, [r3, #0]
 800a6b8:	6962      	ldr	r2, [r4, #20]
 800a6ba:	1c43      	adds	r3, r0, #1
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d004      	beq.n	800a6ca <__swbuf_r+0x6e>
 800a6c0:	89a3      	ldrh	r3, [r4, #12]
 800a6c2:	07db      	lsls	r3, r3, #31
 800a6c4:	d5e1      	bpl.n	800a68a <__swbuf_r+0x2e>
 800a6c6:	2e0a      	cmp	r6, #10
 800a6c8:	d1df      	bne.n	800a68a <__swbuf_r+0x2e>
 800a6ca:	4621      	mov	r1, r4
 800a6cc:	4628      	mov	r0, r5
 800a6ce:	f7ff fa3d 	bl	8009b4c <_fflush_r>
 800a6d2:	2800      	cmp	r0, #0
 800a6d4:	d0d9      	beq.n	800a68a <__swbuf_r+0x2e>
 800a6d6:	e7d6      	b.n	800a686 <__swbuf_r+0x2a>

0800a6d8 <__swsetup_r>:
 800a6d8:	b538      	push	{r3, r4, r5, lr}
 800a6da:	4b29      	ldr	r3, [pc, #164]	@ (800a780 <__swsetup_r+0xa8>)
 800a6dc:	4605      	mov	r5, r0
 800a6de:	6818      	ldr	r0, [r3, #0]
 800a6e0:	460c      	mov	r4, r1
 800a6e2:	b118      	cbz	r0, 800a6ec <__swsetup_r+0x14>
 800a6e4:	6a03      	ldr	r3, [r0, #32]
 800a6e6:	b90b      	cbnz	r3, 800a6ec <__swsetup_r+0x14>
 800a6e8:	f7fc fc9c 	bl	8007024 <__sinit>
 800a6ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6f0:	0719      	lsls	r1, r3, #28
 800a6f2:	d422      	bmi.n	800a73a <__swsetup_r+0x62>
 800a6f4:	06da      	lsls	r2, r3, #27
 800a6f6:	d407      	bmi.n	800a708 <__swsetup_r+0x30>
 800a6f8:	2209      	movs	r2, #9
 800a6fa:	602a      	str	r2, [r5, #0]
 800a6fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a700:	81a3      	strh	r3, [r4, #12]
 800a702:	f04f 30ff 	mov.w	r0, #4294967295
 800a706:	e033      	b.n	800a770 <__swsetup_r+0x98>
 800a708:	0758      	lsls	r0, r3, #29
 800a70a:	d512      	bpl.n	800a732 <__swsetup_r+0x5a>
 800a70c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a70e:	b141      	cbz	r1, 800a722 <__swsetup_r+0x4a>
 800a710:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a714:	4299      	cmp	r1, r3
 800a716:	d002      	beq.n	800a71e <__swsetup_r+0x46>
 800a718:	4628      	mov	r0, r5
 800a71a:	f7fd fc0d 	bl	8007f38 <_free_r>
 800a71e:	2300      	movs	r3, #0
 800a720:	6363      	str	r3, [r4, #52]	@ 0x34
 800a722:	89a3      	ldrh	r3, [r4, #12]
 800a724:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	2300      	movs	r3, #0
 800a72c:	6063      	str	r3, [r4, #4]
 800a72e:	6923      	ldr	r3, [r4, #16]
 800a730:	6023      	str	r3, [r4, #0]
 800a732:	89a3      	ldrh	r3, [r4, #12]
 800a734:	f043 0308 	orr.w	r3, r3, #8
 800a738:	81a3      	strh	r3, [r4, #12]
 800a73a:	6923      	ldr	r3, [r4, #16]
 800a73c:	b94b      	cbnz	r3, 800a752 <__swsetup_r+0x7a>
 800a73e:	89a3      	ldrh	r3, [r4, #12]
 800a740:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a748:	d003      	beq.n	800a752 <__swsetup_r+0x7a>
 800a74a:	4621      	mov	r1, r4
 800a74c:	4628      	mov	r0, r5
 800a74e:	f000 f883 	bl	800a858 <__smakebuf_r>
 800a752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a756:	f013 0201 	ands.w	r2, r3, #1
 800a75a:	d00a      	beq.n	800a772 <__swsetup_r+0x9a>
 800a75c:	2200      	movs	r2, #0
 800a75e:	60a2      	str	r2, [r4, #8]
 800a760:	6962      	ldr	r2, [r4, #20]
 800a762:	4252      	negs	r2, r2
 800a764:	61a2      	str	r2, [r4, #24]
 800a766:	6922      	ldr	r2, [r4, #16]
 800a768:	b942      	cbnz	r2, 800a77c <__swsetup_r+0xa4>
 800a76a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a76e:	d1c5      	bne.n	800a6fc <__swsetup_r+0x24>
 800a770:	bd38      	pop	{r3, r4, r5, pc}
 800a772:	0799      	lsls	r1, r3, #30
 800a774:	bf58      	it	pl
 800a776:	6962      	ldrpl	r2, [r4, #20]
 800a778:	60a2      	str	r2, [r4, #8]
 800a77a:	e7f4      	b.n	800a766 <__swsetup_r+0x8e>
 800a77c:	2000      	movs	r0, #0
 800a77e:	e7f7      	b.n	800a770 <__swsetup_r+0x98>
 800a780:	2000001c 	.word	0x2000001c

0800a784 <_raise_r>:
 800a784:	291f      	cmp	r1, #31
 800a786:	b538      	push	{r3, r4, r5, lr}
 800a788:	4605      	mov	r5, r0
 800a78a:	460c      	mov	r4, r1
 800a78c:	d904      	bls.n	800a798 <_raise_r+0x14>
 800a78e:	2316      	movs	r3, #22
 800a790:	6003      	str	r3, [r0, #0]
 800a792:	f04f 30ff 	mov.w	r0, #4294967295
 800a796:	bd38      	pop	{r3, r4, r5, pc}
 800a798:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a79a:	b112      	cbz	r2, 800a7a2 <_raise_r+0x1e>
 800a79c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7a0:	b94b      	cbnz	r3, 800a7b6 <_raise_r+0x32>
 800a7a2:	4628      	mov	r0, r5
 800a7a4:	f000 f830 	bl	800a808 <_getpid_r>
 800a7a8:	4622      	mov	r2, r4
 800a7aa:	4601      	mov	r1, r0
 800a7ac:	4628      	mov	r0, r5
 800a7ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7b2:	f000 b817 	b.w	800a7e4 <_kill_r>
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d00a      	beq.n	800a7d0 <_raise_r+0x4c>
 800a7ba:	1c59      	adds	r1, r3, #1
 800a7bc:	d103      	bne.n	800a7c6 <_raise_r+0x42>
 800a7be:	2316      	movs	r3, #22
 800a7c0:	6003      	str	r3, [r0, #0]
 800a7c2:	2001      	movs	r0, #1
 800a7c4:	e7e7      	b.n	800a796 <_raise_r+0x12>
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	4798      	blx	r3
 800a7d0:	2000      	movs	r0, #0
 800a7d2:	e7e0      	b.n	800a796 <_raise_r+0x12>

0800a7d4 <raise>:
 800a7d4:	4b02      	ldr	r3, [pc, #8]	@ (800a7e0 <raise+0xc>)
 800a7d6:	4601      	mov	r1, r0
 800a7d8:	6818      	ldr	r0, [r3, #0]
 800a7da:	f7ff bfd3 	b.w	800a784 <_raise_r>
 800a7de:	bf00      	nop
 800a7e0:	2000001c 	.word	0x2000001c

0800a7e4 <_kill_r>:
 800a7e4:	b538      	push	{r3, r4, r5, lr}
 800a7e6:	4d07      	ldr	r5, [pc, #28]	@ (800a804 <_kill_r+0x20>)
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	4608      	mov	r0, r1
 800a7ee:	4611      	mov	r1, r2
 800a7f0:	602b      	str	r3, [r5, #0]
 800a7f2:	f7f7 fb11 	bl	8001e18 <_kill>
 800a7f6:	1c43      	adds	r3, r0, #1
 800a7f8:	d102      	bne.n	800a800 <_kill_r+0x1c>
 800a7fa:	682b      	ldr	r3, [r5, #0]
 800a7fc:	b103      	cbz	r3, 800a800 <_kill_r+0x1c>
 800a7fe:	6023      	str	r3, [r4, #0]
 800a800:	bd38      	pop	{r3, r4, r5, pc}
 800a802:	bf00      	nop
 800a804:	20004410 	.word	0x20004410

0800a808 <_getpid_r>:
 800a808:	f7f7 bafe 	b.w	8001e08 <_getpid>

0800a80c <__swhatbuf_r>:
 800a80c:	b570      	push	{r4, r5, r6, lr}
 800a80e:	460c      	mov	r4, r1
 800a810:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a814:	2900      	cmp	r1, #0
 800a816:	b096      	sub	sp, #88	@ 0x58
 800a818:	4615      	mov	r5, r2
 800a81a:	461e      	mov	r6, r3
 800a81c:	da0d      	bge.n	800a83a <__swhatbuf_r+0x2e>
 800a81e:	89a3      	ldrh	r3, [r4, #12]
 800a820:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a824:	f04f 0100 	mov.w	r1, #0
 800a828:	bf14      	ite	ne
 800a82a:	2340      	movne	r3, #64	@ 0x40
 800a82c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a830:	2000      	movs	r0, #0
 800a832:	6031      	str	r1, [r6, #0]
 800a834:	602b      	str	r3, [r5, #0]
 800a836:	b016      	add	sp, #88	@ 0x58
 800a838:	bd70      	pop	{r4, r5, r6, pc}
 800a83a:	466a      	mov	r2, sp
 800a83c:	f000 f848 	bl	800a8d0 <_fstat_r>
 800a840:	2800      	cmp	r0, #0
 800a842:	dbec      	blt.n	800a81e <__swhatbuf_r+0x12>
 800a844:	9901      	ldr	r1, [sp, #4]
 800a846:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a84a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a84e:	4259      	negs	r1, r3
 800a850:	4159      	adcs	r1, r3
 800a852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a856:	e7eb      	b.n	800a830 <__swhatbuf_r+0x24>

0800a858 <__smakebuf_r>:
 800a858:	898b      	ldrh	r3, [r1, #12]
 800a85a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a85c:	079d      	lsls	r5, r3, #30
 800a85e:	4606      	mov	r6, r0
 800a860:	460c      	mov	r4, r1
 800a862:	d507      	bpl.n	800a874 <__smakebuf_r+0x1c>
 800a864:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a868:	6023      	str	r3, [r4, #0]
 800a86a:	6123      	str	r3, [r4, #16]
 800a86c:	2301      	movs	r3, #1
 800a86e:	6163      	str	r3, [r4, #20]
 800a870:	b003      	add	sp, #12
 800a872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a874:	ab01      	add	r3, sp, #4
 800a876:	466a      	mov	r2, sp
 800a878:	f7ff ffc8 	bl	800a80c <__swhatbuf_r>
 800a87c:	9f00      	ldr	r7, [sp, #0]
 800a87e:	4605      	mov	r5, r0
 800a880:	4639      	mov	r1, r7
 800a882:	4630      	mov	r0, r6
 800a884:	f7fd fbcc 	bl	8008020 <_malloc_r>
 800a888:	b948      	cbnz	r0, 800a89e <__smakebuf_r+0x46>
 800a88a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a88e:	059a      	lsls	r2, r3, #22
 800a890:	d4ee      	bmi.n	800a870 <__smakebuf_r+0x18>
 800a892:	f023 0303 	bic.w	r3, r3, #3
 800a896:	f043 0302 	orr.w	r3, r3, #2
 800a89a:	81a3      	strh	r3, [r4, #12]
 800a89c:	e7e2      	b.n	800a864 <__smakebuf_r+0xc>
 800a89e:	89a3      	ldrh	r3, [r4, #12]
 800a8a0:	6020      	str	r0, [r4, #0]
 800a8a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8a6:	81a3      	strh	r3, [r4, #12]
 800a8a8:	9b01      	ldr	r3, [sp, #4]
 800a8aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a8ae:	b15b      	cbz	r3, 800a8c8 <__smakebuf_r+0x70>
 800a8b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f000 f81d 	bl	800a8f4 <_isatty_r>
 800a8ba:	b128      	cbz	r0, 800a8c8 <__smakebuf_r+0x70>
 800a8bc:	89a3      	ldrh	r3, [r4, #12]
 800a8be:	f023 0303 	bic.w	r3, r3, #3
 800a8c2:	f043 0301 	orr.w	r3, r3, #1
 800a8c6:	81a3      	strh	r3, [r4, #12]
 800a8c8:	89a3      	ldrh	r3, [r4, #12]
 800a8ca:	431d      	orrs	r5, r3
 800a8cc:	81a5      	strh	r5, [r4, #12]
 800a8ce:	e7cf      	b.n	800a870 <__smakebuf_r+0x18>

0800a8d0 <_fstat_r>:
 800a8d0:	b538      	push	{r3, r4, r5, lr}
 800a8d2:	4d07      	ldr	r5, [pc, #28]	@ (800a8f0 <_fstat_r+0x20>)
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	4604      	mov	r4, r0
 800a8d8:	4608      	mov	r0, r1
 800a8da:	4611      	mov	r1, r2
 800a8dc:	602b      	str	r3, [r5, #0]
 800a8de:	f7f7 fafb 	bl	8001ed8 <_fstat>
 800a8e2:	1c43      	adds	r3, r0, #1
 800a8e4:	d102      	bne.n	800a8ec <_fstat_r+0x1c>
 800a8e6:	682b      	ldr	r3, [r5, #0]
 800a8e8:	b103      	cbz	r3, 800a8ec <_fstat_r+0x1c>
 800a8ea:	6023      	str	r3, [r4, #0]
 800a8ec:	bd38      	pop	{r3, r4, r5, pc}
 800a8ee:	bf00      	nop
 800a8f0:	20004410 	.word	0x20004410

0800a8f4 <_isatty_r>:
 800a8f4:	b538      	push	{r3, r4, r5, lr}
 800a8f6:	4d06      	ldr	r5, [pc, #24]	@ (800a910 <_isatty_r+0x1c>)
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	4608      	mov	r0, r1
 800a8fe:	602b      	str	r3, [r5, #0]
 800a900:	f7f7 fafa 	bl	8001ef8 <_isatty>
 800a904:	1c43      	adds	r3, r0, #1
 800a906:	d102      	bne.n	800a90e <_isatty_r+0x1a>
 800a908:	682b      	ldr	r3, [r5, #0]
 800a90a:	b103      	cbz	r3, 800a90e <_isatty_r+0x1a>
 800a90c:	6023      	str	r3, [r4, #0]
 800a90e:	bd38      	pop	{r3, r4, r5, pc}
 800a910:	20004410 	.word	0x20004410

0800a914 <_init>:
 800a914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a916:	bf00      	nop
 800a918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a91a:	bc08      	pop	{r3}
 800a91c:	469e      	mov	lr, r3
 800a91e:	4770      	bx	lr

0800a920 <_fini>:
 800a920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a922:	bf00      	nop
 800a924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a926:	bc08      	pop	{r3}
 800a928:	469e      	mov	lr, r3
 800a92a:	4770      	bx	lr
