========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 65339103	w_miss: 5430331	w_miss_rate: 8.310997%
r_access: 234658795	r_miss: 12850500	r_miss_rate: 5.476249%
t_access: 299997898	t_miss: 18280831	t_miss_rate: 6.093653%
Read_Latency: 858182385	Write_Latency: 261181281
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 18271959	w_miss: 17633118	w_miss_rate: 96.503708%
r_access: 18280831	r_miss: 18280831	r_miss_rate: 100.000000%
t_access: 36552790	t_miss: 35913949	t_miss_rate: 98.252278%
Cache info :
w_access: 17633117	w_miss: 1	w_miss_rate: 0.000006%
r_access: 18280831	r_miss: 1069	r_miss_rate: 0.005848%
t_access: 35913948	t_miss: 1070	t_miss_rate: 0.002979%
Buffer Latency:
ReadLatency: 0	WriteLatency: 5110728
STTRAM Latency:
ReadLatency: 164568101	WriteLatency: 229230559
Total Latency:
ReadLatency: 164568101	WriteLatency: 234341287
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 1070	r_miss: 18	r_miss_rate: 1.682243%
t_access: 1070	t_miss: 18	t_miss_rate: 1.682243%
Read_Latency: 28100	Write_Latency: 0
========== End of L3 ==========

