Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Feb 22 16:45:42 2021
| Host         : mohammad-pc running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file top_wrapper_timing_summary_postroute_physopted.rpt -pb top_wrapper_timing_summary_postroute_physopted.pb -rpx top_wrapper_timing_summary_postroute_physopted.rpx
| Design       : top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.362        0.000                      0               129459        0.050        0.000                      0               129459        2.278        0.000                       0                 66754  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
clk_fpga_0                                   {0.000 5.000}        10.000          100.000         
top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_top_dpu_clk_wiz_0                 {0.000 2.778}        5.556           180.000         
  clk_out2_top_dpu_clk_wiz_0                 {0.000 5.556}        11.111          90.000          
  clkfbout_top_dpu_clk_wiz_0                 {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                         3.061        0.000                      0                 1957        0.097        0.000                      0                 1957        4.020        0.000                       0                   939  
top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_top_dpu_clk_wiz_0                       0.362        0.000                      0                42035        0.050        0.000                      0                42035        2.278        0.000                       0                 24701  
  clk_out2_top_dpu_clk_wiz_0                       0.643        0.000                      0                79705        0.051        0.000                      0                79705        4.306        0.000                       0                 41110  
  clkfbout_top_dpu_clk_wiz_0                                                                                                                                                                  47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_top_dpu_clk_wiz_0  clk_out1_top_dpu_clk_wiz_0        2.422        0.000                      0                 1827        0.052        0.000                      0                 1827  
clk_out1_top_dpu_clk_wiz_0  clk_out2_top_dpu_clk_wiz_0        2.762        0.000                      0                 3936        0.050        0.000                      0                 3936  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 1.369ns (20.048%)  route 5.459ns (79.952%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.698     2.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y91         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.815     6.263    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]_0[1]
    SLICE_X29Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.387 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[27]_i_13/O
                         net (fo=1, routed)           0.000     6.387    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[27]_i_13_n_0
    SLICE_X29Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     6.632 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]_i_10/O
                         net (fo=1, routed)           0.000     6.632    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]_i_10_n_0
    SLICE_X29Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     6.736 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]_i_7/O
                         net (fo=1, routed)           0.492     7.228    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[27]_0
    SLICE_X26Y65         LUT6 (Prop_lut6_I5_O)        0.316     7.544 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[27]_i_3/O
                         net (fo=1, routed)           2.152     9.696    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[27]_i_3_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.820 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[27]_i_1/O
                         net (fo=1, routed)           0.000     9.820    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]_0
    SLICE_X27Y101        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.696    12.875    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y101        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.031    12.881    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[27]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.369ns (20.678%)  route 5.251ns (79.322%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.698     2.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y91         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.603     6.051    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]_0[1]
    SLICE_X29Y60         LUT5 (Prop_lut5_I3_O)        0.124     6.175 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[26]_i_12/O
                         net (fo=1, routed)           0.000     6.175    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[26]_i_12_n_0
    SLICE_X29Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     6.420 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]_i_9/O
                         net (fo=1, routed)           0.000     6.420    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]_i_9_n_0
    SLICE_X29Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     6.524 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]_i_6/O
                         net (fo=1, routed)           0.897     7.420    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[26]_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I5_O)        0.316     7.736 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[26]_i_2/O
                         net (fo=1, routed)           1.752     9.488    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[26]_i_2_n_0
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.612 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[26]_i_1/O
                         net (fo=1, routed)           0.000     9.612    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]_0
    SLICE_X27Y101        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.696    12.875    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y101        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.031    12.881    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[26]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.215ns (18.893%)  route 5.216ns (81.107%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.694     2.988    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y91         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[4]/Q
                         net (fo=294, routed)         3.111     6.555    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]_0[3]
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.679 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[11]_i_12/O
                         net (fo=1, routed)           0.000     6.679    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[11]_i_12_n_0
    SLICE_X40Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     6.891 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[11]_i_6/O
                         net (fo=1, routed)           0.999     7.890    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[11]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.299     8.189 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[11]_i_3/O
                         net (fo=1, routed)           1.106     9.295    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[11]_i_3_n_0
    SLICE_X27Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.419 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[11]_i_1/O
                         net (fo=1, routed)           0.000     9.419    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[1]
    SLICE_X27Y88         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.518    12.697    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y88         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[11]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X27Y88         FDRE (Setup_fdre_C_D)        0.031    12.838    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[11]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.605ns (11.046%)  route 4.872ns (88.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.833     3.127    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X49Y132        FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_fdre_C_Q)         0.456     3.583 f  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.688     6.271    top_i/dpu_eu_0/inst/u_regs4/s_axi_aresetn
    SLICE_X28Y97         LUT1 (Prop_lut1_I0_O)        0.149     6.420 r  top_i/dpu_eu_0/inst/u_regs4/s_b31cbb0f_i_1/O
                         net (fo=92, routed)          2.184     8.604    top_i/dpu_eu_0/inst/u_regs4/s_b522f14b1
    SLICE_X28Y60         FDSE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.523    12.702    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y60         FDSE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[2]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X28Y60         FDSE (Setup_fdse_C_S)       -0.637    12.040    top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[2]
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.605ns (11.046%)  route 4.872ns (88.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.833     3.127    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X49Y132        FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_fdre_C_Q)         0.456     3.583 f  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.688     6.271    top_i/dpu_eu_0/inst/u_regs4/s_axi_aresetn
    SLICE_X28Y97         LUT1 (Prop_lut1_I0_O)        0.149     6.420 r  top_i/dpu_eu_0/inst/u_regs4/s_b31cbb0f_i_1/O
                         net (fo=92, routed)          2.184     8.604    top_i/dpu_eu_0/inst/u_regs4/s_b522f14b1
    SLICE_X28Y60         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.523    12.702    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y60         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[3]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.637    12.040    top_i/dpu_eu_0/inst/u_regs4/s_21509a32_reg[3]
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.605ns (11.046%)  route 4.872ns (88.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.833     3.127    top_i/rst_gen_ghp/U0/slowest_sync_clk
    SLICE_X49Y132        FDRE                                         r  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_fdre_C_Q)         0.456     3.583 f  top_i/rst_gen_ghp/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.688     6.271    top_i/dpu_eu_0/inst/u_regs4/s_axi_aresetn
    SLICE_X28Y97         LUT1 (Prop_lut1_I0_O)        0.149     6.420 r  top_i/dpu_eu_0/inst/u_regs4/s_b31cbb0f_i_1/O
                         net (fo=92, routed)          2.184     8.604    top_i/dpu_eu_0/inst/u_regs4/s_b522f14b1
    SLICE_X28Y60         FDSE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.523    12.702    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y60         FDSE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[3]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X28Y60         FDSE (Setup_fdse_C_S)       -0.637    12.040    top_i/dpu_eu_0/inst/u_regs4/s_77d68e40_reg[3]
  -------------------------------------------------------------------
                         required time                         12.040    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.449ns (23.321%)  route 4.764ns (76.679%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.694     2.988    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y91         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[5]/Q
                         net (fo=174, routed)         2.968     6.375    top_i/dpu_eu_0/inst/u_0fdf40ec/Q[4]
    SLICE_X36Y77         MUXF7 (Prop_muxf7_S_O)       0.489     6.864 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[9]_i_6/O
                         net (fo=1, routed)           0.000     6.864    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[9]_i_6_n_0
    SLICE_X36Y77         MUXF8 (Prop_muxf8_I0_O)      0.098     6.962 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[9]_i_4/O
                         net (fo=1, routed)           1.054     8.016    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[9]_i_4_n_0
    SLICE_X31Y82         LUT5 (Prop_lut5_I2_O)        0.319     8.335 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[9]_i_2/O
                         net (fo=1, routed)           0.743     9.077    top_i/dpu_eu_0/inst/u_0fdf40ec/u_regs4/s_edf60c17__97[9]
    SLICE_X27Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.201 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[9]_i_1/O
                         net (fo=1, routed)           0.000     9.201    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[9]_0
    SLICE_X27Y90         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.519    12.698    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y90         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[9]/C
                         clock pessimism              0.264    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X27Y90         FDRE (Setup_fdre_C_D)        0.031    12.839    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[9]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.215ns (19.645%)  route 4.970ns (80.355%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.694     2.988    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X27Y91         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[4]/Q
                         net (fo=294, routed)         3.002     6.446    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]_0[3]
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.124     6.570 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[14]_i_15/O
                         net (fo=1, routed)           0.000     6.570    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[14]_i_15_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I1_O)      0.214     6.784 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[14]_i_7/O
                         net (fo=1, routed)           1.013     7.798    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[14]_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.297     8.095 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[14]_i_3/O
                         net (fo=1, routed)           0.954     9.049    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[14]_i_3_n_0
    SLICE_X27Y86         LUT6 (Prop_lut6_I4_O)        0.124     9.173 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[14]_i_1/O
                         net (fo=1, routed)           0.000     9.173    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[3]
    SLICE_X27Y86         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.516    12.695    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y86         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[14]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X27Y86         FDRE (Setup_fdre_C_D)        0.029    12.834    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[14]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.452ns (23.665%)  route 4.684ns (76.335%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.698     2.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y91         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.232     5.680    top_i/dpu_eu_0/inst/u_0fdf40ec/Q[1]
    SLICE_X28Y67         LUT3 (Prop_lut3_I0_O)        0.153     5.833 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[30]_i_10/O
                         net (fo=1, routed)           0.651     6.484    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[30]_i_10_n_0
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.327     6.811 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[30]_i_5/O
                         net (fo=1, routed)           0.000     6.811    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[30]_i_5_n_0
    SLICE_X28Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.028 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[30]_i_3/O
                         net (fo=1, routed)           1.801     8.829    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[30]_i_3_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I3_O)        0.299     9.128 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[30]_i_1/O
                         net (fo=1, routed)           0.000     9.128    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[12]
    SLICE_X29Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.526    12.705    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[30]/C
                         clock pessimism              0.264    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X29Y99         FDRE (Setup_fdre_C_D)        0.031    12.846    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[30]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 1.369ns (22.201%)  route 4.797ns (77.799%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.698     2.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X28Y91         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_97656b57_reg[2]/Q
                         net (fo=301, routed)         2.616     6.064    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[0]_0[1]
    SLICE_X28Y62         LUT5 (Prop_lut5_I3_O)        0.124     6.188 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[3]_i_18/O
                         net (fo=1, routed)           0.000     6.188    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17[3]_i_18_n_0
    SLICE_X28Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     6.433 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     6.433    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]_i_11_n_0
    SLICE_X28Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     6.537 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]_i_7/O
                         net (fo=1, routed)           1.170     7.708    top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17_reg[3]_0
    SLICE_X29Y79         LUT5 (Prop_lut5_I4_O)        0.316     8.024 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[3]_i_3/O
                         net (fo=1, routed)           1.011     9.034    top_i/dpu_eu_0/inst/u_0fdf40ec/u_regs4/s_edf60c17__97[3]
    SLICE_X27Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.158 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_edf60c17[3]_i_1/O
                         net (fo=1, routed)           0.000     9.158    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]_0
    SLICE_X27Y101        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.696    12.875    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y101        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]/C
                         clock pessimism              0.129    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.032    12.882    top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[3]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  3.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_regs4/s_6d1c4336_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_2c2addd6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.922%)  route 0.383ns (73.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.576     0.912    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X29Y96         FDSE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_6d1c4336_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDSE (Prop_fdse_C_Q)         0.141     1.053 r  top_i/dpu_eu_0/inst/u_regs4/s_6d1c4336_reg/Q
                         net (fo=1, routed)           0.383     1.435    top_i/dpu_eu_0/inst/u_regs4/s_6d1c4336
    SLICE_X28Y100        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_2c2addd6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.931     1.297    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X28Y100        FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_2c2addd6_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.076     1.338    top_i/dpu_eu_0/inst/u_regs4/s_2c2addd6_reg
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.572     0.908    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X27Y90         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  top_i/dpu_eu_0/inst/u_regs4/s_edf60c17_reg[7]/Q
                         net (fo=1, routed)           0.054     1.103    top_i/dpu_eu_0/inst/u_0fdf40ec/s_81bbbaaf[7]
    SLICE_X26Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.148 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[7]_i_1/O
                         net (fo=1, routed)           0.000     1.148    top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[7]_i_1_n_0
    SLICE_X26Y90         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.842     1.208    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y90         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[7]/C
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y90         FDRE (Hold_fdre_C_D)         0.121     1.042    top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.656     0.992    top_i/dpu_eu_0/inst/u_869a4d1b/s_axi_aclk
    SLICE_X27Y100        FDRE                                         r  top_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  top_i/dpu_eu_0/inst/u_869a4d1b/s_17b59b44_reg[29]/Q
                         net (fo=1, routed)           0.225     1.358    top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]_0[18]
    SLICE_X26Y93         LUT4 (Prop_lut4_I0_O)        0.045     1.403 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[29]_i_1/O
                         net (fo=1, routed)           0.000     1.403    top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c[29]_i_1_n_0
    SLICE_X26Y93         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.843     1.209    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y93         FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.121     1.295    top_i/dpu_eu_0/inst/u_0fdf40ec/s_3ce9bc8c_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.639     0.975    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y140        FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.172    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y140        FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.910     1.276    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y140        FDRE                                         r  top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.975    
    SLICE_X35Y140        FDRE (Hold_fdre_C_D)         0.075     1.050    top_i/rst_gen_ghp/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.557     0.893    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_i/dpu_eu_0/inst/u_regs4/s_0bdd2060_reg/Q
                         net (fo=1, routed)           0.056     1.089    top_i/dpu_eu_0/inst/u_regs4/s_0bdd2060
    SLICE_X37Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.825     1.191    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg/C
                         clock pessimism             -0.298     0.893    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.075     0.968    top_i/dpu_eu_0/inst/u_regs4/s_f91cca3b_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.557     0.893    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  top_i/dpu_eu_0/inst/u_regs4/s_182904ee_reg/Q
                         net (fo=1, routed)           0.056     1.089    top_i/dpu_eu_0/inst/u_regs4/s_182904ee
    SLICE_X37Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.825     1.191    top_i/dpu_eu_0/inst/u_regs4/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  top_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg/C
                         clock pessimism             -0.298     0.893    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.071     0.964    top_i/dpu_eu_0/inst/u_regs4/s_5650b994_reg
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.500%)  route 0.189ns (53.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.656     0.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y100        FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[6]/Q
                         net (fo=1, routed)           0.189     1.345    top_i/processing_system7_1/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.885     1.251    top_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.216    top_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.500%)  route 0.189ns (53.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.656     0.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y100        FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[7]/Q
                         net (fo=1, routed)           0.189     1.345    top_i/processing_system7_1/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.885     1.251    top_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                      0.000     1.216    top_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.446%)  route 0.189ns (53.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.656     0.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y100        FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[10]/Q
                         net (fo=1, routed)           0.189     1.345    top_i/processing_system7_1/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.885     1.251    top_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.216    top_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.446%)  route 0.189ns (53.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.656     0.992    top_i/dpu_eu_0/inst/u_0fdf40ec/s_axi_aclk
    SLICE_X26Y100        FDRE                                         r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[11]/Q
                         net (fo=1, routed)           0.189     1.345    top_i/processing_system7_1/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.885     1.251    top_i/processing_system7_1/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/processing_system7_1/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.216    top_i/processing_system7_1/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y100   top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y96    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y96    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y100   top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y96    top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y136   top_i/rst_gen_ghp/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y136   top_i/rst_gen_ghp/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X39Y81    top_i/dpu_eu_0/inst/u_regs4/s_32bb59b4_reg[7]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y81    top_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y81    top_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y81    top_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[5]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y81    top_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[7]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y81    top_i/dpu_eu_0/inst/u_regs4/s_334fc032_reg[8]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X40Y71    top_i/dpu_eu_0/inst/u_regs4/s_3dcba396_reg[23]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X32Y81    top_i/dpu_eu_0/inst/u_regs4/s_5bedf9e2_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y136   top_i/rst_gen_ghp/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y136   top_i/rst_gen_ghp/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X28Y100   top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X28Y100   top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/FSM_onehot_s_de29fffd_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y96    top_i/dpu_eu_0/inst/u_0fdf40ec/s_13b2b796_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X27Y95    top_i/dpu_eu_0/inst/u_0fdf40ec/s_22a5ec0a_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
  To Clock:  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_dpu_clk_wiz_0
  To Clock:  clk_out1_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.478ns (10.208%)  route 4.205ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 7.214 - 5.556 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.666     1.669    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X32Y44         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.478     2.147 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/Q
                         net (fo=32, routed)          4.205     6.352    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/E[0]
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     7.214    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[14]/C
                         clock pessimism              0.000     7.214    
                         clock uncertainty           -0.118     7.096    
    SLICE_X39Y108        FDRE (Setup_fdre_C_CE)      -0.382     6.714    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[14]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.478ns (10.208%)  route 4.205ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 7.214 - 5.556 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.666     1.669    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X32Y44         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.478     2.147 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/Q
                         net (fo=32, routed)          4.205     6.352    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/E[0]
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     7.214    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[15]/C
                         clock pessimism              0.000     7.214    
                         clock uncertainty           -0.118     7.096    
    SLICE_X39Y108        FDRE (Setup_fdre_C_CE)      -0.382     6.714    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[15]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.478ns (10.208%)  route 4.205ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 7.214 - 5.556 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.666     1.669    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X32Y44         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.478     2.147 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/Q
                         net (fo=32, routed)          4.205     6.352    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/E[0]
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     7.214    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[8]/C
                         clock pessimism              0.000     7.214    
                         clock uncertainty           -0.118     7.096    
    SLICE_X39Y108        FDRE (Setup_fdre_C_CE)      -0.382     6.714    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[8]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.478ns (10.208%)  route 4.205ns (89.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 7.214 - 5.556 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.666     1.669    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X32Y44         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.478     2.147 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].s_7b55f7d8_reg/Q
                         net (fo=32, routed)          4.205     6.352    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/E[0]
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     7.214    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/dpu_2x_clk
    SLICE_X39Y108        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[9]/C
                         clock pessimism              0.000     7.214    
                         clock uncertainty           -0.118     7.096    
    SLICE_X39Y108        FDRE (Setup_fdre_C_CE)      -0.382     6.714    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].u_0a74c988/g_6fde1118.srl_reg[9]
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.434ns (8.861%)  route 4.464ns (91.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 7.280 - 5.556 ) 
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.843     1.846    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y19          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.434     2.280 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/P[12]
                         net (fo=1, routed)           4.464     6.743    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/D[2]
    SLICE_X86Y109        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.721     7.280    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/dpu_2x_clk
    SLICE_X86Y109        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[2]/C
                         clock pessimism              0.000     7.280    
                         clock uncertainty           -0.118     7.162    
    SLICE_X86Y109        FDRE (Setup_fdre_C_D)       -0.045     7.117    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].u_0a74c988/g_6fde1118.srl_reg[2]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.419ns (9.892%)  route 3.817ns (90.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 7.225 - 5.556 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.844     1.847    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X40Y109        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_fdre_C_Q)         0.419     2.266 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/Q
                         net (fo=2, routed)           3.817     6.083    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[7]
    DSP48_X0Y16          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.667     7.225    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y16          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.000     7.225    
                         clock uncertainty           -0.118     7.108    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.625     6.483    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          6.483    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 0.456ns (10.336%)  route 3.956ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 7.225 - 5.556 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.833     1.836    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X35Y121        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDRE (Prop_fdre_C_Q)         0.456     2.292 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/Q
                         net (fo=2, routed)           3.956     6.248    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[4]
    DSP48_X1Y19          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.667     7.225    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y19          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.000     7.225    
                         clock uncertainty           -0.118     7.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     6.658    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_d2403251_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CED
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.478ns (11.479%)  route 3.686ns (88.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 7.225 - 5.556 ) 
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.842     1.845    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X34Y113        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_d2403251_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y113        FDRE (Prop_fdre_C_Q)         0.478     2.323 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_d2403251_reg/Q
                         net (fo=5, routed)           3.686     6.009    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/out
    DSP48_X1Y19          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CED
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.667     7.225    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y19          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.000     7.225    
                         clock uncertainty           -0.118     7.108    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_CED)
                                                     -0.684     6.424    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.456ns (10.225%)  route 4.004ns (89.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 7.226 - 5.556 ) 
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.787     1.790    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X93Y97         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y97         FDRE (Prop_fdre_C_Q)         0.456     2.246 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_4dc21472_reg[5]/Q
                         net (fo=2, routed)           4.004     6.250    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_3[5]
    DSP48_X0Y18          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.668     7.226    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y18          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.000     7.226    
                         clock uncertainty           -0.118     7.109    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413     6.696    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out1_top_dpu_clk_wiz_0 rise@5.556ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.456ns (10.458%)  route 3.904ns (89.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 7.225 - 5.556 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.844     1.847    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X40Y109        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_fdre_C_Q)         0.456     2.303 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/Q
                         net (fo=2, routed)           3.904     6.207    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/Q[4]
    DSP48_X0Y16          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      5.556     5.556 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.556 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612     7.168    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.742 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.468    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.559 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.667     7.225    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X0Y16          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism              0.000     7.225    
                         clock uncertainty           -0.118     7.108    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450     6.658    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  0.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.879%)  route 0.241ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.558     0.560    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X41Y11         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg[18]/Q
                         net (fo=1, routed)           0.241     0.942    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_ad0850dd_reg_n_0_[18]
    SLICE_X50Y12         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.819     0.821    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X50Y12         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[18]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.076     0.892    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[3].s_56b585a2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.847%)  route 0.305ns (62.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.609     0.611    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X97Y96         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[3].s_56b585a2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[4].g_59494928[3].s_56b585a2_reg[0]/Q
                         net (fo=1, routed)           0.305     1.057    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]_0[0]
    SLICE_X97Y107        LUT3 (Prop_lut3_I0_O)        0.045     1.102 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28[0]_i_1/O
                         net (fo=1, routed)           0.000     1.102    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28[0]_i_1_n_0
    SLICE_X97Y107        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.964     0.966    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X97Y107        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
                         clock pessimism             -0.005     0.961    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.091     1.052    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.577%)  route 0.113ns (44.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.555     0.557    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X35Y31         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.113     0.810    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X2Y12          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.909     0.911    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X2Y12          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.250     0.660    
    DSP48_X2Y12          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.760    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.048%)  route 0.115ns (44.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.558     0.560    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X35Y88         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     0.816    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X2Y35          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.915     0.917    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X2Y35          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.251     0.665    
    DSP48_X2Y35          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.765    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.991%)  route 0.115ns (45.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.591     0.593    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X21Y38         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_1714e1cc.s_a45d67bf_reg/Q
                         net (fo=3, routed)           0.115     0.849    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1_1
    DSP48_X1Y15          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.950     0.952    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/dpu_2x_clk
    DSP48_X1Y15          DSP48E1                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
                         clock pessimism             -0.253     0.698    
    DSP48_X1Y15          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.100     0.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/g_6fde1118.srl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.184ns (36.031%)  route 0.327ns (63.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.610     0.612    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/dpu_2x_clk
    SLICE_X97Y99         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/g_6fde1118.srl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].g_0c103e26[0].u_ds_wgt/g_6fde1118.srl_reg[5]/Q
                         net (fo=1, routed)           0.327     1.079    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]_0[5]
    SLICE_X95Y100        LUT3 (Prop_lut3_I0_O)        0.043     1.122 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28[5]_i_1/O
                         net (fo=1, routed)           0.000     1.122    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28[5]_i_1_n_0
    SLICE_X95Y100        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.966     0.968    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X95Y100        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
                         clock pessimism             -0.005     0.963    
    SLICE_X95Y100        FDRE (Hold_fdre_C_D)         0.107     1.070    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[11].s_56b585a2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.438%)  route 0.246ns (63.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.633     0.635    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X52Y137        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[11].s_56b585a2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[11].s_56b585a2_reg[7]/Q
                         net (fo=1, routed)           0.246     1.022    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[7]_0[7]
    SLICE_X48Y134        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.906     0.908    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/dpu_2x_clk
    SLICE_X48Y134        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[7]/C
                         clock pessimism             -0.009     0.899    
    SLICE_X48Y134        FDRE (Hold_fdre_C_D)         0.070     0.969    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[11].s_56b585a2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.903%)  route 0.241ns (63.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.633     0.635    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X52Y137        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[11].s_56b585a2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[11].s_56b585a2_reg[5]/Q
                         net (fo=1, routed)           0.241     1.017    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[7]_0[5]
    SLICE_X49Y133        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.905     0.907    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/dpu_2x_clk
    SLICE_X49Y133        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[5]/C
                         clock pessimism             -0.009     0.898    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)         0.066     0.964    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[6].s_56b585a2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.549%)  route 0.256ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.561     0.563    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X37Y48         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[6].s_56b585a2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[3].g_59494928[6].s_56b585a2_reg[3]/Q
                         net (fo=1, routed)           0.256     0.959    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[7]_0[3]
    SLICE_X40Y55         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.826     0.828    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/dpu_2x_clk
    SLICE_X40Y55         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[3]/C
                         clock pessimism              0.000     0.828    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.078     0.906    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[1].g_0c103e26[1].u_ds_wgt/g_6fde1118.srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_4dc21472_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.990%)  route 0.262ns (65.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.556     0.558    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/dpu_2x_clk
    SLICE_X51Y45         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_f03b5cb7[1].g_c9442bf1[1].u_828f25c5/g_6fde1118.srl_reg[2]/Q
                         net (fo=1, routed)           0.262     0.961    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_4dc21472_reg[7]_0[2]
    SLICE_X45Y50         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_4dc21472_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.827     0.829    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X45Y50         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_4dc21472_reg[2]/C
                         clock pessimism              0.000     0.829    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.078     0.907    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_4dc21472_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_dpu_clk_wiz_0
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.556       3.400      BUFGCTRL_X0Y1    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X2Y2       top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X3Y29      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X1Y13      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X1Y3       top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X3Y44      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X4Y43      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X0Y11      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X3Y36      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.556       3.402      DSP48_X3Y27      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[6].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].g_91a7f445.u_9efd336d/u_dsp/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.556       207.804    MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X4Y15      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[2].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X42Y104    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X42Y104    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X30Y22     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X30Y22     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X30Y22     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X30Y22     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X30Y22     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X30Y22     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X30Y22     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[5].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X103Y142   top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X103Y142   top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X103Y142   top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X103Y142   top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X103Y142   top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X103Y142   top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].g_abd4b781.s_6ddd7a28_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X96Y145    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X97Y144    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X96Y145    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X96Y145    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_dpu_clk_wiz_0
  To Clock:  clk_out2_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].s_640760d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 0.456ns (4.807%)  route 9.030ns (95.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 12.731 - 11.111 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.904     1.907    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/m_axi_dpu_aclk
    SLICE_X56Y111        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].s_640760d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].s_640760d6_reg[1]/Q
                         net (fo=6, routed)           9.030    11.393    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_0dd44d8a[1]
    RAMB36_X0Y7          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.617    12.731    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_3/CLKARDCLK
                         clock pessimism              0.000    12.731    
                         clock uncertainty           -0.129    12.602    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.036    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_3
  -------------------------------------------------------------------
                         required time                         12.036    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 0.456ns (4.951%)  route 8.755ns (95.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 12.722 - 11.111 ) 
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.900     1.903    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/m_axi_dpu_aclk
    SLICE_X57Y115        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.456     2.359 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[2]/Q
                         net (fo=6, routed)           8.755    11.114    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_0dd44d8a[2]
    RAMB36_X0Y5          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.608    12.722    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4/CLKARDCLK
                         clock pessimism              0.000    12.722    
                         clock uncertainty           -0.129    12.593    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.027    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4
  -------------------------------------------------------------------
                         required time                         12.027    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.419ns (4.607%)  route 8.676ns (95.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 12.774 - 11.111 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.886     1.889    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X29Y133        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.419     2.308 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[50]/Q
                         net (fo=25, routed)          8.676    10.984    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_ffc31309[6]
    RAMB36_X5Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.660    12.774    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
                         clock pessimism              0.000    12.774    
                         clock uncertainty           -0.129    12.645    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    11.904    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_0
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 0.456ns (4.958%)  route 8.741ns (95.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 12.722 - 11.111 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.902     1.905    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/m_axi_dpu_aclk
    SLICE_X60Y115        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     2.361 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[4]/Q
                         net (fo=6, routed)           8.741    11.102    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_0dd44d8a[4]
    RAMB36_X0Y5          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.608    12.722    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4/CLKARDCLK
                         clock pessimism              0.000    12.722    
                         clock uncertainty           -0.129    12.593    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.027    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_4
  -------------------------------------------------------------------
                         required time                         12.027    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 0.419ns (4.611%)  route 8.669ns (95.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 12.758 - 11.111 ) 
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.881     1.884    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X27Y132        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y132        FDRE (Prop_fdre_C_Q)         0.419     2.303 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[44]/Q
                         net (fo=25, routed)          8.669    10.972    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_ffc31309[0]
    RAMB36_X4Y11         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.644    12.758    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y11         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                         clock pessimism              0.014    12.772    
                         clock uncertainty           -0.129    12.643    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.741    11.902    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 0.456ns (5.007%)  route 8.652ns (94.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 12.646 - 11.111 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.902     1.905    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/m_axi_dpu_aclk
    SLICE_X60Y115        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     2.361 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[3].s_640760d6_reg[7]/Q
                         net (fo=6, routed)           8.652    11.013    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_0dd44d8a[7]
    RAMB36_X2Y7          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.532    12.646    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y7          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_2/CLKARDCLK
                         clock pessimism              0.000    12.646    
                         clock uncertainty           -0.129    12.517    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    11.951    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_2
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].s_640760d6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 0.456ns (4.985%)  route 8.692ns (95.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 12.734 - 11.111 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.904     1.907    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/m_axi_dpu_aclk
    SLICE_X56Y111        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].s_640760d6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.456     2.363 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_3124dbb0/g_e57cde19[0].s_640760d6_reg[1]/Q
                         net (fo=6, routed)           8.692    11.055    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_0dd44d8a[1]
    RAMB36_X0Y8          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.620    12.734    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0/CLKARDCLK
                         clock pessimism              0.000    12.734    
                         clock uncertainty           -0.129    12.605    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.039    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[0].u_023226ce/s_92cda069_reg_0
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 0.752ns (7.703%)  route 9.010ns (92.297%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 12.594 - 11.111 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.753     1.756    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/m_axi_dpu_aclk
    SLICE_X21Y49         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.456     2.212 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_d34c3b53_reg[2]/Q
                         net (fo=32, routed)          9.010    11.222    top_i/dpu_eu_0/inst/u_regs4/s_94f12be3_reg[0][2]
    SLICE_X43Y89         MUXF7 (Prop_muxf7_S_O)       0.296    11.518 r  top_i/dpu_eu_0/inst/u_regs4/s_89eeae3d_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    11.518    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[39]_0[18]
    SLICE_X43Y89         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.480    12.594    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/m_axi_dpu_aclk
    SLICE_X43Y89         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[18]/C
                         clock pessimism              0.000    12.594    
                         clock uncertainty           -0.129    12.465    
    SLICE_X43Y89         FDRE (Setup_fdre_C_D)        0.064    12.529    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/s_89eeae3d_reg[18]
  -------------------------------------------------------------------
                         required time                         12.529    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 0.419ns (4.666%)  route 8.561ns (95.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 12.758 - 11.111 ) 
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.886     1.889    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X29Y133        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_fdre_C_Q)         0.419     2.308 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/g_95429c07[4].g_7bb4613e.s_8b359289_reg[50]/Q
                         net (fo=25, routed)          8.561    10.869    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_ffc31309[6]
    RAMB36_X4Y11         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.644    12.758    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y11         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                         clock pessimism              0.014    12.772    
                         clock uncertainty           -0.129    12.643    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    11.902    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 0.456ns (4.950%)  route 8.757ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 12.757 - 11.111 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.730     1.733    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/m_axi_dpu_aclk
    SLICE_X70Y43         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y43         FDRE (Prop_fdre_C_Q)         0.456     2.189 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_6a27661e/s_85326035_reg[8]/Q
                         net (fo=27, routed)          8.757    10.946    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_ffc31309[8]
    RAMB36_X5Y17         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.643    12.757    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/m_axi_dpu_aclk
    RAMB36_X5Y17         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
                         clock pessimism              0.000    12.757    
                         clock uncertainty           -0.129    12.628    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.062    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[3].u_023226ce/s_92cda069_reg_0
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  1.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_fced5505.s_bc11f753_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.286%)  route 0.215ns (56.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.636     0.638    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X50Y104        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     0.802 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[4]/Q
                         net (fo=1, routed)           0.215     1.017    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/D[4]
    SLICE_X46Y102        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_fced5505.s_bc11f753_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.913     0.915    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X46Y102        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_fced5505.s_bc11f753_reg[4]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.060     0.966    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[3].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[1].u_3f8488f4/g_76ac48ca.g_fced5505.s_bc11f753_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_60c33e66.g_b235cc2b[0].u_851ed96d/g_7a0353b0[5].g_a34448e5.s_8b512823_reg[5][0]__0_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.880%)  route 0.332ns (64.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.585     0.587    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_60c33e66.g_b235cc2b[0].u_851ed96d/m_axi_dpu_aclk
    SLICE_X80Y94         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_60c33e66.g_b235cc2b[0].u_851ed96d/g_7a0353b0[5].g_a34448e5.s_8b512823_reg[5][0]__0_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_60c33e66.g_b235cc2b[0].u_851ed96d/g_7a0353b0[5].g_a34448e5.s_8b512823_reg[5][0]__0_rep__0/Q
                         net (fo=8, routed)           0.332     1.060    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_60c33e66.g_b235cc2b[0].u_851ed96d_n_3
    SLICE_X66Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.105 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af[0][77]_i_1/O
                         net (fo=1, routed)           0.000     1.105    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af[0][77]_i_1_n_0
    SLICE_X66Y102        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.937     0.939    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X66Y102        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][77]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.120     1.054    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[1].u_d4d6c03f/g_e9ef34cd[0].g_6d745a4a.s_9b77c7af_reg[0][77]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[408]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.410%)  route 0.253ns (57.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.557     0.559    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/m_axi_dpu_aclk
    SLICE_X52Y2          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[408]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[408]/Q
                         net (fo=1, routed)           0.253     0.952    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/g_19e2938c[5].g_6a44d99a[0].u_e6b48cb3/inst_dsp48e2/g_cedbdfb3.s_8010d7f1[0]
    SLICE_X46Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.997 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/g_19e2938c[5].g_6a44d99a[0].u_e6b48cb3/inst_dsp48e2/g_cedbdfb3.s_8010d7f1[120]_i_1__0/O
                         net (fo=1, routed)           0.000     0.997    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[143]_1[0]
    SLICE_X46Y2          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.828     0.830    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/m_axi_dpu_aclk
    SLICE_X46Y2          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[120]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X46Y2          FDRE (Hold_fdre_C_D)         0.121     0.946    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_43b3ac32/g_cedbdfb3.s_8010d7f1_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_b0a68461_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_81_83/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.664     0.666    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/m_axi_dpu_aclk
    SLICE_X61Y100        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_b0a68461_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_b0a68461_reg[81]/Q
                         net (fo=1, routed)           0.237     1.045    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_81_83/DIA
    SLICE_X58Y95         RAMD64E                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_81_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.849     0.851    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_81_83/WCLK
    SLICE_X58Y95         RAMD64E                                      r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_81_83/RAMA/CLK
                         clock pessimism             -0.005     0.846    
    SLICE_X58Y95         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.993    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[1].u_b7f50537/g_7f7da5da.u_52ef9738/u_c2b52391/s_92cda069_reg_0_63_81_83/RAMA
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_70122464_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_ed33155d_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.004%)  route 0.218ns (62.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.559     0.561    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/m_axi_dpu_aclk
    SLICE_X39Y51         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_70122464_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].s_70122464_reg[60]/Q
                         net (fo=2, routed)           0.218     0.907    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_ed33155d_reg[95]_0[60]
    SLICE_X47Y47         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_ed33155d_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.828     0.830    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/m_axi_dpu_aclk
    SLICE_X47Y47         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_ed33155d_reg[60]/C
                         clock pessimism              0.000     0.830    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.025     0.855    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/g_09d8ccfc.s_ed33155d_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/s_c63cd6a9_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_6ad31904/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.559     0.561    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/m_axi_dpu_aclk
    SLICE_X36Y51         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/s_c63cd6a9_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/m_dad332bf/m_705b8e64/g_be0756b3[0].g_40ae2e02.m_1dba719c/s_c63cd6a9_reg[52]/Q
                         net (fo=1, routed)           0.227     0.952    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_6ad31904/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[106]_0[52]
    SLICE_X37Y47         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_6ad31904/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.828     0.830    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_6ad31904/g_35d7d1fc[0].u_896d2935/m_axi_dpu_aclk
    SLICE_X37Y47         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_6ad31904/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[52]/C
                         clock pessimism              0.000     0.830    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.070     0.900    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_6ad31904/g_35d7d1fc[0].u_896d2935/g_611ebcf4.s_6eab44ee_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_0f668d02/s_ff21711b_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_bae18545/g_7a0353b0[0].g_706b8664.s_8b512823_reg[0][80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.944%)  route 0.241ns (63.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.560     0.562    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_0f668d02/m_axi_dpu_aclk
    SLICE_X47Y5          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_0f668d02/s_ff21711b_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_0f668d02/s_ff21711b_reg[80]/Q
                         net (fo=1, routed)           0.241     0.943    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_bae18545/g_7a0353b0[0].g_706b8664.s_8b512823_reg[0][95]_0[80]
    SLICE_X52Y5          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_bae18545/g_7a0353b0[0].g_706b8664.s_8b512823_reg[0][80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.823     0.825    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_bae18545/m_axi_dpu_aclk
    SLICE_X52Y5          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_bae18545/g_7a0353b0[0].g_706b8664.s_8b512823_reg[0][80]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X52Y5          FDRE (Hold_fdre_C_D)         0.071     0.891    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_5e95f3e2/u_1134bd62/u_18022e7e/u_bae18545/g_7a0353b0[0].g_706b8664.s_8b512823_reg[0][80]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_6cd9f7ea_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_d29a5db5_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.119%)  route 0.225ns (57.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.561     0.563    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/m_axi_dpu_aclk
    SLICE_X46Y48         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_6cd9f7ea_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_6cd9f7ea_reg[102]/Q
                         net (fo=4, routed)           0.225     0.952    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_6cd9f7ea_reg_n_0_[102]
    SLICE_X43Y51         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_d29a5db5_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.827     0.829    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/m_axi_dpu_aclk
    SLICE_X43Y51         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_d29a5db5_reg[102]/C
                         clock pessimism              0.000     0.829    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.070     0.899    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_d185dc89/u_1c8d8ad4/u_2917af6a/s_d29a5db5_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af_reg[2][88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.495%)  route 0.169ns (54.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.668     0.670    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/m_axi_dpu_aclk
    SLICE_X84Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af_reg[2][88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.141     0.811 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_099c94b4/g_64cdfbca[0].u_d4d6c03f/g_e9ef34cd[2].g_6d745a4a.s_9b77c7af_reg[2][88]/Q
                         net (fo=1, routed)           0.169     0.980    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[383]_0[280]
    SLICE_X80Y99         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.855     0.857    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/m_axi_dpu_aclk
    SLICE_X80Y99         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[280]/C
                         clock pessimism             -0.005     0.852    
    SLICE_X80Y99         FDRE (Hold_fdre_C_D)         0.075     0.927    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/g_3fc22ade.s_b781e8f7_reg[280]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/s_5362f3e8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_aa097d77/s_8524b60b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.286%)  route 0.248ns (63.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.552     0.554    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/m_axi_dpu_aclk
    SLICE_X52Y36         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/s_5362f3e8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_7d540bc6/u_900d28db/s_5362f3e8_reg[3]/Q
                         net (fo=2, routed)           0.248     0.942    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_aa097d77/D[3]
    SLICE_X45Y34         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_aa097d77/s_8524b60b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.821     0.823    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_aa097d77/m_axi_dpu_aclk
    SLICE_X45Y34         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_aa097d77/s_8524b60b_reg[3]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.070     0.888    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_8f276c93/g_d4cf40a3[1].u_aa097d77/s_8524b60b_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_top_dpu_clk_wiz_0
Waveform(ns):       { 0.000 5.556 }
Period(ns):         11.111
Sources:            { top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         11.111      7.227      DSP48_X3Y11      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_25c793f4/u_a8973e47/s_1a3af9fa_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X3Y14      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X2Y59      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[1].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X0Y19      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X4Y35      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X2Y14      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X4Y59      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[9].u_727df53e/g_7e013b5a[2].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X3Y56      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X2Y10      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[0].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.443         11.111      7.668      DSP48_X1Y14      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[3].g_b95b5937.u_6ee4500c/inst_dsp48e2/g_6e2e42a8.u_dsp48e1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       11.111      202.249    MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.556       4.306      SLICE_X42Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X46Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X46Y8      top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/g_ccc7d729[6].u_ab33d219/u_d69eca3d/u_c2b52391/s_92cda069_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.556       4.306      SLICE_X54Y66     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X62Y67     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.556       4.306      SLICE_X62Y67     top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_4314ae56/g_c6859d57[0].u_efb10811/u_c2b52391/s_92cda069_reg_0_3_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_top_dpu_clk_wiz_0
  To Clock:  clkfbout_top_dpu_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_top_dpu_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_top_dpu_clk_wiz_0
  To Clock:  clk_out1_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.882ns (10.873%)  route 7.230ns (89.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.262 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[15]
                         net (fo=1, routed)           7.230     9.911    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[261]
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.703    12.817    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[5]/C
                         clock pessimism             -0.174    12.643    
                         clock uncertainty           -0.249    12.395    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)       -0.062    12.333    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 0.882ns (11.213%)  route 6.984ns (88.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.262 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOPBDOP[1]
                         net (fo=1, routed)           6.984     9.664    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[263]
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.703    12.817    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[7]/C
                         clock pessimism             -0.174    12.643    
                         clock uncertainty           -0.249    12.395    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)       -0.040    12.355    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 0.882ns (11.478%)  route 6.802ns (88.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.262 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[10]
                         net (fo=1, routed)           6.802     9.483    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[256]
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.703    12.817    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[0]/C
                         clock pessimism             -0.174    12.643    
                         clock uncertainty           -0.249    12.395    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)       -0.095    12.300    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 0.882ns (11.488%)  route 6.795ns (88.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.262 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[12]
                         net (fo=1, routed)           6.795     9.476    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[258]
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.703    12.817    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[2]/C
                         clock pessimism             -0.174    12.643    
                         clock uncertainty           -0.249    12.395    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)       -0.093    12.302    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 0.882ns (11.952%)  route 6.497ns (88.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 7.262 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[11]
                         net (fo=1, routed)           6.497     9.178    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[257]
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.703    12.817    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X29Y101        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[1]/C
                         clock pessimism             -0.174    12.643    
                         clock uncertainty           -0.249    12.395    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)       -0.093    12.302    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[8].s_56b585a2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 0.882ns (12.703%)  route 6.061ns (87.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 7.076 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[7]
                         net (fo=1, routed)           6.061     8.742    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[253]
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.518    12.632    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[5]/C
                         clock pessimism             -0.174    12.458    
                         clock uncertainty           -0.249    12.209    
    SLICE_X26Y84         FDRE (Setup_fdre_C_D)       -0.030    12.179    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 0.882ns (12.835%)  route 5.990ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 7.076 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[9]
                         net (fo=1, routed)           5.990     8.670    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[255]
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.518    12.632    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]/C
                         clock pessimism             -0.174    12.458    
                         clock uncertainty           -0.249    12.209    
    SLICE_X26Y84         FDRE (Setup_fdre_C_D)       -0.013    12.196    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 0.882ns (13.258%)  route 5.771ns (86.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 7.076 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[2]
                         net (fo=1, routed)           5.771     8.451    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[248]
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.518    12.632    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[0]/C
                         clock pessimism             -0.174    12.458    
                         clock uncertainty           -0.249    12.209    
    SLICE_X26Y84         FDRE (Setup_fdre_C_D)       -0.047    12.162    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 0.882ns (13.563%)  route 5.621ns (86.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 7.076 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[8]
                         net (fo=1, routed)           5.621     8.301    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[254]
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.518    12.632    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[6]/C
                         clock pessimism             -0.174    12.458    
                         clock uncertainty           -0.249    12.209    
    SLICE_X26Y84         FDRE (Setup_fdre_C_D)       -0.013    12.196    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_top_dpu_clk_wiz_0 rise@11.111ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.882ns (14.252%)  route 5.306ns (85.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 7.076 - 5.556 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.795     1.798    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/m_axi_dpu_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.680 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[2].u_023226ce/s_92cda069_reg_3/DOBDO[6]
                         net (fo=1, routed)           5.306     7.987    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[252]
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.518    12.632    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X26Y84         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[4]/C
                         clock pessimism             -0.174    12.458    
                         clock uncertainty           -0.249    12.209    
    SLICE_X26Y84         FDRE (Setup_fdre_C_D)       -0.016    12.193    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[2].g_59494928[7].s_56b585a2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  4.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[6].g_59494928[10].s_56b585a2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.204ns (31.296%)  route 0.448ns (68.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.644     0.646    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/m_axi_dpu_aclk
    RAMB36_X4Y11         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.204     0.850 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[6].u_023226ce/s_92cda069_reg_4/DOBDO[14]
                         net (fo=1, routed)           0.448     1.298    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[662]
    SLICE_X91Y68         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[6].g_59494928[10].s_56b585a2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.869     0.871    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X91Y68         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[6].g_59494928[10].s_56b585a2_reg[6]/C
                         clock pessimism              0.050     0.921    
                         clock uncertainty            0.249     1.170    
    SLICE_X91Y68         FDRE (Hold_fdre_C_D)         0.076     1.246    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[6].g_59494928[10].s_56b585a2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[1].s_6ecfa666_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.651%)  route 0.542ns (79.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.585     0.587    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X31Y37         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[4]/Q
                         net (fo=1, routed)           0.542     1.269    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[300]
    SLICE_X28Y39         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[1].s_6ecfa666_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.854     0.856    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X28Y39         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[1].s_6ecfa666_reg[4]/C
                         clock pessimism              0.050     0.906    
                         clock uncertainty            0.249     1.155    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.061     1.216    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[1].s_6ecfa666_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[1].s_6ecfa666_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.769%)  route 0.538ns (79.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.584     0.586    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X29Y34         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[2]/Q
                         net (fo=1, routed)           0.538     1.264    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[202]
    SLICE_X31Y36         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[1].s_6ecfa666_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.851     0.853    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X31Y36         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[1].s_6ecfa666_reg[2]/C
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.249     1.152    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.059     1.211    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[1].s_6ecfa666_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[4].s_56b585a2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.204ns (31.101%)  route 0.452ns (68.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.583     0.585    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y15         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     0.789 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[7].u_023226ce/s_92cda069_reg_1/DOPBDOP[0]
                         net (fo=1, routed)           0.452     1.241    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[706]
    SLICE_X47Y79         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[4].s_56b585a2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.815     0.817    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X47Y79         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[4].s_56b585a2_reg[2]/C
                         clock pessimism              0.050     0.867    
                         clock uncertainty            0.249     1.116    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.070     1.186    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[7].g_59494928[4].s_56b585a2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.204%)  route 0.514ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.573     0.575    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X66Y80         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[10].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[4]/Q
                         net (fo=1, routed)           0.514     1.252    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[372]
    SLICE_X60Y72         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.837     0.839    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X60Y72         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[4]/C
                         clock pessimism              0.050     0.889    
                         clock uncertainty            0.249     1.138    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.059     1.197    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[10].s_6ecfa666_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[11].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[11].s_6ecfa666_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.733%)  route 0.539ns (79.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.580     0.582    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X65Y92         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[11].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[11].g_5364641e[0].g_e3e91857[2].s_dc1818ef_reg[4]/Q
                         net (fo=1, routed)           0.539     1.262    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[284]
    SLICE_X57Y86         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[11].s_6ecfa666_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.844     0.846    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X57Y86         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[11].s_6ecfa666_reg[4]/C
                         clock pessimism              0.050     0.896    
                         clock uncertainty            0.249     1.145    
    SLICE_X57Y86         FDRE (Hold_fdre_C_D)         0.061     1.206    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[2].g_534ceca6[11].s_6ecfa666_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[11].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[11].s_6ecfa666_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.742%)  route 0.573ns (80.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.581     0.583    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X64Y94         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[11].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[11].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[1]/Q
                         net (fo=1, routed)           0.573     1.297    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[377]
    SLICE_X58Y98         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[11].s_6ecfa666_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.850     0.852    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X58Y98         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[11].s_6ecfa666_reg[1]/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.249     1.151    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.089     1.240    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[11].s_6ecfa666_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[0].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[0].s_6ecfa666_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.455%)  route 0.548ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.582     0.584    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X28Y32         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[0].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[0].g_5364641e[0].g_e3e91857[3].s_dc1818ef_reg[7]/Q
                         net (fo=1, routed)           0.548     1.273    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[295]
    SLICE_X29Y35         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[0].s_6ecfa666_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.851     0.853    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X29Y35         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[0].s_6ecfa666_reg[7]/C
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.249     1.152    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.063     1.215    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[3].g_534ceca6[0].s_6ecfa666_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[1].s_56b585a2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.204ns (30.791%)  route 0.459ns (69.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.588     0.590    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/m_axi_dpu_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.204     0.794 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_030d789c/u_dfd908ed/u_8578cac3/g_cf5ffc2b[5].u_023226ce/s_92cda069_reg_0/DOBDO[13]
                         net (fo=1, routed)           0.459     1.253    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_f53a7231[493]
    SLICE_X48Y87         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[1].s_56b585a2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.822     0.824    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X48Y87         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[1].s_56b585a2_reg[5]/C
                         clock pessimism              0.050     0.874    
                         clock uncertainty            0.249     1.123    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.071     1.194    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_df44b103[5].g_59494928[1].s_56b585a2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[1].s_6ecfa666_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out1_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_dpu_clk_wiz_0 rise@0.000ns - clk_out2_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.164ns (23.940%)  route 0.521ns (76.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.557     0.559    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/m_axi_dpu_aclk
    SLICE_X36Y37         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_4fc06dda/u_5e5a7180/u_799cf01a/g_708d66fc[1].g_5364641e[0].g_e3e91857[1].s_dc1818ef_reg[4]/Q
                         net (fo=1, routed)           0.521     1.244    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/s_3958cdf8[108]
    SLICE_X37Y37         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[1].s_6ecfa666_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.823     0.825    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/dpu_2x_clk
    SLICE_X37Y37         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[1].s_6ecfa666_reg[4]/C
                         clock pessimism              0.050     0.875    
                         clock uncertainty            0.249     1.124    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.061     1.185    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_4168fb56[1].g_534ceca6[1].s_6ecfa666_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_dpu_clk_wiz_0
  To Clock:  clk_out2_top_dpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 0.964ns (13.150%)  route 6.367ns (86.850%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 12.596 - 11.111 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 7.402 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.843     1.846    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X39Y112        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDRE (Prop_fdre_C_Q)         0.456     2.302 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/Q
                         net (fo=7, routed)           5.077     7.379    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.150     7.529 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__9__0/O
                         net (fo=2, routed)           0.824     8.352    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_98866fa5_34[1]
    SLICE_X38Y19         LUT4 (Prop_lut4_I2_O)        0.358     8.710 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.466     9.177    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4_34[1]
    SLICE_X36Y20         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.481    12.596    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X36Y20         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.174    12.422    
                         clock uncertainty           -0.249    12.173    
    SLICE_X36Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.234    11.939    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         11.939    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.794ns (10.837%)  route 6.533ns (89.163%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 12.602 - 11.111 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 7.403 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.844     1.847    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X38Y111        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=8, routed)           4.821     7.186    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[34]
    SLICE_X41Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.310 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__41/O
                         net (fo=3, routed)           1.005     8.315    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_98866fa5_24[0]
    SLICE_X39Y9          LUT4 (Prop_lut4_I1_O)        0.152     8.467 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.707     9.174    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4_24[1]
    SLICE_X36Y14         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.487    12.602    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X36Y14         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.174    12.428    
                         clock uncertainty           -0.249    12.179    
    SLICE_X36Y14         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    11.947    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         11.947    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.922ns  (logic 2.061ns (26.015%)  route 5.861ns (73.985%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 12.769 - 11.111 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 7.214 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     1.658    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X36Y53         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/Q
                         net (fo=2, routed)           4.986     7.162    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][127]
    SLICE_X37Y137        LUT3 (Prop_lut3_I1_O)        0.117     7.279 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=2, routed)           0.876     8.154    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[22]_0[0]
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.332     8.486 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     8.486    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_5910
    SLICE_X37Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.018 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_10[0]
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.580 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.580    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[17]
    SLICE_X37Y141        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.655    12.769    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X37Y141        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]/C
                         clock pessimism             -0.174    12.595    
                         clock uncertainty           -0.249    12.347    
    SLICE_X37Y141        FDRE (Setup_fdre_C_D)        0.062    12.409    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 0.938ns (12.598%)  route 6.508ns (87.402%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 12.596 - 11.111 ) 
    Source Clock Delay      (SCD):    1.846ns = ( 7.402 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.843     1.846    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X39Y112        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y112        FDRE (Prop_fdre_C_Q)         0.456     2.302 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/Q
                         net (fo=7, routed)           5.077     7.379    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[10]
    SLICE_X39Y19         LUT4 (Prop_lut4_I0_O)        0.150     7.529 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__9__0/O
                         net (fo=2, routed)           0.824     8.352    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_98866fa5_34[1]
    SLICE_X38Y19         LUT5 (Prop_lut5_I3_O)        0.332     8.684 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[3].u_srl_i_1__13/O
                         net (fo=1, routed)           0.607     9.292    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_0
    SLICE_X36Y20         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.481    12.596    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X36Y20         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/CLK
                         clock pessimism             -0.174    12.422    
                         clock uncertainty           -0.249    12.173    
    SLICE_X36Y20         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    12.121    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 1.086ns (14.360%)  route 6.477ns (85.640%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 12.820 - 11.111 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 7.223 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.664     1.667    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X48Y46         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[15]/Q
                         net (fo=8, routed)           4.097     6.220    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[243]
    SLICE_X88Y128        LUT5 (Prop_lut5_I3_O)        0.152     6.372 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1/O
                         net (fo=2, routed)           0.742     7.115    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1_n_0
    SLICE_X87Y126        LUT4 (Prop_lut4_I2_O)        0.326     7.441 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__29/O
                         net (fo=3, routed)           1.113     8.553    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/s_98866fa5[0]
    SLICE_X87Y127        LUT4 (Prop_lut4_I1_O)        0.152     8.705 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[2].u_srl_i_1/O
                         net (fo=1, routed)           0.524     9.230    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4[1]
    SLICE_X86Y125        SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.706    12.820    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X86Y125        SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl/CLK
                         clock pessimism             -0.174    12.646    
                         clock uncertainty           -0.249    12.398    
    SLICE_X86Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    12.166    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[10].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[2].u_srl
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 1.950ns (24.963%)  route 5.861ns (75.037%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 12.769 - 11.111 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 7.214 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     1.658    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X36Y53         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/Q
                         net (fo=2, routed)           4.986     7.162    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][127]
    SLICE_X37Y137        LUT3 (Prop_lut3_I1_O)        0.117     7.279 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=2, routed)           0.876     8.154    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[22]_0[0]
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.332     8.486 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     8.486    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_5910
    SLICE_X37Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.018 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_10[0]
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.469 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.469    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[16]
    SLICE_X37Y141        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.655    12.769    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X37Y141        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[16]/C
                         clock pessimism             -0.174    12.595    
                         clock uncertainty           -0.249    12.347    
    SLICE_X37Y141        FDRE (Setup_fdre_C_D)        0.062    12.409    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[16]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 1.947ns (24.935%)  route 5.861ns (75.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 12.768 - 11.111 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 7.214 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     1.658    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X36Y53         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/Q
                         net (fo=2, routed)           4.986     7.162    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][127]
    SLICE_X37Y137        LUT3 (Prop_lut3_I1_O)        0.117     7.279 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=2, routed)           0.876     8.154    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[22]_0[0]
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.332     8.486 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     8.486    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_5910
    SLICE_X37Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.018 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.466 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.466    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[13]
    SLICE_X37Y140        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.654    12.768    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X37Y140        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[13]/C
                         clock pessimism             -0.174    12.594    
                         clock uncertainty           -0.249    12.346    
    SLICE_X37Y140        FDRE (Setup_fdre_C_D)        0.062    12.408    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[13]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 1.926ns (24.732%)  route 5.861ns (75.268%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 12.768 - 11.111 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 7.214 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.655     1.658    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/dpu_2x_clk
    SLICE_X36Y53         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518     2.176 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[19]/Q
                         net (fo=2, routed)           4.986     7.162    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][127]
    SLICE_X37Y137        LUT3 (Prop_lut3_I1_O)        0.117     7.279 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_5/O
                         net (fo=2, routed)           0.876     8.154    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[22]_0[0]
    SLICE_X37Y138        LUT4 (Prop_lut4_I3_O)        0.332     8.486 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[2].u_a326a45b/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_9/O
                         net (fo=1, routed)           0.000     8.486    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_5910
    SLICE_X37Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.018 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.018    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.132    top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.445 r  top_i/dpu_eu_0/inst/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.445    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[15]
    SLICE_X37Y140        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.654    12.768    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X37Y140        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]/C
                         clock pessimism             -0.174    12.594    
                         clock uncertainty           -0.249    12.346    
    SLICE_X37Y140        FDRE (Setup_fdre_C_D)        0.062    12.408    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[5].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 0.766ns (10.480%)  route 6.543ns (89.520%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 12.602 - 11.111 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 7.403 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.844     1.847    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X38Y111        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=8, routed)           4.821     7.186    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[34]
    SLICE_X41Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.310 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b0__41/O
                         net (fo=3, routed)           1.005     8.315    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/s_98866fa5_24[0]
    SLICE_X39Y9          LUT5 (Prop_lut5_I0_O)        0.124     8.439 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[3].u_srl_i_1__3/O
                         net (fo=1, routed)           0.717     9.156    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].s_b3fb9c55_reg_0
    SLICE_X36Y14         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.487    12.602    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X36Y14         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl/CLK
                         clock pessimism             -0.174    12.428    
                         clock uncertainty           -0.249    12.179    
    SLICE_X36Y14         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    12.127    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[3].u_srl
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[1].u_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out2_top_dpu_clk_wiz_0 rise@11.111ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 0.957ns (13.494%)  route 6.135ns (86.506%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 12.602 - 11.111 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 7.397 - 5.556 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.806     1.806    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       1.838     1.841    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X43Y116        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDRE (Prop_fdre_C_Q)         0.456     2.297 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[15]/Q
                         net (fo=8, routed)           4.626     6.923    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/s_d01f2b17[35]
    SLICE_X43Y9          LUT4 (Prop_lut4_I1_O)        0.150     7.073 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g0_b1__40/O
                         net (fo=3, routed)           0.794     7.867    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_5c347808.g_78b48482[1].s_b3fb9c55_reg
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.351     8.218 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_342b4e00/g_54a8b342.u_b032a817/g_5c347808.g_78b48482[1].u_srl_i_1/O
                         net (fo=1, routed)           0.715     8.933    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_7e013b5a[0].g_2f7783b8.s_43e71ef4_24[0]
    SLICE_X36Y14         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[1].u_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                     11.111    11.111 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.111 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         1.612    12.724    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.298 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.023    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.114 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       1.487    12.602    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/m_axi_dpu_aclk
    SLICE_X36Y14         SRL16E                                       r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[1].u_srl/CLK
                         clock pessimism             -0.174    12.428    
                         clock uncertainty           -0.249    12.179    
    SLICE_X36Y14         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.255    11.924    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[0].g_2f7783b8.u_3a555dae/g_5c347808.g_78b48482[1].u_srl
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  2.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.275ns (36.686%)  route 0.475ns (63.314%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.605     0.607    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/dpu_2x_clk
    SLICE_X98Y66         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y66         FDRE (Prop_fdre_C_Q)         0.164     0.771 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[5]/Q
                         net (fo=2, routed)           0.475     1.245    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/s_50a91f5a[6741]
    SLICE_X96Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.290 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[4].u_a326a45b/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[7]_i_8/O
                         net (fo=1, routed)           0.000     1.290    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_8403
    SLICE_X96Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.356 r  top_i/dpu_eu_0/inst/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.356    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[5]
    SLICE_X96Y66         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.872     0.874    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X96Y66         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[5]/C
                         clock pessimism              0.050     0.924    
                         clock uncertainty            0.249     1.173    
    SLICE_X96Y66         FDRE (Hold_fdre_C_D)         0.134     1.307    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[8].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.274ns (36.538%)  route 0.476ns (63.462%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.588     0.590    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X30Y6          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_35d09acc_reg[18]/Q
                         net (fo=2, routed)           0.476     1.230    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/s_50a91f5a[5106]
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.275 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[7].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753[3]_i_6/O
                         net (fo=1, routed)           0.000     1.275    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_6842
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.340 r  top_i/dpu_eu_0/inst/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.340    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[17]_1[2]
    SLICE_X30Y8          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.855     0.857    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X30Y8          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]/C
                         clock pessimism              0.050     0.907    
                         clock uncertainty            0.249     1.156    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.134     1.290    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[1].g_8de8756b.s_bc11f753_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.311ns (41.366%)  route 0.441ns (58.634%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.598     0.600    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X90Y78         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.148     0.748 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[6]/Q
                         net (fo=2, routed)           0.441     1.189    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][38]
    SLICE_X94Y78         LUT4 (Prop_lut4_I1_O)        0.098     1.287 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[7]_i_7/O
                         net (fo=1, routed)           0.000     1.287    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_6661
    SLICE_X94Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.352 r  top_i/dpu_eu_0/inst/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.352    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[6]
    SLICE_X94Y78         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.867     0.869    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X94Y78         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[6]/C
                         clock pessimism              0.050     0.919    
                         clock uncertainty            0.249     1.168    
    SLICE_X94Y78         FDRE (Hold_fdre_C_D)         0.134     1.302    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.252ns (33.265%)  route 0.506ns (66.735%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.632     0.634    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X43Y119        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[13]/Q
                         net (fo=2, routed)           0.506     1.281    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][60]
    SLICE_X42Y113        LUT4 (Prop_lut4_I2_O)        0.045     1.326 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[15]_i_8/O
                         net (fo=1, routed)           0.000     1.326    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_745
    SLICE_X42Y113        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.392 r  top_i/dpu_eu_0/inst/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.392    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[13]
    SLICE_X42Y113        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.907     0.909    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X42Y113        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]/C
                         clock pessimism              0.050     0.959    
                         clock uncertainty            0.249     1.208    
    SLICE_X42Y113        FDRE (Hold_fdre_C_D)         0.134     1.342    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[0].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.279ns (38.450%)  route 0.447ns (61.550%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.640     0.642    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/dpu_2x_clk
    SLICE_X38Y105        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     0.806 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[3].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[12]/Q
                         net (fo=2, routed)           0.447     1.253    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15][44]
    SLICE_X39Y104        LUT4 (Prop_lut4_I1_O)        0.045     1.298 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[1].u_a326a45b/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[15]_i_9/O
                         net (fo=1, routed)           0.000     1.298    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_422
    SLICE_X39Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.368 r  top_i/dpu_eu_0/inst/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.368    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[12]
    SLICE_X39Y104        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.912     0.914    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X39Y104        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]/C
                         clock pessimism              0.050     0.964    
                         clock uncertainty            0.249     1.213    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.105     1.318    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[2].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.274ns (37.990%)  route 0.447ns (62.010%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.600     0.602    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/dpu_2x_clk
    SLICE_X100Y77        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y77        FDRE (Prop_fdre_C_Q)         0.164     0.766 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[9].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[13]/Q
                         net (fo=2, routed)           0.447     1.213    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][231]
    SLICE_X99Y77         LUT4 (Prop_lut4_I1_O)        0.045     1.258 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[5].u_a326a45b/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[15]_i_8/O
                         net (fo=1, routed)           0.000     1.258    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_1105
    SLICE_X99Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.323 r  top_i/dpu_eu_0/inst/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.323    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[13]
    SLICE_X99Y77         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.867     0.869    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X99Y77         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]/C
                         clock pessimism              0.050     0.919    
                         clock uncertainty            0.249     1.168    
    SLICE_X99Y77         FDRE (Hold_fdre_C_D)         0.105     1.273    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[11].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.251ns (36.154%)  route 0.443ns (63.846%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.635     0.637    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X107Y89        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_35d09acc_reg[1]/Q
                         net (fo=2, routed)           0.443     1.221    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/s_50a91f5a[4817]
    SLICE_X103Y85        LUT4 (Prop_lut4_I0_O)        0.045     1.266 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[3]_i_7/O
                         net (fo=1, routed)           0.000     1.266    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_6735
    SLICE_X103Y85        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.331 r  top_i/dpu_eu_0/inst/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.331    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[1]
    SLICE_X103Y85        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.875     0.877    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X103Y85        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]/C
                         clock pessimism              0.050     0.927    
                         clock uncertainty            0.249     1.176    
    SLICE_X103Y85        FDRE (Hold_fdre_C_D)         0.105     1.281    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[6].u_727df53e/g_7e013b5a[1].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.311ns (43.343%)  route 0.407ns (56.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.590     0.592    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/dpu_2x_clk
    SLICE_X8Y34          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.148     0.740 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[0].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[9]/Q
                         net (fo=2, routed)           0.407     1.146    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[15][227]
    SLICE_X9Y30          LUT4 (Prop_lut4_I1_O)        0.098     1.244 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[1].g_07af5fd4[0].g_9aa100cb[0].u_a326a45b/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753[11]_i_8/O
                         net (fo=1, routed)           0.000     1.244    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_3763
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.309 r  top_i/dpu_eu_0/inst/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.309    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[17]_1[9]
    SLICE_X9Y30          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.853     0.855    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X9Y30          FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[9]/C
                         clock pessimism              0.050     0.905    
                         clock uncertainty            0.249     1.154    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.259    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[1].u_727df53e/g_7e013b5a[3].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[3].g_8de8756b.s_bc11f753_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.272ns (37.227%)  route 0.459ns (62.773%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.582     0.584    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X30Y17         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[11].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[1].s_fcf4f443_reg[19]/Q
                         net (fo=2, routed)           0.459     1.206    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[15][205]
    SLICE_X15Y13         LUT4 (Prop_lut4_I2_O)        0.045     1.251 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[10].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753[3]_i_5/O
                         net (fo=1, routed)           0.000     1.251    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_7478
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.314 r  top_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.314    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[17]_0[3]
    SLICE_X15Y13         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.858     0.860    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X15Y13         FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]/C
                         clock pessimism              0.050     0.910    
                         clock uncertainty            0.249     1.159    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.105     1.264    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[2].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[0].g_8de8756b.s_bc11f753_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_dpu_clk_wiz_0  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_top_dpu_clk_wiz_0  {rise@0.000ns fall@5.556ns period=11.111ns})
  Path Group:             clk_out2_top_dpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_top_dpu_clk_wiz_0 rise@0.000ns - clk_out1_top_dpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.279ns (37.466%)  route 0.466ns (62.534%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.597     0.597    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out1_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout1_buf/O
                         net (fo=24699, routed)       0.605     0.607    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/dpu_2x_clk
    SLICE_X102Y31        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y31        FDRE (Prop_fdre_C_Q)         0.164     0.771 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_6779d86c[0].s_fcf4f443_reg[24]/Q
                         net (fo=2, routed)           0.466     1.236    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/s_50a91f5a[5448]
    SLICE_X100Y26        LUT4 (Prop_lut4_I0_O)        0.045     1.281 r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_6c52c68e/g_7b54f91e[4].g_07af5fd4[0].g_9aa100cb[3].u_a326a45b/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753[11]_i_9/O
                         net (fo=1, routed)           0.000     1.281    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b_n_7219
    SLICE_X100Y26        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.351 r  top_i/dpu_eu_0/inst/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.u_77891990/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.351    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[17]_1[8]
    SLICE_X100Y26        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_top_dpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  top_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=940, routed)         0.864     0.864    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    top_i/hier_dpu_clk/dpu_clk_wiz/inst/clk_out2_top_dpu_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  top_i/hier_dpu_clk/dpu_clk_wiz/inst/clkout2_buf/O
                         net (fo=41111, routed)       0.866     0.868    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/m_axi_dpu_aclk
    SLICE_X100Y26        FDRE                                         r  top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[8]/C
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.249     1.167    
    SLICE_X100Y26        FDRE (Hold_fdre_C_D)         0.134     1.301    top_i/dpu_eu_0/inst/g_e584eb07.u_822a997b/u_8329ce29/u_3aa346a2/u_dcd815c9/u_cc4240ab/g_d5115c37[7].u_727df53e/g_7e013b5a[0].u_17965cf0/g_3cbadd10[0].u_3f8488f4/g_76ac48ca.g_28df02a4[2].g_8de8756b.s_bc11f753_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.051    





