
*** Running vivado
    with args -log design_1_dtw_8F_32bit_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dtw_8F_32bit_0_3.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_dtw_8F_32bit_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/REV/VivadoProjects/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/REV/VivadoProjects/ZYNQ_DTW/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 438.563 ; gain = 23.859
Command: synth_design -top design_1_dtw_8F_32bit_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 903.020 ; gain = 182.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dtw_8F_32bit_0_3' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/synth/design_1_dtw_8F_32bit_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'dtw_8F_32bit_v2_0' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dtw_8F_32bit_v2_0_S00_AXI' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dtw_8F_32bit_256x256' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_8F_32bit_256x256.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_controller' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_address_generator' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_address_generator.v:23]
	Parameter initial_state bound to: 4'b0000 
	Parameter temp_fill_state bound to: 4'b0001 
	Parameter test_fill_state bound to: 4'b0010 
	Parameter calculate_first_cell bound to: 4'b0011 
	Parameter calculate_first_row bound to: 4'b0100 
	Parameter calculate_odd_first_cell bound to: 4'b0101 
	Parameter calculate_odd_row bound to: 4'b0110 
	Parameter calculate_even_first_cell bound to: 4'b0111 
	Parameter calculate_even_row bound to: 4'b1000 
	Parameter final_state bound to: 4'b1001 
	Parameter clk_max bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'memory_address_generator' (1#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_address_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_en_controller' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_en_controller.v:23]
	Parameter initial_state bound to: 4'b0000 
	Parameter temp_fill_state bound to: 4'b0001 
	Parameter test_fill_state bound to: 4'b0010 
	Parameter calculate_first_cell bound to: 4'b0011 
	Parameter calculate_first_row bound to: 4'b0100 
	Parameter calculate_odd_first_cell bound to: 4'b0101 
	Parameter calculate_odd_row bound to: 4'b0110 
	Parameter calculate_even_first_cell bound to: 4'b0111 
	Parameter calculate_even_row bound to: 4'b1000 
	Parameter final_state bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'memory_en_controller' (2#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_en_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory_controller' (3#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/memory_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'temp_test_memory' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/temp_test_memory.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter Sample bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_32x256' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/synth/blk_mem_gen_32x256.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_32x256.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.53845 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/synth/blk_mem_gen_32x256.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_32x256' (12#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_32x256/synth/blk_mem_gen_32x256.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'temp_test_memory' (13#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/temp_test_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dtw_matrix_memory' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_matrix_memory.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter Sample bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_dual_256x16' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/synth/blk_mem_gen_dual_256x16.vhd:75]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_dual_256x16.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     6.08305 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/synth/blk_mem_gen_dual_256x16.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_dual_256x16' (14#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/blk_mem_gen_dual_256x16/synth/blk_mem_gen_dual_256x16.vhd:75]
INFO: [Synth 8-6155] done synthesizing module 'dtw_matrix_memory' (15#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_matrix_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'dtw_value_comp' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_value_comp.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'minimum_of_3_vector' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/minimum_of_3_vector.v:1]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'minimum_of_3_vector' (16#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/minimum_of_3_vector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dtw_value_comp' (17#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_value_comp.v:23]
INFO: [Synth 8-6157] synthesizing module 'euclidean_distance_8F_32bit' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/euclidean_distance_8F_32bit.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter F1_width bound to: 4 - type: integer 
	Parameter F2_width bound to: 4 - type: integer 
	Parameter F3_width bound to: 4 - type: integer 
	Parameter F4_width bound to: 4 - type: integer 
	Parameter F5_width bound to: 4 - type: integer 
	Parameter F6_width bound to: 4 - type: integer 
	Parameter F7_width bound to: 4 - type: integer 
	Parameter F8_width bound to: 4 - type: integer 
	Parameter F1_msb_index bound to: 31 - type: integer 
	Parameter F1_lsb_index bound to: 28 - type: integer 
	Parameter F2_msb_index bound to: 27 - type: integer 
	Parameter F2_lsb_index bound to: 24 - type: integer 
	Parameter F3_msb_index bound to: 23 - type: integer 
	Parameter F3_lsb_index bound to: 20 - type: integer 
	Parameter F4_msb_index bound to: 19 - type: integer 
	Parameter F4_lsb_index bound to: 16 - type: integer 
	Parameter F5_msb_index bound to: 15 - type: integer 
	Parameter F5_lsb_index bound to: 12 - type: integer 
	Parameter F6_msb_index bound to: 11 - type: integer 
	Parameter F6_lsb_index bound to: 8 - type: integer 
	Parameter F7_msb_index bound to: 7 - type: integer 
	Parameter F7_lsb_index bound to: 4 - type: integer 
	Parameter F8_msb_index bound to: 3 - type: integer 
	Parameter F8_lsb_index bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cordic_0' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/synth/cordic_0.vhd:68]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 6 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 0 - type: integer 
	Parameter C_DATA_FORMAT bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 12 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 7 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: 0 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 3 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_15' declared at 'c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_15' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/synth/cordic_0.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'cordic_0' (31#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/cordic_0/synth/cordic_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48_macro_0' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_CE bound to: 0 - type: integer 
	Parameter C_HAS_CED bound to: 0 - type: integer 
	Parameter C_HAS_CEA bound to: 0 - type: integer 
	Parameter C_HAS_CEB bound to: 0 - type: integer 
	Parameter C_HAS_CEC bound to: 0 - type: integer 
	Parameter C_HAS_CECONCAT bound to: 0 - type: integer 
	Parameter C_HAS_CEM bound to: 0 - type: integer 
	Parameter C_HAS_CEP bound to: 0 - type: integer 
	Parameter C_HAS_CESEL bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_INDEP_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SCLRD bound to: 0 - type: integer 
	Parameter C_HAS_SCLRA bound to: 0 - type: integer 
	Parameter C_HAS_SCLRB bound to: 0 - type: integer 
	Parameter C_HAS_SCLRC bound to: 0 - type: integer 
	Parameter C_HAS_SCLRM bound to: 0 - type: integer 
	Parameter C_HAS_SCLRP bound to: 0 - type: integer 
	Parameter C_HAS_SCLRCONCAT bound to: 0 - type: integer 
	Parameter C_HAS_SCLRSEL bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCIN bound to: 0 - type: integer 
	Parameter C_HAS_CARRYIN bound to: 0 - type: integer 
	Parameter C_HAS_ACIN bound to: 0 - type: integer 
	Parameter C_HAS_BCIN bound to: 0 - type: integer 
	Parameter C_HAS_PCIN bound to: 0 - type: integer 
	Parameter C_HAS_A bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_CONCAT bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter C_B_WIDTH bound to: 4 - type: integer 
	Parameter C_C_WIDTH bound to: 48 - type: integer 
	Parameter C_D_WIDTH bound to: 18 - type: integer 
	Parameter C_CONCAT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_MSB bound to: 7 - type: integer 
	Parameter C_P_LSB bound to: 0 - type: integer 
	Parameter C_SEL_WIDTH bound to: 0 - type: integer 
	Parameter C_HAS_ACOUT bound to: 0 - type: integer 
	Parameter C_HAS_BCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYCASCOUT bound to: 0 - type: integer 
	Parameter C_HAS_CARRYOUT bound to: 0 - type: integer 
	Parameter C_HAS_PCOUT bound to: 0 - type: integer 
	Parameter C_CONSTANT_1 bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: -1 - type: integer 
	Parameter C_OPMODES bound to: 000100100000010100000000 - type: string 
	Parameter C_REG_CONFIG bound to: 00000000000011000011000001000100 - type: string 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_v3_0_17' declared at 'c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/hdl/xbip_dsp48_macro_v3_0_vh_rfs.vhd:5013' bound to instance 'U0' of component 'xbip_dsp48_macro_v3_0_17' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48_macro_0' (36#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/src/xbip_dsp48_macro_0/synth/xbip_dsp48_macro_0.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'euclidean_distance_8F_32bit' (37#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/euclidean_distance_8F_32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dtw_8F_32bit_256x256' (38#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/src/dtw_8F_32bit_256x256.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'data_addr' does not match port width (8) of module 'dtw_8F_32bit_256x256' [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v:432]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v:235]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v:236]
INFO: [Synth 8-6155] done synthesizing module 'dtw_8F_32bit_v2_0_S00_AXI' (39#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dtw_8F_32bit_v2_0' (40#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ipshared/0650/hdl/dtw_8F_32bit_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dtw_8F_32bit_0_3' (41#1) [c:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.srcs/sources_1/bd/design_1/ip/design_1_dtw_8F_32bit_0_3/synth/design_1_dtw_8F_32bit_0_3.v:58]
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized0 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized0 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized6 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized6 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized6 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized4 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized4 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized2 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized2 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port SEL[0]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[47]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[46]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[45]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[44]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[43]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[42]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[41]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[40]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[39]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[38]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[37]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[36]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[35]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[34]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[33]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[32]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[31]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[30]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[29]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[28]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[27]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[26]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[25]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[24]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[23]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[22]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[21]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[20]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[19]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[18]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[17]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[16]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[15]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[14]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[13]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[12]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[11]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[10]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[9]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[8]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[7]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[6]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[5]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[4]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[3]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[2]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[1]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port C[0]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[17]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[16]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[15]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[14]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[13]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[12]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[11]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[10]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[9]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[8]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[7]
WARNING: [Synth 8-3331] design xbip_dsp48_macro_synth has unconnected port D[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:48 ; elapsed = 00:02:53 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:02:54 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:48 ; elapsed = 00:02:54 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.runs/design_1_dtw_8F_32bit_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.runs/design_1_dtw_8F_32bit_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1352.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1352.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:01 ; elapsed = 00:03:06 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:01 ; elapsed = 00:03:06 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/dsp_inst8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/euclidean_distance_inst/inst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/even_rows. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/dtw_matrix_memory_inst/odd_rows. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/temp_test_memory_inst/template_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dtw_8F_32bit_v2_0_S00_AXI_inst/dtw_8F_32bit_256x256_inst/temp_test_memory_inst/test_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:03:07 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:03 ; elapsed = 00:03:09 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/dtw_8F_32bit_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/dtw_8F_32bit_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dtw_8F_32bit_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/dtw_8F_32bit_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/dtw_8F_32bit_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/dtw_8F_32bit_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:11 ; elapsed = 00:03:17 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:29 ; elapsed = 00:03:36 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:03:37 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:33 ; elapsed = 00:03:40 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    59|
|2     |DSP48E1  |     8|
|3     |LUT1     |    38|
|4     |LUT2     |   124|
|5     |LUT3     |    41|
|6     |LUT4     |   159|
|7     |LUT5     |   128|
|8     |LUT6     |   350|
|9     |MUXCY    |    64|
|10    |RAMB18E1 |     2|
|11    |RAMB36E1 |     2|
|12    |XORCY    |    52|
|13    |FDRE     |  1175|
|14    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 1352.664 ; gain = 632.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 601 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:03:34 . Memory (MB): peak = 1352.664 ; gain = 632.379
Synthesis Optimization Complete : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 1352.664 ; gain = 632.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1352.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:47 ; elapsed = 00:03:55 . Memory (MB): peak = 1352.664 ; gain = 901.488
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1352.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.runs/design_1_dtw_8F_32bit_0_3_synth_1/design_1_dtw_8F_32bit_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_dtw_8F_32bit_0_3, cache-ID = 87712355225ac35d
INFO: [Coretcl 2-1174] Renamed 170 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1352.664 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/REV/VivadoProjects/ZYNQ_DTW/dtw_mtds_comparison/mtds_demo_1.runs/design_1_dtw_8F_32bit_0_3_synth_1/design_1_dtw_8F_32bit_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_dtw_8F_32bit_0_3_utilization_synth.rpt -pb design_1_dtw_8F_32bit_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 20 01:43:11 2020...
