Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/ --output-directory=C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/ --report-file=bsf:C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC.qsys
Progress: Loading Part_02/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding PLL [altpll 13.1]
Progress: Parameterizing module PLL
Progress: Adding SDRAM_Controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module SDRAM_Controller
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module clock_crossing_bridge
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module SYSID
Progress: Adding CPU [altera_nios2_qsys 13.1]
Progress: Parameterizing module CPU
Progress: Adding LED_OUT [altera_avalon_pio 13.1]
Progress: Parameterizing module LED_OUT
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.SYSID: Time stamp will be automatically updated when this component is generated.
Warning: SoC.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/ --output-directory=C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC.html --report-file=sopcinfo:C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC.sopcinfo --report-file=cmp:C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC.cmp --report-file=qip:C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.qip --report-file=svd --report-file=regmap:C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.regmap --report-file=debuginfo:C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/SoC.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC.qsys --language=VERILOG
Progress: Loading Part_02/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding PLL [altpll 13.1]
Progress: Parameterizing module PLL
Progress: Adding SDRAM_Controller [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module SDRAM_Controller
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding clock_crossing_bridge [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module clock_crossing_bridge
Progress: Adding SYSID [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module SYSID
Progress: Adding CPU [altera_nios2_qsys 13.1]
Progress: Parameterizing module CPU
Progress: Adding LED_OUT [altera_avalon_pio 13.1]
Progress: Parameterizing module LED_OUT
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.SYSID: Time stamp will be automatically updated when this component is generated.
Warning: SoC.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit.
Warning: SoC.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit.
Warning: SoC.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 39 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 6 modules, 11 connections
Info: merlin_translator_transform: After transform: 9 modules, 23 connections
Info: merlin_domain_transform: After transform: 15 modules, 60 connections
Info: merlin_router_transform: After transform: 18 modules, 72 connections
Info: merlin_traffic_limiter_transform: After transform: 19 modules, 77 connections
Info: merlin_network_to_switch_transform: After transform: 24 modules, 90 connections
Info: limiter_update_transform: After transform: 24 modules, 91 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 26 modules, 114 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 43 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections
Info: merlin_translator_transform: After transform: 15 modules, 58 connections
Info: merlin_domain_transform: After transform: 31 modules, 162 connections
Info: merlin_router_transform: After transform: 39 modules, 194 connections
Info: merlin_traffic_limiter_transform: After transform: 40 modules, 199 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 239 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux_001.sink2
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 57 modules, 253 connections
Info: limiter_update_transform: After transform: 57 modules, 254 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 61 modules, 316 connections
Info: merlin_hierarchy_transform: After transform: 11 modules, 49 connections
Info: merlin_mm_transform: After transform: 11 modules, 49 connections
Info: merlin_interrupt_mapper_transform: After transform: 12 modules, 53 connections
Info: merlin_interrupt_sync_transform: After transform: 13 modules, 60 connections
Info: reset_adaptation_transform: After transform: 17 modules, 62 connections
Info: PLL: "SoC" instantiated altpll "PLL"
Info: SDRAM_Controller: Starting RTL generation for module 'SoC_SDRAM_Controller'
Info: SDRAM_Controller:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SoC_SDRAM_Controller --dir=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0003_SDRAM_Controller_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0003_SDRAM_Controller_gen//SoC_SDRAM_Controller_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM_Controller: Done RTL generation for module 'SoC_SDRAM_Controller'
Info: SDRAM_Controller: "SoC" instantiated altera_avalon_new_sdram_controller "SDRAM_Controller"
Info: timer: Starting RTL generation for module 'SoC_timer'
Info: timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_timer --dir=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0004_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0004_timer_gen//SoC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'SoC_timer'
Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: jtag_uart: Starting RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart --dir=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0005_jtag_uart_gen//SoC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: clock_crossing_bridge: "SoC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_bridge"
Info: SYSID: "SoC" instantiated altera_avalon_sysid_qsys "SYSID"
Info: CPU: Starting RTL generation for module 'SoC_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_CPU --dir=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0007_CPU_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0007_CPU_gen//SoC_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2024.04.02 15:42:26 (*) Starting Nios II generation
Info: CPU: # 2024.04.02 15:42:26 (*)   Checking for plaintext license.
Info: CPU: # 2024.04.02 15:42:36 (*)   Plaintext license not found.
Info: CPU: # 2024.04.02 15:42:36 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2024.04.02 15:42:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2024.04.02 15:42:47 (*)   Elaborating CPU configuration settings
Info: CPU: # 2024.04.02 15:42:47 (*)   Creating all objects for CPU
Info: CPU: # 2024.04.02 15:42:47 (*)     Pipeline frontend
Info: CPU: # 2024.04.02 15:42:48 (*)   Generating RTL from CPU objects
Info: CPU: # 2024.04.02 15:42:49 (*)   Creating encrypted RTL
Info: CPU: # 2024.04.02 15:42:49 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'SoC_CPU'
Info: CPU: "SoC" instantiated altera_nios2_qsys "CPU"
Info: LED_OUT: Starting RTL generation for module 'SoC_LED_OUT'
Info: LED_OUT:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_LED_OUT --dir=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0008_LED_OUT_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/ADMINB~1/AppData/Local/Temp/alt9815_4300438403558219856.dir/0008_LED_OUT_gen//SoC_LED_OUT_component_configuration.pl  --do_build_sim=0  ]
Info: LED_OUT: Done RTL generation for module 'SoC_LED_OUT'
Info: LED_OUT: "SoC" instantiated altera_avalon_pio "LED_OUT"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 62 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 62 connections
Info: mm_interconnect_0: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 54 modules, 178 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 54 modules, 178 connections
Info: mm_interconnect_1: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "SoC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: clock_crossing_bridge_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "clock_crossing_bridge_m0_translator"
Info: SYSID_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SYSID_control_slave_translator"
Info: clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent"
Info: SYSID_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SYSID_control_slave_translator_avalon_universal_slave_0_agent"
Info: SYSID_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SYSID_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_1" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_1" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "mm_interconnect_1" instantiated altera_merlin_router "id_router_003"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/adminbistec/Desktop/CO503/Lab_01/Part_02/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: SoC: Done "SoC" with 42 modules, 62 files, 1261362 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
