{
  "design": {
    "design_info": {
      "boundary_crc": "0xE0FF6FA459FA07CC",
      "device": "xczu19eg-ffvc1760-2-i",
      "gen_directory": "../../../../NutShell_Prj.gen/sources_1/bd/zynq_soc",
      "name": "zynq_soc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "hier_arm_peripheral": {
        "axi_dma_arm": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_us": ""
          },
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "s03_couplers": {},
          "s04_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {},
          "s00_mmu": "",
          "s01_mmu": "",
          "s02_mmu": "",
          "s03_mmu": "",
          "s04_mmu": ""
        },
        "axi_interconnect_1": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "axi_uartlite_0": "",
        "corerst": ""
      },
      "hier_clkrst": {
        "clk_wiz_0": "",
        "uncorerst": ""
      },
      "hier_rvcore_peripheral": {
        "axi_dma_rvcore": "",
        "axi_interconnect_rvcore_dma": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {
            "auto_us": ""
          },
          "s02_couplers": {
            "auto_us": ""
          },
          "s03_couplers": {
            "auto_us": ""
          },
          "s04_couplers": {
            "auto_cc": ""
          },
          "m00_couplers": {}
        },
        "axi_interconnect_rvcore_mmio": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_cc": ""
          },
          "m01_couplers": {
            "auto_cc": "",
            "auto_ds": "",
            "auto_pc": ""
          },
          "m02_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m03_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          }
        },
        "axi_uartlite_0": "",
        "util_ds_buf_0": "",
        "xdma_0": "",
        "xlconcat_0": ""
      },
      "system_ila_0": "",
      "xlconcat_1": "",
      "zynq_ultra_ps_e_0": ""
    },
    "interface_ports": {
      "AXI_Corpus": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "1"
          },
          "AWUSER_WIDTH": {
            "value": "1"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "zynq_soc_clk_wiz_0_0_core_clk",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "99990000",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "6"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "AXI_Corpus",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF",
          "width": "40"
        },
        "port_maps": {
          "ARUSER": {
            "physical_name": "AXI_Corpus_aruser",
            "direction": "I"
          },
          "AWUSER": {
            "physical_name": "AXI_Corpus_awuser",
            "direction": "I"
          },
          "AWID": {
            "physical_name": "AXI_Corpus_awid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "AXI_Corpus_awaddr",
            "direction": "I",
            "left": "48",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "AXI_Corpus_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "AXI_Corpus_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "AXI_Corpus_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "AXI_Corpus_awlock",
            "direction": "I"
          },
          "AWCACHE": {
            "physical_name": "AXI_Corpus_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "AXI_Corpus_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "AXI_Corpus_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "AXI_Corpus_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "AXI_Corpus_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "AXI_Corpus_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "AXI_Corpus_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "AXI_Corpus_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "AXI_Corpus_wready",
            "direction": "O"
          },
          "BID": {
            "physical_name": "AXI_Corpus_bid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "AXI_Corpus_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "AXI_Corpus_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "AXI_Corpus_bready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "AXI_Corpus_arid",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "AXI_Corpus_araddr",
            "direction": "I",
            "left": "48",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "AXI_Corpus_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "AXI_Corpus_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "AXI_Corpus_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "AXI_Corpus_arlock",
            "direction": "I"
          },
          "ARCACHE": {
            "physical_name": "AXI_Corpus_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "AXI_Corpus_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "AXI_Corpus_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "AXI_Corpus_arready",
            "direction": "O"
          },
          "RID": {
            "physical_name": "AXI_Corpus_rid",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "AXI_Corpus_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "AXI_Corpus_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "AXI_Corpus_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "AXI_Corpus_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "AXI_Corpus_rready",
            "direction": "I"
          },
          "AWQOS": {
            "physical_name": "AXI_Corpus_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "AXI_Corpus_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "AXI_DMA": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "zynq_soc_clk_wiz_0_0_core_clk",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "99990000",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "7",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "AXI_DMA",
        "port_maps": {
          "AWADDR": {
            "physical_name": "AXI_DMA_awaddr",
            "direction": "O",
            "left": "39",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "AXI_DMA_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "AXI_DMA_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "AXI_DMA_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "AXI_DMA_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "AXI_DMA_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "AXI_DMA_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "AXI_DMA_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "AXI_DMA_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "AXI_DMA_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "AXI_DMA_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "AXI_DMA_wdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "AXI_DMA_wstrb",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "AXI_DMA_wlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "AXI_DMA_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "AXI_DMA_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "AXI_DMA_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "AXI_DMA_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "AXI_DMA_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "AXI_DMA_araddr",
            "direction": "O",
            "left": "39",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "AXI_DMA_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "AXI_DMA_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "AXI_DMA_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "AXI_DMA_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "AXI_DMA_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "AXI_DMA_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "AXI_DMA_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "AXI_DMA_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "AXI_DMA_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "AXI_DMA_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "AXI_DMA_rdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "AXI_DMA_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "AXI_DMA_rlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "AXI_DMA_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "AXI_DMA_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARID": {
            "physical_name": "AXI_DMA_arid",
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "AWID": {
            "physical_name": "AXI_DMA_awid",
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "BID": {
            "physical_name": "AXI_DMA_bid",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "RID": {
            "physical_name": "AXI_DMA_rid",
            "direction": "I",
            "left": "6",
            "right": "0"
          }
        }
      },
      "AXI_DUT": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "1"
          },
          "AWUSER_WIDTH": {
            "value": "1"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "zynq_soc_clk_wiz_0_0_core_clk",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "99990000",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "AXI_DUT",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF",
          "width": "40"
        },
        "port_maps": {
          "AWID": {
            "physical_name": "AXI_DUT_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "AXI_DUT_awaddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "AXI_DUT_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "AXI_DUT_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "AXI_DUT_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "AXI_DUT_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "AXI_DUT_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "AXI_DUT_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "AXI_DUT_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "AXI_DUT_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "AXI_DUT_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "AXI_DUT_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "AXI_DUT_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "AXI_DUT_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "AXI_DUT_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "AXI_DUT_wready",
            "direction": "O"
          },
          "BID": {
            "physical_name": "AXI_DUT_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "AXI_DUT_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "AXI_DUT_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "AXI_DUT_bready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "AXI_DUT_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "AXI_DUT_araddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "AXI_DUT_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "AXI_DUT_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "AXI_DUT_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "AXI_DUT_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "AXI_DUT_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "AXI_DUT_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "AXI_DUT_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "AXI_DUT_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "AXI_DUT_arready",
            "direction": "O"
          },
          "RID": {
            "physical_name": "AXI_DUT_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "AXI_DUT_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "AXI_DUT_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "AXI_DUT_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "AXI_DUT_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "AXI_DUT_rready",
            "direction": "I"
          },
          "ARUSER": {
            "physical_name": "AXI_DUT_aruser",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWUSER": {
            "physical_name": "AXI_DUT_awuser",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "AXI_MEM": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "1"
          },
          "AWUSER_WIDTH": {
            "value": "1"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "zynq_soc_clk_wiz_0_0_core_clk",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "99990000",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "AXI_MEM",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF",
          "width": "40"
        },
        "port_maps": {
          "AWID": {
            "physical_name": "AXI_MEM_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "AXI_MEM_awaddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "AXI_MEM_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "AXI_MEM_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "AXI_MEM_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "AXI_MEM_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "AXI_MEM_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "AXI_MEM_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "AXI_MEM_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "AXI_MEM_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "AXI_MEM_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "AXI_MEM_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "AXI_MEM_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "AXI_MEM_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "AXI_MEM_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "AXI_MEM_wready",
            "direction": "O"
          },
          "BID": {
            "physical_name": "AXI_MEM_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "AXI_MEM_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "AXI_MEM_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "AXI_MEM_bready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "AXI_MEM_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "AXI_MEM_araddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "AXI_MEM_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "AXI_MEM_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "AXI_MEM_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "AXI_MEM_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "AXI_MEM_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "AXI_MEM_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "AXI_MEM_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "AXI_MEM_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "AXI_MEM_arready",
            "direction": "O"
          },
          "RID": {
            "physical_name": "AXI_MEM_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "AXI_MEM_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "AXI_MEM_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "AXI_MEM_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "AXI_MEM_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "AXI_MEM_rready",
            "direction": "I"
          },
          "ARUSER": {
            "physical_name": "AXI_MEM_aruser",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWUSER": {
            "physical_name": "AXI_MEM_awuser",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "AXI_MMIO": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "zynq_soc_clk_wiz_0_0_core_clk",
            "value_src": "ip_prop"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "99990000",
            "value_src": "ip_prop"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "8"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "AXI_MMIO",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF",
          "width": "40"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "AXI_MMIO_awaddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "AXI_MMIO_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "AXI_MMIO_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "AXI_MMIO_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "AXI_MMIO_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "AXI_MMIO_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "AXI_MMIO_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "AXI_MMIO_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "AXI_MMIO_awvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "AXI_MMIO_awready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "AXI_MMIO_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "AXI_MMIO_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "AXI_MMIO_wlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "AXI_MMIO_wvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "AXI_MMIO_wready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "AXI_MMIO_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "AXI_MMIO_bvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "AXI_MMIO_bready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "AXI_MMIO_araddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "AXI_MMIO_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "AXI_MMIO_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "AXI_MMIO_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "AXI_MMIO_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "AXI_MMIO_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "AXI_MMIO_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "AXI_MMIO_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "AXI_MMIO_arvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "AXI_MMIO_arready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "AXI_MMIO_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "AXI_MMIO_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "AXI_MMIO_rlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "AXI_MMIO_rvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "AXI_MMIO_rready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARID": {
            "physical_name": "AXI_MMIO_arid",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWID": {
            "physical_name": "AXI_MMIO_awid",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "BID": {
            "physical_name": "AXI_MMIO_bid",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "RID": {
            "physical_name": "AXI_MMIO_rid",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "CLK_IN_D": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "CLK_IN_D_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "CLK_IN_D_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_mgt_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_mgt_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_mgt_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_mgt_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "core_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zynq_soc_clk_wiz_0_0_core_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "149985000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "corerstn": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "intrs": {
        "direction": "O",
        "left": "4",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "intr",
            "value_src": "ip_prop"
          },
          "PortWidth": {
            "value": "5",
            "value_src": "ip_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH",
            "value_src": "ip_prop"
          }
        }
      },
      "uncore_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "AXI_MEM:AXI_MMIO:AXI_DMA:AXI_Corpus:AXI_DUT"
          },
          "CLK_DOMAIN": {
            "value": "zynq_soc_clk_wiz_0_0_core_clk",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "99990000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "uncorerstn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "hier_arm_peripheral": {
        "interface_ports": {
          "M00_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_MEM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "corerstn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "rx": {
            "direction": "I"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "tx": {
            "direction": "O"
          },
          "uncore_clk": {
            "type": "clk",
            "direction": "I"
          },
          "uncorerstn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_arm": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "ip_revision": "30",
            "xci_name": "zynq_soc_axi_dma_arm_0",
            "xci_path": "ip/zynq_soc_axi_dma_arm_0/zynq_soc_axi_dma_arm_0.xci",
            "inst_hier_path": "hier_arm_peripheral/axi_dma_arm",
            "parameters": {
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "16"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/zynq_soc_axi_interconnect_0_0/zynq_soc_axi_interconnect_0_0.xci",
            "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0",
            "xci_name": "zynq_soc_axi_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "5"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "zynq_soc_clk_wiz_0_0_core_clk",
                    "value_src": "undefined"
                  }
                }
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "zynq_soc_clk_wiz_0_0_core_clk",
                    "value_src": "undefined"
                  }
                }
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_ARESETN"
                  }
                }
              },
              "S04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "zynq_soc_xbar_0",
                "xci_path": "ip/zynq_soc_xbar_0/zynq_soc_xbar_0.xci",
                "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "5"
                  },
                  "STRATEGY": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S03_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S04_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_us_0",
                    "xci_path": "ip/zynq_soc_auto_us_0/zynq_soc_auto_us_0.xci",
                    "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_us_1",
                    "xci_path": "ip/zynq_soc_auto_us_1/zynq_soc_auto_us_1.xci",
                    "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_us_2",
                    "xci_path": "ip/zynq_soc_auto_us_2/zynq_soc_auto_us_2.xci",
                    "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_s03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_us_3",
                    "xci_path": "ip/zynq_soc_auto_us_3/zynq_soc_auto_us_3.xci",
                    "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s04_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s04_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s00_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_soc_s00_mmu_0",
                "xci_path": "ip/zynq_soc_s00_mmu_0/zynq_soc_s00_mmu_0.xci",
                "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s00_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_soc_s01_mmu_0",
                "xci_path": "ip/zynq_soc_s01_mmu_0/zynq_soc_s01_mmu_0.xci",
                "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s01_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_soc_s02_mmu_0",
                "xci_path": "ip/zynq_soc_s02_mmu_0/zynq_soc_s02_mmu_0.xci",
                "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s02_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s03_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_soc_s03_mmu_0",
                "xci_path": "ip/zynq_soc_s03_mmu_0/zynq_soc_s03_mmu_0.xci",
                "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s03_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "s04_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "ip_revision": "27",
                "xci_name": "zynq_soc_s04_mmu_0",
                "xci_path": "ip/zynq_soc_s04_mmu_0/zynq_soc_s04_mmu_0.xci",
                "inst_hier_path": "hier_arm_peripheral/axi_interconnect_0/s04_mmu",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "S00_AXI_1": {
                "interface_ports": [
                  "s00_mmu/S_AXI",
                  "S00_AXI"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "s01_mmu/S_AXI",
                  "S01_AXI"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "s02_mmu/S_AXI",
                  "S02_AXI"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "s03_mmu/S_AXI",
                  "S03_AXI"
                ]
              },
              "S04_AXI_1": {
                "interface_ports": [
                  "s04_mmu/S_AXI",
                  "S04_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s00_mmu_M_AXI": {
                "interface_ports": [
                  "s00_mmu/M_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s01_mmu_M_AXI": {
                "interface_ports": [
                  "s01_mmu/M_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "s02_mmu_M_AXI": {
                "interface_ports": [
                  "s02_mmu/M_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "s03_mmu_M_AXI": {
                "interface_ports": [
                  "s03_mmu/M_AXI",
                  "s03_couplers/S_AXI"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXI",
                  "xbar/S04_AXI"
                ]
              },
              "s04_mmu_M_AXI": {
                "interface_ports": [
                  "s04_mmu/M_AXI",
                  "s04_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s03_couplers/S_ACLK",
                  "s04_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "s04_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "s00_mmu/aclk",
                  "s01_mmu/aclk",
                  "s02_mmu/aclk",
                  "s03_mmu/aclk",
                  "s04_mmu/aclk"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s03_couplers/S_ARESETN",
                  "s04_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "s04_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "s00_mmu/aresetn",
                  "s01_mmu/aresetn",
                  "s02_mmu/aresetn",
                  "s03_mmu/aresetn",
                  "s04_mmu/aresetn"
                ]
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/zynq_soc_axi_interconnect_1_0/zynq_soc_axi_interconnect_1_0.xci",
            "inst_hier_path": "hier_arm_peripheral/axi_interconnect_1",
            "xci_name": "zynq_soc_axi_interconnect_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "zynq_soc_xbar_1",
                "xci_path": "ip/zynq_soc_xbar_1/zynq_soc_xbar_1.xci",
                "inst_hier_path": "hier_arm_peripheral/axi_interconnect_1/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_pc_0",
                    "xci_path": "ip/zynq_soc_auto_pc_0/zynq_soc_auto_pc_0.xci",
                    "inst_hier_path": "hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "ip_revision": "33",
            "xci_name": "zynq_soc_axi_uartlite_0_0",
            "xci_path": "ip/zynq_soc_axi_uartlite_0_0/zynq_soc_axi_uartlite_0_0.xci",
            "inst_hier_path": "hier_arm_peripheral/axi_uartlite_0",
            "parameters": {
              "C_BAUDRATE": {
                "value": "115200"
              }
            }
          },
          "corerst": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "31",
            "xci_name": "zynq_soc_corerst_0",
            "xci_path": "ip/zynq_soc_corerst_0/zynq_soc_corerst_0.xci",
            "inst_hier_path": "hier_arm_peripheral/corerst",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "Custom"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S04_AXI_0",
              "axi_interconnect_0/S04_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M00_AXI1",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "axi_dma_arm/M_AXI_SG",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "S00_AXI_2": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_1/S00_AXI"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "axi_dma_arm/M_AXI_MM2S",
              "axi_interconnect_0/S01_AXI"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "axi_dma_arm/M_AXI_S2MM",
              "axi_interconnect_0/S02_AXI"
            ]
          },
          "S_AXIS_S2MM_1": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "axi_dma_arm/S_AXIS_S2MM"
            ]
          },
          "S_AXI_MEM_1": {
            "interface_ports": [
              "S_AXI_MEM",
              "axi_interconnect_0/S03_AXI"
            ]
          },
          "axi_dma_arm_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_dma_arm/M_AXIS_MM2S"
            ]
          },
          "axi_interconnect_1_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M00_AXI",
              "axi_uartlite_0/S_AXI"
            ]
          },
          "axi_interconnect_1_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M01_AXI",
              "corerst/S_AXI"
            ]
          },
          "axi_interconnect_1_M02_AXI": {
            "interface_ports": [
              "axi_dma_arm/S_AXI_LITE",
              "axi_interconnect_1/M02_AXI"
            ]
          }
        },
        "nets": {
          "axi_dma_arm_mm2s_introut": {
            "ports": [
              "axi_dma_arm/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_dma_arm_s2mm_introut": {
            "ports": [
              "axi_dma_arm/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "corerst/gpio_io_o",
              "corerstn"
            ]
          },
          "axi_uartlite_0_interrupt": {
            "ports": [
              "axi_uartlite_0/interrupt",
              "interrupt"
            ]
          },
          "axi_uartlite_0_tx": {
            "ports": [
              "axi_uartlite_0/tx",
              "tx"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "uncore_clk",
              "axi_dma_arm/m_axi_mm2s_aclk",
              "axi_dma_arm/m_axi_s2mm_aclk",
              "axi_dma_arm/m_axi_sg_aclk",
              "axi_dma_arm/s_axi_lite_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/S01_ACLK",
              "axi_interconnect_0/S02_ACLK",
              "axi_interconnect_0/S03_ACLK",
              "axi_interconnect_0/S04_ACLK",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/M01_ACLK",
              "axi_interconnect_1/M02_ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_uartlite_0/s_axi_aclk",
              "corerst/s_axi_aclk"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "uncorerstn",
              "axi_dma_arm/axi_resetn",
              "axi_uartlite_0/s_axi_aresetn",
              "corerst/s_axi_aresetn"
            ]
          },
          "rvcore_uncorerst_interconnect_aresetn": {
            "ports": [
              "S00_ARESETN",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/S01_ARESETN",
              "axi_interconnect_0/S02_ARESETN",
              "axi_interconnect_0/S03_ARESETN",
              "axi_interconnect_0/S04_ARESETN",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/M01_ARESETN",
              "axi_interconnect_1/M02_ARESETN",
              "axi_interconnect_1/S00_ARESETN"
            ]
          },
          "rx_1": {
            "ports": [
              "rx",
              "axi_uartlite_0/rx"
            ]
          }
        }
      },
      "hier_clkrst": {
        "ports": {
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "core_clk": {
            "type": "clk",
            "direction": "O"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "locked": {
            "direction": "O"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "uncore_clk": {
            "type": "clk",
            "direction": "O"
          },
          "uncorerstn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "13",
            "xci_name": "zynq_soc_clk_wiz_0_0",
            "xci_path": "ip/zynq_soc_clk_wiz_0_0/zynq_soc_clk_wiz_0_0.xci",
            "inst_hier_path": "hier_clkrst/clk_wiz_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "100.01"
              },
              "CLKOUT1_JITTER": {
                "value": "107.579"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "87.187"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "150.000"
              },
              "CLKOUT2_JITTER": {
                "value": "115.843"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "87.187"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "107.579"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "87.187"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT3_USED": {
                "value": "false"
              },
              "CLK_OUT1_PORT": {
                "value": "core_clk"
              },
              "CLK_OUT2_PORT": {
                "value": "uncore_clk"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "12.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "10.001"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "8.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "12"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "1"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              }
            }
          },
          "uncorerst": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "14",
            "xci_name": "zynq_soc_uncorerst_0",
            "xci_path": "ip/zynq_soc_uncorerst_0/zynq_soc_uncorerst_0.xci",
            "inst_hier_path": "hier_clkrst/uncorerst"
          }
        },
        "nets": {
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/uncore_clk",
              "uncore_clk",
              "uncorerst/slowest_sync_clk"
            ]
          },
          "clk_wiz_0_core_clk": {
            "ports": [
              "clk_wiz_0/core_clk",
              "core_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "locked",
              "uncorerst/dcm_locked"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "uncorerst/peripheral_aresetn",
              "uncorerstn"
            ]
          },
          "rvcore_uncorerst_interconnect_aresetn": {
            "ports": [
              "uncorerst/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "clk_in1",
              "clk_wiz_0/clk_in1"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "resetn",
              "clk_wiz_0/resetn",
              "uncorerst/ext_reset_in"
            ]
          }
        }
      },
      "hier_rvcore_peripheral": {
        "interface_ports": {
          "CLK_IN_D": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI_DMA": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXILITE_MMIO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "pcie_mgt": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          }
        },
        "ports": {
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "intrs": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "rx": {
            "direction": "I"
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "tx": {
            "direction": "O"
          },
          "uncore_clk": {
            "type": "clk",
            "direction": "I"
          },
          "uncorerstn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_rvcore": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "ip_revision": "30",
            "xci_name": "zynq_soc_axi_dma_rvcore_0",
            "xci_path": "ip/zynq_soc_axi_dma_rvcore_0/zynq_soc_axi_dma_rvcore_0.xci",
            "inst_hier_path": "hier_rvcore_peripheral/axi_dma_rvcore",
            "parameters": {
              "c_addr_width": {
                "value": "40"
              },
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "16"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "1T",
                  "width": "40"
                },
                "Data_MM2S": {
                  "range": "1T",
                  "width": "40"
                },
                "Data_S2MM": {
                  "range": "1T",
                  "width": "40"
                }
              }
            }
          },
          "axi_interconnect_rvcore_dma": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/zynq_soc_axi_interconnect_rvcore_dma_0/zynq_soc_axi_interconnect_rvcore_dma_0.xci",
            "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_dma",
            "xci_name": "zynq_soc_axi_interconnect_rvcore_dma_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "5"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "zynq_soc_clk_wiz_0_0_core_clk",
                    "value_src": "undefined"
                  }
                }
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S04_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_ARESETN"
                  }
                }
              },
              "S04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "zynq_soc_xbar_2",
                "xci_path": "ip/zynq_soc_xbar_2/zynq_soc_xbar_2.xci",
                "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "5"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S02_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S03_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S04_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_us_4",
                    "xci_path": "ip/zynq_soc_auto_us_4/zynq_soc_auto_us_4.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_us_5",
                    "xci_path": "ip/zynq_soc_auto_us_5/zynq_soc_auto_us_5.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_us_6",
                    "xci_path": "ip/zynq_soc_auto_us_6/zynq_soc_auto_us_6.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s03_couplers/auto_us",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s03_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "zynq_soc_auto_cc_0",
                    "xci_path": "ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s04_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_s04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "s04_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_rvcore_dma_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_interconnect_rvcore_dma_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "axi_interconnect_rvcore_dma_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "axi_interconnect_rvcore_dma_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXI",
                  "s03_couplers/S_AXI"
                ]
              },
              "axi_interconnect_rvcore_dma_to_s04_couplers": {
                "interface_ports": [
                  "S04_AXI",
                  "s04_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_rvcore_dma": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXI",
                  "xbar/S04_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "S02_ACLK_1": {
                "ports": [
                  "S02_ACLK",
                  "s02_couplers/S_ACLK"
                ]
              },
              "S02_ARESETN_1": {
                "ports": [
                  "S02_ARESETN",
                  "s02_couplers/S_ARESETN"
                ]
              },
              "S03_ACLK_1": {
                "ports": [
                  "S03_ACLK",
                  "s03_couplers/S_ACLK"
                ]
              },
              "S03_ARESETN_1": {
                "ports": [
                  "S03_ARESETN",
                  "s03_couplers/S_ARESETN"
                ]
              },
              "S04_ACLK_1": {
                "ports": [
                  "S04_ACLK",
                  "s04_couplers/S_ACLK"
                ]
              },
              "S04_ARESETN_1": {
                "ports": [
                  "S04_ARESETN",
                  "s04_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_rvcore_dma_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "s04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_rvcore_dma_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "s04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_rvcore_mmio": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/zynq_soc_axi_interconnect_rvcore_mmio_0/zynq_soc_axi_interconnect_rvcore_mmio_0.xci",
            "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio",
            "xci_name": "zynq_soc_axi_interconnect_rvcore_mmio_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "zynq_soc_clk_wiz_0_0_core_clk",
                    "value_src": "undefined"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "30",
                "xci_name": "zynq_soc_xbar_3",
                "xci_path": "ip/zynq_soc_xbar_3/zynq_soc_xbar_3.xci",
                "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "zynq_soc_auto_cc_1",
                    "xci_path": "ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "ip_revision": "28",
                    "xci_name": "zynq_soc_auto_cc_2",
                    "xci_path": "ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_ds_0",
                    "xci_path": "ip/zynq_soc_auto_ds_0/zynq_soc_auto_ds_0.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_pc_1",
                    "xci_path": "ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_auto_ds": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_ds/S_AXI"
                    ]
                  },
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_ds_1",
                    "xci_path": "ip/zynq_soc_auto_ds_1/zynq_soc_auto_ds_1.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_pc_2",
                    "xci_path": "ip/zynq_soc_auto_pc_2/zynq_soc_auto_pc_2.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_ds_2",
                    "xci_path": "ip/zynq_soc_auto_ds_2/zynq_soc_auto_ds_2.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "64"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "29",
                    "xci_name": "zynq_soc_auto_pc_3",
                    "xci_path": "ip/zynq_soc_auto_pc_3/zynq_soc_auto_pc_3.xci",
                    "inst_hier_path": "hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_rvcore_mmio_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_rvcore_mmio": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_rvcore_mmio": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_rvcore_mmio": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_rvcore_mmio": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_rvcore_mmio_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_rvcore_mmio_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_uartlite_0": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "ip_revision": "33",
            "xci_name": "zynq_soc_axi_uartlite_0_1",
            "xci_path": "ip/zynq_soc_axi_uartlite_0_1/zynq_soc_axi_uartlite_0_1.xci",
            "inst_hier_path": "hier_rvcore_peripheral/axi_uartlite_0",
            "parameters": {
              "C_BAUDRATE": {
                "value": "115200"
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "31",
            "xci_name": "zynq_soc_util_ds_buf_0_0",
            "xci_path": "ip/zynq_soc_util_ds_buf_0_0/zynq_soc_util_ds_buf_0_0.xci",
            "inst_hier_path": "hier_rvcore_peripheral/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "xdma_0": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "ip_revision": "26",
            "xci_name": "zynq_soc_xdma_0_0",
            "xci_path": "ip/zynq_soc_xdma_0_0/zynq_soc_xdma_0_0.xci",
            "inst_hier_path": "hier_rvcore_peripheral/xdma_0",
            "parameters": {
              "BASEADDR": {
                "value": "0x00000000"
              },
              "HIGHADDR": {
                "value": "0x001FFFFF"
              },
              "PF0_DEVICE_ID_mqdma": {
                "value": "9131"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "9131"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "9131"
              },
              "axi_addr_width": {
                "value": "40"
              },
              "axibar2pciebar_0": {
                "value": "0x0000000050000000"
              },
              "axisten_freq": {
                "value": "125"
              },
              "device_port_type": {
                "value": "Root_Port_of_PCI_Express_Root_Complex"
              },
              "dma_reset_source_sel": {
                "value": "Phy_Ready"
              },
              "en_gt_selection": {
                "value": "true"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "msi_rx_pin_en": {
                "value": "TRUE"
              },
              "pciebar2axibar_0": {
                "value": "0x0000000080000000"
              },
              "pf0_bar0_64bit": {
                "value": "true"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "64"
              },
              "pf0_bar0_type_mqdma": {
                "value": "Memory"
              },
              "pf0_base_class_menu": {
                "value": "Bridge_device"
              },
              "pf0_base_class_menu_mqdma": {
                "value": "Bridge_device"
              },
              "pf0_class_code_base_mqdma": {
                "value": "06"
              },
              "pf0_class_code_interface": {
                "value": "00"
              },
              "pf0_class_code_sub": {
                "value": "04"
              },
              "pf0_device_id": {
                "value": "9131"
              },
              "pf0_sriov_bar0_type": {
                "value": "Memory"
              },
              "pf0_sub_class_interface_menu": {
                "value": "CardBus_bridge"
              },
              "pf1_bar0_type_mqdma": {
                "value": "Memory"
              },
              "pf1_base_class_menu": {
                "value": "Bridge_device"
              },
              "pf1_base_class_menu_mqdma": {
                "value": "Bridge_device"
              },
              "pf1_class_code_base_mqdma": {
                "value": "06"
              },
              "pf1_class_code_interface": {
                "value": "00"
              },
              "pf1_class_code_sub": {
                "value": "07"
              },
              "pf1_sub_class_interface_menu": {
                "value": "CardBus_bridge"
              },
              "pf2_bar0_type_mqdma": {
                "value": "Memory"
              },
              "pf2_base_class_menu_mqdma": {
                "value": "Bridge_device"
              },
              "pf2_class_code_base_mqdma": {
                "value": "06"
              },
              "pf3_bar0_type_mqdma": {
                "value": "Memory"
              },
              "pf3_base_class_menu_mqdma": {
                "value": "Bridge_device"
              },
              "pf3_class_code_base_mqdma": {
                "value": "06"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "plltype": {
                "value": "QPLL1"
              },
              "select_quad": {
                "value": "GTY_Quad_128"
              },
              "type1_membase_memlimit_enable": {
                "value": "Enabled"
              },
              "type1_prefetchable_membase_memlimit": {
                "value": "64bit_Enabled"
              }
            },
            "interface_ports": {
              "S_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_B"
              },
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x00FFFFFFFFFF",
                  "width": "40"
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_B": {
                  "address_blocks": {
                    "BAR0": {
                      "base_address": "0",
                      "range": "1M",
                      "width": "20",
                      "usage": "memory",
                      "offset_base_param": "axibar_0",
                      "offset_high_param": "axibar_highaddr_0"
                    }
                  }
                },
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "1T",
                  "width": "40"
                }
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "5",
            "xci_name": "zynq_soc_xlconcat_0_0",
            "xci_path": "ip/zynq_soc_xlconcat_0_0/zynq_soc_xlconcat_0_0.xci",
            "inst_hier_path": "hier_rvcore_peripheral/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "5"
              }
            }
          }
        },
        "interface_nets": {
          "CLK_IN_D_1": {
            "interface_ports": [
              "CLK_IN_D",
              "util_ds_buf_0/CLK_IN_D"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "axi_dma_rvcore/S_AXIS_S2MM"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_dma_rvcore/M_AXIS_MM2S"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "axi_dma_rvcore/M_AXI_SG",
              "axi_interconnect_rvcore_dma/S01_AXI"
            ]
          },
          "S02_AXI_1": {
            "interface_ports": [
              "axi_dma_rvcore/M_AXI_MM2S",
              "axi_interconnect_rvcore_dma/S02_AXI"
            ]
          },
          "S03_AXI_1": {
            "interface_ports": [
              "axi_dma_rvcore/M_AXI_S2MM",
              "axi_interconnect_rvcore_dma/S03_AXI"
            ]
          },
          "S04_AXI_1": {
            "interface_ports": [
              "axi_interconnect_rvcore_dma/S04_AXI",
              "xdma_0/M_AXI_B"
            ]
          },
          "S_AXILITE_MMIO_1": {
            "interface_ports": [
              "S_AXILITE_MMIO",
              "axi_interconnect_rvcore_mmio/S00_AXI"
            ]
          },
          "axi_interconnect_1_M00_AXI": {
            "interface_ports": [
              "M_AXI_DMA",
              "axi_interconnect_rvcore_dma/M00_AXI"
            ]
          },
          "axi_interconnect_rvcore_mmio_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_rvcore_mmio/M01_AXI",
              "xdma_0/S_AXI_LITE"
            ]
          },
          "axi_interconnect_rvcore_mmio_M02_AXI": {
            "interface_ports": [
              "axi_dma_rvcore/S_AXI_LITE",
              "axi_interconnect_rvcore_mmio/M02_AXI"
            ]
          },
          "axi_interconnect_rvcore_mmio_M03_AXI": {
            "interface_ports": [
              "axi_interconnect_rvcore_mmio/M03_AXI",
              "axi_uartlite_0/S_AXI"
            ]
          },
          "axi_protocol_convert_0_M_AXI": {
            "interface_ports": [
              "axi_interconnect_rvcore_mmio/M00_AXI",
              "xdma_0/S_AXI_B"
            ]
          },
          "xdma_0_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt",
              "xdma_0/pcie_mgt"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "xdma_0/axi_aclk",
              "axi_interconnect_rvcore_dma/S04_ACLK",
              "axi_interconnect_rvcore_mmio/M00_ACLK",
              "axi_interconnect_rvcore_mmio/M01_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "xdma_0/axi_ctl_aresetn",
              "axi_interconnect_rvcore_mmio/M01_ARESETN"
            ]
          },
          "axi_dma_rvcore_mm2s_introut": {
            "ports": [
              "axi_dma_rvcore/mm2s_introut",
              "xlconcat_0/In0"
            ]
          },
          "axi_dma_rvcore_s2mm_introut": {
            "ports": [
              "axi_dma_rvcore/s2mm_introut",
              "xlconcat_0/In1"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "uncorerstn",
              "axi_dma_rvcore/axi_resetn",
              "axi_uartlite_0/s_axi_aresetn"
            ]
          },
          "axi_uartlite_0_tx": {
            "ports": [
              "axi_uartlite_0/tx",
              "tx"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "uncore_clk",
              "axi_dma_rvcore/m_axi_mm2s_aclk",
              "axi_dma_rvcore/m_axi_s2mm_aclk",
              "axi_dma_rvcore/m_axi_sg_aclk",
              "axi_dma_rvcore/s_axi_lite_aclk",
              "axi_interconnect_rvcore_dma/ACLK",
              "axi_interconnect_rvcore_dma/M00_ACLK",
              "axi_interconnect_rvcore_dma/S00_ACLK",
              "axi_interconnect_rvcore_dma/S01_ACLK",
              "axi_interconnect_rvcore_dma/S02_ACLK",
              "axi_interconnect_rvcore_dma/S03_ACLK",
              "axi_interconnect_rvcore_mmio/ACLK",
              "axi_interconnect_rvcore_mmio/M02_ACLK",
              "axi_interconnect_rvcore_mmio/M03_ACLK",
              "axi_interconnect_rvcore_mmio/S00_ACLK",
              "axi_uartlite_0/s_axi_aclk"
            ]
          },
          "rvcore_uncorerst_interconnect_aresetn": {
            "ports": [
              "ARESETN",
              "axi_interconnect_rvcore_dma/ARESETN",
              "axi_interconnect_rvcore_dma/M00_ARESETN",
              "axi_interconnect_rvcore_dma/S00_ARESETN",
              "axi_interconnect_rvcore_dma/S01_ARESETN",
              "axi_interconnect_rvcore_dma/S02_ARESETN",
              "axi_interconnect_rvcore_dma/S03_ARESETN",
              "axi_interconnect_rvcore_mmio/ARESETN",
              "axi_interconnect_rvcore_mmio/M02_ARESETN",
              "axi_interconnect_rvcore_mmio/M03_ARESETN",
              "axi_interconnect_rvcore_mmio/S00_ARESETN"
            ]
          },
          "rx_1": {
            "ports": [
              "rx",
              "axi_uartlite_0/rx"
            ]
          },
          "sys_rst_n_1": {
            "ports": [
              "sys_rst_n",
              "xdma_0/sys_rst_n"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "util_ds_buf_0/IBUF_DS_ODIV2",
              "xdma_0/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "xdma_0/sys_clk_gt"
            ]
          },
          "xdma_0_axi_aresetn": {
            "ports": [
              "xdma_0/axi_aresetn",
              "axi_interconnect_rvcore_dma/S04_ARESETN",
              "axi_interconnect_rvcore_mmio/M00_ARESETN"
            ]
          },
          "xdma_0_interrupt_out": {
            "ports": [
              "xdma_0/interrupt_out",
              "xlconcat_0/In2"
            ]
          },
          "xdma_0_interrupt_out_msi_vec32to63": {
            "ports": [
              "xdma_0/interrupt_out_msi_vec32to63",
              "xlconcat_0/In4"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "intrs"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xdma_0/interrupt_out_msi_vec0to31",
              "xlconcat_0/In3"
            ]
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "15",
        "xci_name": "zynq_soc_system_ila_0_0",
        "xci_path": "ip/zynq_soc_system_ila_0_0/zynq_soc_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "zynq_soc_xlconcat_1_0",
        "xci_path": "ip/zynq_soc_xlconcat_1_0/zynq_soc_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "1",
        "xci_name": "zynq_soc_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/zynq_soc_zynq_ultra_ps_e_0_0/zynq_soc_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "0"
          },
          "PSU_MIO_0_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_21_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_22_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_26_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_28_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_29_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_30_DIRECTION": {
            "value": "in"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_30_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_31_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_38_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_5_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DIRECTION": {
            "value": "out"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "schmitt"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "##############I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#########################SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem",
              "3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "##############scl_out#sda_out#scl_out#sda_out#rxd#txd#########################sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.560059"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.880127"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.997501"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.783037"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.970032"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975000"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.995003"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990000"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.850098"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.998001"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "2"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "EG"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "1"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "1"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__LPD_SLCR__CSUPMU__FREQMHZ": {
            "value": "100"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x05"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x80"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD011"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "1"
          },
          "PSU__PCIE__INTX_PIN": {
            "value": "<Select>"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": [
              "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware |",
              "SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware |",
              "SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware |",
              "SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware | SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware |",
              "SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
            ]
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": [
              "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
              "Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
              "Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU",
              "Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware"
            ]
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.330"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "64"
          },
          "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_WP__IO": {
            "value": "MIO 44"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE_DIFF_RW_CLK_GP2": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP3": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_1": {
        "interface_ports": [
          "CLK_IN_D",
          "hier_rvcore_peripheral/CLK_IN_D"
        ]
      },
      "S04_AXI_0_1": {
        "interface_ports": [
          "AXI_DUT",
          "hier_arm_peripheral/S04_AXI_0"
        ]
      },
      "S_AXILITE_MMIO_1": {
        "interface_ports": [
          "AXI_MMIO",
          "hier_rvcore_peripheral/S_AXILITE_MMIO"
        ]
      },
      "S_AXIS_S2MM_1": {
        "interface_ports": [
          "hier_arm_peripheral/S_AXIS_S2MM",
          "hier_rvcore_peripheral/M_AXIS_MM2S"
        ]
      },
      "S_AXI_HP1_FPD_0_1": {
        "interface_ports": [
          "AXI_Corpus",
          "zynq_ultra_ps_e_0/S_AXI_HP1_FPD"
        ]
      },
      "S_AXI_MEM_1": {
        "interface_ports": [
          "AXI_MEM",
          "hier_arm_peripheral/S_AXI_MEM",
          "system_ila_0/SLOT_0_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "AXI_DMA",
          "hier_rvcore_peripheral/M_AXI_DMA"
        ]
      },
      "hier_arm_peripheral_M00_AXI1": {
        "interface_ports": [
          "hier_arm_peripheral/M00_AXI1",
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
        ]
      },
      "hier_arm_peripheral_M_AXIS_MM2S": {
        "interface_ports": [
          "hier_arm_peripheral/M_AXIS_MM2S",
          "hier_rvcore_peripheral/S_AXIS_S2MM"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "hier_rvcore_peripheral/pcie_mgt"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "hier_arm_peripheral/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD"
        ]
      }
    },
    "nets": {
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "hier_arm_peripheral/corerstn",
          "corerstn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "hier_clkrst/uncore_clk",
          "uncore_clk",
          "hier_arm_peripheral/uncore_clk",
          "hier_rvcore_peripheral/uncore_clk",
          "system_ila_0/clk",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp1_fpd_aclk"
        ]
      },
      "hier_arm_peripheral_interrupt": {
        "ports": [
          "hier_arm_peripheral/interrupt",
          "xlconcat_1/In2"
        ]
      },
      "hier_clkrst_core_clk": {
        "ports": [
          "hier_clkrst/core_clk",
          "core_clk"
        ]
      },
      "hier_dma_mm2s_introut": {
        "ports": [
          "hier_arm_peripheral/mm2s_introut",
          "xlconcat_1/In0"
        ]
      },
      "hier_dma_s2mm_introut": {
        "ports": [
          "hier_arm_peripheral/s2mm_introut",
          "xlconcat_1/In1"
        ]
      },
      "hier_rvcore_peripheral_rvcore_intrs": {
        "ports": [
          "hier_rvcore_peripheral/intrs",
          "intrs"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "hier_clkrst/uncorerstn",
          "uncorerstn",
          "hier_arm_peripheral/uncorerstn",
          "hier_rvcore_peripheral/uncorerstn",
          "system_ila_0/resetn"
        ]
      },
      "rvcore_uncorerst_interconnect_aresetn": {
        "ports": [
          "hier_clkrst/interconnect_aresetn",
          "hier_arm_peripheral/S00_ARESETN",
          "hier_rvcore_peripheral/ARESETN"
        ]
      },
      "rx_1": {
        "ports": [
          "hier_arm_peripheral/tx",
          "hier_rvcore_peripheral/rx"
        ]
      },
      "rx_2": {
        "ports": [
          "hier_rvcore_peripheral/tx",
          "hier_arm_peripheral/rx"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "hier_clkrst/clk_in1"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "hier_clkrst/resetn",
          "hier_rvcore_peripheral/sys_rst_n"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "AXI_Corpus": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x0000000000",
                "range": "2G"
              }
            }
          },
          "AXI_DUT": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0800000000",
                "range": "2G"
              }
            }
          },
          "AXI_MEM": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x0800000000",
                "range": "2G"
              }
            }
          },
          "AXI_MMIO": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_axi_dma_rvcore_Reg": {
                "address_block": "/hier_rvcore_peripheral/axi_dma_rvcore/S_AXI_LITE/Reg",
                "offset": "0x0040000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/hier_rvcore_peripheral/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x0040600000",
                "range": "64K"
              },
              "SEG_xdma_0_BAR0": {
                "address_block": "/hier_rvcore_peripheral/xdma_0/S_AXI_B/BAR0",
                "offset": "0x0050000000",
                "range": "256M",
                "offset_base_param": "axibar_0",
                "offset_high_param": "axibar_highaddr_0"
              },
              "SEG_xdma_0_CTL0": {
                "address_block": "/hier_rvcore_peripheral/xdma_0/S_AXI_LITE/CTL0",
                "offset": "0x0060000000",
                "range": "512M",
                "offset_base_param": "baseaddr",
                "offset_high_param": "highaddr"
              }
            }
          }
        },
        "memory_maps": {
          "AXI_DMA": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/hier_arm_peripheral/axi_dma_arm": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      },
      "/hier_rvcore_peripheral/axi_dma_rvcore": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_AXI_DMA_Reg": {
                "address_block": "/AXI_DMA/Reg",
                "offset": "0x0000000000",
                "range": "1T"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_AXI_DMA_Reg": {
                "address_block": "/AXI_DMA/Reg",
                "offset": "0x0000000000",
                "range": "1T"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_AXI_DMA_Reg": {
                "address_block": "/AXI_DMA/Reg",
                "offset": "0x0000000000",
                "range": "1T"
              }
            }
          }
        }
      },
      "/hier_rvcore_peripheral/xdma_0": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_AXI_DMA_Reg": {
                "address_block": "/AXI_DMA/Reg",
                "offset": "0x0000000000",
                "range": "1T"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_dma_arm_Reg": {
                "address_block": "/hier_arm_peripheral/axi_dma_arm/S_AXI_LITE/Reg",
                "offset": "0x0080020000",
                "range": "4K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/hier_arm_peripheral/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x0080000000",
                "range": "4K"
              },
              "SEG_corerst_Reg": {
                "address_block": "/hier_arm_peripheral/corerst/S_AXI/Reg",
                "offset": "0x0080010000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}