$date
	Fri Jul 14 00:13:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module immediate_gen_tb $end
$var wire 32 ! result [31:0] $end
$var reg 13 " immediate [12:0] $end
$var reg 32 # instruction [31:0] $end
$var reg 7 $ opcode [6:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#2
b11110000 !
b1111000000000000000000000011 #
b11110000 "
b11 $
#6
b10000101000 !
b1000010100000000000000000000011 #
b10000101000 "
#10
b0 !
b100011 #
b0 "
b100011 $
#14
b11111111111111111111111100000000 !
b11110000000000000000000000000011 #
b111100000000 "
b11 $
#18
b1111111111111111111100011000000 !
b10001100000000000000000000100011 #
b100011000000 "
b100011 $
#22
b11111111111111111111111100001111 !
b11110000111100000000000000000011 #
b111100001111 "
b11 $
#26
b11000000100 !
b1100000000000000000001000100011 #
b11000000100 "
b100011 $
#30
b111 !
b1110100011 #
b111 "
#34
b11000010100 !
b1100000000000000000101001100011 #
b11000010100 "
b1100011 $
#38
b11001010010 !
b1100100000000000000100101100011 #
b11001010010 "
#42
b11111110000 !
b1111110000000000000100001100011 #
b11111110000 "
#46
