/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/blk_mem_gen_v8_3_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap blk_mem_gen_v8_3_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/blk_mem_gen_v8_3_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work blk_mem_gen_v8_3_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/blk_mem_gen_v8_3_6/.cxl.verilog.blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6.lin64.cmf
