
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.56

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.37 source latency dst_ack$_DFFE_PP_/CLK ^
  -0.29 target latency src_ack_sync[0]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.08 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_req$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.19    0.22    0.25    1.03 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.22    0.00    1.03 ^ src_req$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.03   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.29 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_src_clk (net)
                  0.07    0.00    0.29 ^ src_req$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                          0.38    0.67   library removal time
                                  0.67   data required time
-----------------------------------------------------------------------------
                                  0.67   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: src_data[4] (input port clocked by core_clock)
Endpoint: src_data_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_data[4] (in)
                                         src_data[4] (net)
                  0.00    0.00    0.20 ^ input30/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input30/X (sky130_fd_sc_hd__clkbuf_1)
                                         net31 (net)
                  0.04    0.00    0.26 ^ _147_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _147_/X (sky130_fd_sc_hd__mux2_1)
                                         _060_ (net)
                  0.04    0.00    0.37 ^ src_data_reg[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.29 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_src_clk (net)
                  0.07    0.00    0.29 ^ src_data_reg[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                         -0.03    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[22]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.19    0.22    0.25    1.03 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.22    0.01    1.04 ^ src_data_reg[22]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.04   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    5.29 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.07    0.00    5.29 ^ src_data_reg[22]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                          0.19    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.29 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_src_clk (net)
                  0.07    0.00    0.29 ^ src_req$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.41    0.70 v src_req$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         src_req (net)
                  0.07    0.00    0.70 v _080_/A (sky130_fd_sc_hd__xnor2_1)
     2    0.01    0.22    0.23    0.93 ^ _080_/Y (sky130_fd_sc_hd__xnor2_1)
                                         net71 (net)
                  0.22    0.00    0.93 ^ _117_/B (sky130_fd_sc_hd__nand2_2)
     5    0.03    0.14    0.17    1.10 v _117_/Y (sky130_fd_sc_hd__nand2_2)
                                         _072_ (net)
                  0.14    0.00    1.10 v _129_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.06    0.20    1.30 v _129_/X (sky130_fd_sc_hd__buf_6)
                                         _074_ (net)
                  0.06    0.00    1.30 v _130_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.32    1.61 v _130_/X (sky130_fd_sc_hd__mux2_1)
                                         _044_ (net)
                  0.06    0.00    1.61 v src_data_reg[19]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    5.29 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.07    0.00    5.29 ^ src_data_reg[19]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.12    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  3.56   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: src_data_reg[22]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net72 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.19    0.22    0.25    1.03 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.22    0.01    1.04 ^ src_data_reg[22]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.04   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    5.29 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.07    0.00    5.29 ^ src_data_reg[22]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                          0.19    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  4.44   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.16    0.29 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_src_clk (net)
                  0.07    0.00    0.29 ^ src_req$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.07    0.41    0.70 v src_req$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         src_req (net)
                  0.07    0.00    0.70 v _080_/A (sky130_fd_sc_hd__xnor2_1)
     2    0.01    0.22    0.23    0.93 ^ _080_/Y (sky130_fd_sc_hd__xnor2_1)
                                         net71 (net)
                  0.22    0.00    0.93 ^ _117_/B (sky130_fd_sc_hd__nand2_2)
     5    0.03    0.14    0.17    1.10 v _117_/Y (sky130_fd_sc_hd__nand2_2)
                                         _072_ (net)
                  0.14    0.00    1.10 v _129_/A (sky130_fd_sc_hd__buf_6)
    10    0.05    0.06    0.20    1.30 v _129_/X (sky130_fd_sc_hd__buf_6)
                                         _074_ (net)
                  0.06    0.00    1.30 v _130_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.32    1.61 v _130_/X (sky130_fd_sc_hd__mux2_1)
                                         _044_ (net)
                  0.06    0.00    1.61 v src_data_reg[19]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_src_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_src_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.15    5.29 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_src_clk (net)
                  0.07    0.00    5.29 ^ src_data_reg[19]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.12    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  3.56   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.176733374595642

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4976190328598022

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7857

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.06179822236299515

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.0695900022983551

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8880

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_data_reg[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ src_req$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.41    0.70 v src_req$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.23    0.93 ^ _080_/Y (sky130_fd_sc_hd__xnor2_1)
   0.17    1.10 v _117_/Y (sky130_fd_sc_hd__nand2_2)
   0.20    1.30 v _129_/X (sky130_fd_sc_hd__buf_6)
   0.32    1.61 v _130_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.61 v src_data_reg[19]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.61   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ src_clk (in)
   0.13    5.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    5.29 ^ clkbuf_2_3__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.29 ^ src_data_reg[19]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.29   clock reconvergence pessimism
  -0.12    5.17   library setup time
           5.17   data required time
---------------------------------------------------------
           5.17   data required time
          -1.61   data arrival time
---------------------------------------------------------
           3.56   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: src_ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ src_ack_sync[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.33    0.62 ^ src_ack_sync[0]$_DFF_PN0_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.62 ^ src_ack_sync[1]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           0.62   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.13    0.13 ^ clkbuf_0_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_src_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ src_ack_sync[1]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.29   clock reconvergence pessimism
  -0.03    0.26   library hold time
           0.26   data required time
---------------------------------------------------------
           0.26   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.37   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2874

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2915

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.6126

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.5593

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
220.718095

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.81e-04   1.06e-04   8.33e-10   5.87e-04  56.8%
Combinational          1.53e-04   9.39e-05   4.40e-10   2.47e-04  23.9%
Clock                  9.30e-05   1.06e-04   3.71e-11   1.99e-04  19.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.26e-04   3.06e-04   1.31e-09   1.03e-03 100.0%
                          70.3%      29.7%       0.0%
