# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do tp2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/lab4/sumsub.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:05 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/lab4/sumsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumsub
# -- Compiling architecture sumsub of sumsub
# End time: 12:00:05 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/lab4/fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:05 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/lab4/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture fulladder of fulladder
# End time: 12:00:05 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/lab4/flags.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:05 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/lab4/flags.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flags
# -- Compiling architecture flags of flags
# End time: 12:00:05 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/lab4/au.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:05 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/lab4/au.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity au
# -- Compiling architecture au of au
# End time: 12:00:05 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/Desktop/ISEL/LSD/lab4/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/Desktop/ISEL/LSD/lab4/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture adder of adder
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/xnorr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/xnorr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xnorr
# -- Compiling architecture xnorr of xnorr
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/orr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/orr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity orr
# -- Compiling architecture orr of orr
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/mux4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/mux4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4_1
# -- Compiling architecture mux4_1 of mux4_1
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/mux2_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/mux2_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2_1
# -- Compiling architecture mux2_1 of mux2_1
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/lsr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/lsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lsr
# -- Compiling architecture lsr of lsr
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic_module
# -- Compiling architecture logic_module of logic_module
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/asr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/asr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity asr
# -- Compiling architecture asr of asr
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/alu_flags.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/alu_flags.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_Flags
# -- Compiling architecture arq_ALU_Flags of ALU_Flags
# End time: 12:00:06 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# End time: 12:00:07 on Nov 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/mpmig/ISEL/LSD/tp2/mux4_4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:07 on Nov 25,2022
# vcom -reportprogress 300 -93 -work work C:/Users/mpmig/ISEL/LSD/tp2/mux4_4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4_4_1
# -- Compiling architecture mux4_4_1 of mux4_4_1
# End time: 12:00:07 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/mpmig/ISEL/LSD/tp2/TLab2_full_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:20 on Nov 25,2022
# vcom -reportprogress 300 -work work C:/Users/mpmig/ISEL/LSD/tp2/TLab2_full_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity TLab2_full_tb
# -- Compiling architecture arc_tlab2_full_tb of TLab2_full_tb
# End time: 12:00:20 on Nov 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tlab2_full_tb
# vsim work.tlab2_full_tb 
# Start time: 12:00:31 on Nov 25,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tlab2_full_tb(arc_tlab2_full_tb)
# Loading work.alu(alu)
# Loading work.au(au)
# Loading work.sumsub(sumsub)
# Loading work.adder(adder)
# Loading work.fulladder(fulladder)
# Loading work.flags(flags)
# Loading work.logic_module(logic_module)
# Loading work.lsr(lsr)
# Loading work.mux4_1(mux4_1)
# Loading work.asr(asr)
# Loading work.orr(orr)
# Loading work.xnorr(xnorr)
# Loading work.mux4_4_1(mux4_4_1)
# Loading work.mux2_1(mux2_1)
# Loading work.alu_flags(arq_alu_flags)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tlab2_full_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tlab2_full_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=0
#    Time: 5120 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=1
#    Time: 10240 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=2
#    Time: 15360 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=3
#    Time: 20480 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=4
#    Time: 25600 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=5
#    Time: 30720 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=6
#    Time: 35840 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Done op=7
#    Time: 40960 ns  Iteration: 0  Instance: /tlab2_full_tb
# ** Note: Simulation Done!!!!!
#    Time: 40960 ns  Iteration: 0  Instance: /tlab2_full_tb
# End time: 14:05:22 on Nov 25,2022, Elapsed time: 2:04:51
# Errors: 0, Warnings: 3
