# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: inst_schema.json#
kind: instruction
name: vsseg6e32.v
long_name: "Vector segmented store 6 elements of 32 bits"
description: |
  Stores 6 segments of 32-bit elements from vector register vs2 to memory starting at address in xs1 register, using vector mask vm. The effective element width is 32 bits regardless of SEW setting.
definedBy:
  extension:
    name: Zvl32b
assembly: vs3, (xs1), vm
encoding:
  match: 101000-00000-----110-----0100111
  variables:
    - name: vm
      location: 25-25
    - name: xs1
      location: 19-15
    - name: vs3
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: false
operation(): |
