

================================================================
== Vivado HLS Report for 'shuffle_24_p'
================================================================
* Date:           Sat Dec 15 03:40:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32929|  32929|  32929|  32929|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  32928|  32928|       686|          -|          -|    48|    no    |
        | + Loop 1.1      |    684|    684|        38|          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     36|     36|         2|          -|          -|    18|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     403|    178|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|      98|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     501|    253|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_20_fu_142_p2      |     +    |      0|  23|  11|           1|           6|
    |h_20_fu_224_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_315_fu_172_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_319_fu_212_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_320_fu_238_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_321_fu_263_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_322_fu_269_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_323_fu_294_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_324_fu_320_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_325_fu_331_p2    |     +    |      0|  50|  20|          15|          15|
    |w_20_fu_306_p2       |     +    |      0|  20|  10|           5|           1|
    |exitcond4_fu_218_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_136_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_300_p2   |   icmp   |      0|   0|   2|           5|           5|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 403| 178|         127|         124|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  33|          6|    1|          6|
    |co_reg_87                 |   9|          2|    6|         12|
    |h_reg_98                  |   9|          2|    5|         10|
    |storemerge_phi_fu_123_p4  |  15|          3|    8|         24|
    |w_reg_109                 |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         15|   25|         62|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   5|   0|    5|          0|
    |co_20_reg_348          |   6|   0|    6|          0|
    |co_reg_87              |   6|   0|    6|          0|
    |h_20_reg_366           |   5|   0|    5|          0|
    |h_reg_98               |   5|   0|    5|          0|
    |output_V_addr_reg_394  |  14|   0|   14|          0|
    |tmp_270_reg_341        |   1|   0|    1|          0|
    |tmp_315_reg_353        |  10|   0|   11|          1|
    |tmp_319_reg_358        |   9|   0|   10|          1|
    |tmp_321_reg_371        |  13|   0|   14|          1|
    |tmp_323_reg_376        |  14|   0|   15|          1|
    |w_20_reg_384           |   5|   0|    5|          0|
    |w_reg_109              |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  98|   0|  102|          4|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     shuffle_24_p     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     shuffle_24_p     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     shuffle_24_p     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     shuffle_24_p     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     shuffle_24_p     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     shuffle_24_p     | return value |
|left_V_address0                | out |   13|  ap_memory |        left_V        |     array    |
|left_V_ce0                     | out |    1|  ap_memory |        left_V        |     array    |
|left_V_q0                      |  in |    8|  ap_memory |        left_V        |     array    |
|output_V_address0              | out |   14|  ap_memory |       output_V       |     array    |
|output_V_ce0                   | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0                   | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0                    | out |    8|  ap_memory |       output_V       |     array    |
|buffer1_1_24_16x16_p_address0  | out |   13|  ap_memory | buffer1_1_24_16x16_p |     array    |
|buffer1_1_24_16x16_p_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p |     array    |
|buffer1_1_24_16x16_p_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (4)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:112
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (6)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_20, %.loopexit.loopexit ]

ST_2: tmp_270 (7)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:1  %tmp_270 = trunc i6 %co to i1

ST_2: exitcond5 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:2  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_20 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:4  %co_20 = add i6 1, %co

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.loopexit:5  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:0  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl2_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:1  %p_shl2_cast = zext i10 %tmp to i11

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl3_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:3  %p_shl3_cast = zext i7 %tmp_s to i11

ST_2: tmp_315 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:4  %tmp_315 = add i11 %p_shl3_cast, %p_shl2_cast

ST_2: tmp_316 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:5  %tmp_316 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_317 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:6  %tmp_317 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_316, i4 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:7  %p_shl_cast = zext i9 %tmp_317 to i10

ST_2: tmp_318 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:112
.preheader6.preheader:8  %tmp_318 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_316, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:9  %p_shl1_cast = zext i6 %tmp_318 to i10

ST_2: tmp_319 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader6.preheader:10  %tmp_319 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_24 (24)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6.preheader:11  br label %.preheader6

ST_2: StgValue_25 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:120
:0  ret void


 <State 3>: 4.68ns
ST_3: h (26)  [1/1] 0.00ns
.preheader6:0  %h = phi i5 [ 0, %.preheader6.preheader ], [ %h_20, %.preheader6.loopexit ]

ST_3: exitcond4 (27)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6:1  %exitcond4 = icmp eq i5 %h, -14

ST_3: empty_86 (28)  [1/1] 0.00ns
.preheader6:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_20 (29)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6:3  %h_20 = add i5 %h, 1

ST_3: StgValue_30 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:113
.preheader6:4  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast9 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:0  %tmp_cast9 = zext i5 %h to i11

ST_3: tmp_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:1  %tmp_cast = zext i5 %h to i10

ST_3: tmp_320 (34)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:2  %tmp_320 = add i10 %tmp_cast, %tmp_319

ST_3: p_shl6_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:3  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_320, i4 0)

ST_3: tmp_271 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:4  %tmp_271 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_320, i1 false)

ST_3: p_shl7_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:5  %p_shl7_cast = zext i11 %tmp_271 to i14

ST_3: tmp_321 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:6  %tmp_321 = add i14 %p_shl6_cast, %p_shl7_cast

ST_3: tmp_322 (39)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:7  %tmp_322 = add i11 %tmp_cast9, %tmp_315

ST_3: p_shl4_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:8  %p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_322, i4 0)

ST_3: tmp_272 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:9  %tmp_272 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_322, i1 false)

ST_3: p_shl5_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:10  %p_shl5_cast = zext i12 %tmp_272 to i15

ST_3: tmp_323 (43)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:115
.preheader.preheader:11  %tmp_323 = add i15 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_43 (44)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader.preheader:12  br label %.preheader

ST_3: StgValue_44 (75)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (46)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_20, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (47)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader:1  %exitcond = icmp eq i5 %w, -14

ST_4: empty_87 (48)  [1/1] 0.00ns
.preheader:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_20 (49)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader:3  %w_20 = add i5 %w, 1

ST_4: StgValue_49 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:114
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_4: tmp_183_cast8 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %tmp_183_cast8 = zext i5 %w to i15

ST_4: tmp_183_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:1  %tmp_183_cast = zext i5 %w to i14

ST_4: tmp_324 (54)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:115
:2  %tmp_324 = add i14 %tmp_321, %tmp_183_cast

ST_4: tmp_396_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:3  %tmp_396_cast = zext i14 %tmp_324 to i64

ST_4: left_V_addr (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:4  %left_V_addr = getelementptr [7776 x i8]* %left_V, i64 0, i64 %tmp_396_cast

ST_4: tmp_325 (57)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:115
:5  %tmp_325 = add i15 %tmp_323, %tmp_183_cast8

ST_4: tmp_397_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:6  %tmp_397_cast = zext i15 %tmp_325 to i64

ST_4: output_V_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:7  %output_V_addr = getelementptr [15552 x i8]* %output_V, i64 0, i64 %tmp_397_cast

ST_4: buffer1_1_24_16x16_p (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:116
:8  %buffer1_1_24_16x16_p = getelementptr [7776 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_396_cast

ST_4: StgValue_59 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:9  br i1 %tmp_270, label %3, label %2

ST_4: left_V_load (63)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_4: buffer1_1_24_16x16_p_1 (66)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:116
:0  %buffer1_1_24_16x16_p_1 = load i8* %buffer1_1_24_16x16_p, align 1

ST_4: StgValue_62 (73)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 5>: 8.10ns
ST_5: left_V_load (63)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_5: StgValue_64 (64)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:115
:1  br label %4

ST_5: buffer1_1_24_16x16_p_1 (66)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:116
:0  %buffer1_1_24_16x16_p_1 = load i8* %buffer1_1_24_16x16_p, align 1

ST_5: StgValue_66 (67)  [1/1] 1.59ns
:1  br label %4

ST_5: storemerge (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:115
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %buffer1_1_24_16x16_p_1, %3 ]

ST_5: StgValue_68 (70)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:116
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_5: StgValue_69 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:114
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6             (br               ) [ 011111]
co                     (phi              ) [ 001000]
tmp_270                (trunc            ) [ 000111]
exitcond5              (icmp             ) [ 001111]
empty                  (speclooptripcount) [ 000000]
co_20                  (add              ) [ 011111]
StgValue_12            (br               ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
p_shl2_cast            (zext             ) [ 000000]
tmp_s                  (bitconcatenate   ) [ 000000]
p_shl3_cast            (zext             ) [ 000000]
tmp_315                (add              ) [ 000111]
tmp_316                (partselect       ) [ 000000]
tmp_317                (bitconcatenate   ) [ 000000]
p_shl_cast             (zext             ) [ 000000]
tmp_318                (bitconcatenate   ) [ 000000]
p_shl1_cast            (zext             ) [ 000000]
tmp_319                (add              ) [ 000111]
StgValue_24            (br               ) [ 001111]
StgValue_25            (ret              ) [ 000000]
h                      (phi              ) [ 000100]
exitcond4              (icmp             ) [ 001111]
empty_86               (speclooptripcount) [ 000000]
h_20                   (add              ) [ 001111]
StgValue_30            (br               ) [ 000000]
tmp_cast9              (zext             ) [ 000000]
tmp_cast               (zext             ) [ 000000]
tmp_320                (add              ) [ 000000]
p_shl6_cast            (bitconcatenate   ) [ 000000]
tmp_271                (bitconcatenate   ) [ 000000]
p_shl7_cast            (zext             ) [ 000000]
tmp_321                (add              ) [ 000011]
tmp_322                (add              ) [ 000000]
p_shl4_cast            (bitconcatenate   ) [ 000000]
tmp_272                (bitconcatenate   ) [ 000000]
p_shl5_cast            (zext             ) [ 000000]
tmp_323                (add              ) [ 000011]
StgValue_43            (br               ) [ 001111]
StgValue_44            (br               ) [ 011111]
w                      (phi              ) [ 000010]
exitcond               (icmp             ) [ 001111]
empty_87               (speclooptripcount) [ 000000]
w_20                   (add              ) [ 001111]
StgValue_49            (br               ) [ 000000]
tmp_183_cast8          (zext             ) [ 000000]
tmp_183_cast           (zext             ) [ 000000]
tmp_324                (add              ) [ 000000]
tmp_396_cast           (zext             ) [ 000000]
left_V_addr            (getelementptr    ) [ 000001]
tmp_325                (add              ) [ 000000]
tmp_397_cast           (zext             ) [ 000000]
output_V_addr          (getelementptr    ) [ 000001]
buffer1_1_24_16x16_p   (getelementptr    ) [ 000001]
StgValue_59            (br               ) [ 000000]
StgValue_62            (br               ) [ 001111]
left_V_load            (load             ) [ 000000]
StgValue_64            (br               ) [ 000000]
buffer1_1_24_16x16_p_1 (load             ) [ 000000]
StgValue_66            (br               ) [ 000000]
storemerge             (phi              ) [ 000000]
StgValue_68            (store            ) [ 000000]
StgValue_69            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_24_16x16_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="left_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="14" slack="0"/>
<pin id="56" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="output_V_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="15" slack="0"/>
<pin id="63" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buffer1_1_24_16x16_p_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="13" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_V_load/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="13" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_1/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_68_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="1"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/5 "/>
</bind>
</comp>

<comp id="87" class="1005" name="co_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="1"/>
<pin id="89" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="co_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="h_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="h_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="w_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="1"/>
<pin id="111" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="w_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="storemerge_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="storemerge_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_270_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_270/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exitcond5_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="co_20_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_20/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_shl2_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl3_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_315_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_315/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_316_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_316/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_317_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_317/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_shl_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_318_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_318/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_shl1_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_319_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_319/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="h_20_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_20/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_cast9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_320_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="1"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_320/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_shl6_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_271_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_271/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_shl7_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_321_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_321/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_322_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="11" slack="1"/>
<pin id="272" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_322/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_shl4_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_272_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_272/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_shl5_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_323_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="0"/>
<pin id="296" dir="0" index="1" bw="12" slack="0"/>
<pin id="297" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_323/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exitcond_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="w_20_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_20/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_183_cast8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_183_cast8/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_183_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_183_cast/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_324_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="1"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_324/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_396_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_396_cast/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_325_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="15" slack="1"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_325/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_397_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_397_cast/4 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_270_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="2"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_270 "/>
</bind>
</comp>

<comp id="348" class="1005" name="co_20_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_20 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_315_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="1"/>
<pin id="355" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_315 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_319_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_319 "/>
</bind>
</comp>

<comp id="366" class="1005" name="h_20_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_20 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_321_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="1"/>
<pin id="373" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_321 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_323_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="1"/>
<pin id="378" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_323 "/>
</bind>
</comp>

<comp id="384" class="1005" name="w_20_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_20 "/>
</bind>
</comp>

<comp id="389" class="1005" name="left_V_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="13" slack="1"/>
<pin id="391" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="left_V_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="output_V_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="14" slack="1"/>
<pin id="396" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="buffer1_1_24_16x16_p_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="1"/>
<pin id="401" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="50" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="50" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="50" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="52" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="129"><net_src comp="73" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="78" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="4"/><net_sink comp="83" pin=1"/></net>

<net id="135"><net_src comp="91" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="91" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="91" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="91" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="91" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="156" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="91" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="178" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="178" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="196" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="102" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="102" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="102" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="102" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="238" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="243" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="230" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="269" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="274" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="113" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="113" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="113" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="113" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="335"><net_src comp="312" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="344"><net_src comp="132" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="142" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="356"><net_src comp="172" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="361"><net_src comp="212" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="369"><net_src comp="224" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="374"><net_src comp="263" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="379"><net_src comp="294" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="387"><net_src comp="306" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="392"><net_src comp="52" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="397"><net_src comp="59" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="402"><net_src comp="66" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: left_V | {}
	Port: output_V | {5 }
	Port: buffer1_1_24_16x16_p | {}
 - Input state : 
	Port: shuffle_24_p : left_V | {4 5 }
	Port: shuffle_24_p : output_V | {}
	Port: shuffle_24_p : buffer1_1_24_16x16_p | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_270 : 1
		exitcond5 : 1
		co_20 : 1
		StgValue_12 : 2
		tmp : 1
		p_shl2_cast : 2
		tmp_s : 1
		p_shl3_cast : 2
		tmp_315 : 3
		tmp_316 : 1
		tmp_317 : 2
		p_shl_cast : 3
		tmp_318 : 2
		p_shl1_cast : 3
		tmp_319 : 4
	State 3
		exitcond4 : 1
		h_20 : 1
		StgValue_30 : 2
		tmp_cast9 : 1
		tmp_cast : 1
		tmp_320 : 2
		p_shl6_cast : 3
		tmp_271 : 3
		p_shl7_cast : 4
		tmp_321 : 5
		tmp_322 : 2
		p_shl4_cast : 3
		tmp_272 : 3
		p_shl5_cast : 4
		tmp_323 : 5
	State 4
		exitcond : 1
		w_20 : 1
		StgValue_49 : 2
		tmp_183_cast8 : 1
		tmp_183_cast : 1
		tmp_324 : 2
		tmp_396_cast : 3
		left_V_addr : 4
		tmp_325 : 2
		tmp_397_cast : 3
		output_V_addr : 4
		buffer1_1_24_16x16_p : 4
		left_V_load : 5
		buffer1_1_24_16x16_p_1 : 5
	State 5
		storemerge : 1
		StgValue_68 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     co_20_fu_142     |    23   |    11   |
|          |    tmp_315_fu_172    |    35   |    15   |
|          |    tmp_319_fu_212    |    32   |    14   |
|          |      h_20_fu_224     |    20   |    10   |
|          |    tmp_320_fu_238    |    35   |    15   |
|    add   |    tmp_321_fu_263    |    47   |    19   |
|          |    tmp_322_fu_269    |    38   |    16   |
|          |    tmp_323_fu_294    |    50   |    20   |
|          |      w_20_fu_306     |    20   |    10   |
|          |    tmp_324_fu_320    |    47   |    19   |
|          |    tmp_325_fu_331    |    50   |    20   |
|----------|----------------------|---------|---------|
|          |   exitcond5_fu_136   |    0    |    3    |
|   icmp   |   exitcond4_fu_218   |    0    |    2    |
|          |    exitcond_fu_300   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |    tmp_270_fu_132    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_148      |    0    |    0    |
|          |     tmp_s_fu_160     |    0    |    0    |
|          |    tmp_317_fu_188    |    0    |    0    |
|bitconcatenate|    tmp_318_fu_200    |    0    |    0    |
|          |  p_shl6_cast_fu_243  |    0    |    0    |
|          |    tmp_271_fu_251    |    0    |    0    |
|          |  p_shl4_cast_fu_274  |    0    |    0    |
|          |    tmp_272_fu_282    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl2_cast_fu_156  |    0    |    0    |
|          |  p_shl3_cast_fu_168  |    0    |    0    |
|          |   p_shl_cast_fu_196  |    0    |    0    |
|          |  p_shl1_cast_fu_208  |    0    |    0    |
|          |   tmp_cast9_fu_230   |    0    |    0    |
|   zext   |    tmp_cast_fu_234   |    0    |    0    |
|          |  p_shl7_cast_fu_259  |    0    |    0    |
|          |  p_shl5_cast_fu_290  |    0    |    0    |
|          | tmp_183_cast8_fu_312 |    0    |    0    |
|          |  tmp_183_cast_fu_316 |    0    |    0    |
|          |  tmp_396_cast_fu_325 |    0    |    0    |
|          |  tmp_397_cast_fu_336 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    tmp_316_fu_178    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   397   |   176   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|buffer1_1_24_16x16_p_reg_399|   13   |
|        co_20_reg_348       |    6   |
|          co_reg_87         |    6   |
|        h_20_reg_366        |    5   |
|          h_reg_98          |    5   |
|     left_V_addr_reg_389    |   13   |
|    output_V_addr_reg_394   |   14   |
|     storemerge_reg_120     |    8   |
|       tmp_270_reg_341      |    1   |
|       tmp_315_reg_353      |   11   |
|       tmp_319_reg_358      |   10   |
|       tmp_321_reg_371      |   14   |
|       tmp_323_reg_376      |   15   |
|        w_20_reg_384        |    5   |
|          w_reg_109         |    5   |
+----------------------------+--------+
|            Total           |   131  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   397  |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   131  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   528  |   194  |
+-----------+--------+--------+--------+
