/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 272 160)
	(text "reg_file" (rect 5 0 34 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reg_rd_addr1[2..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "reg_rd_addr1[2..0]" (rect 21 43 95 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "reg_rd_addr2[2..0]" (rect 0 0 75 12)(font "Arial" ))
		(text "reg_rd_addr2[2..0]" (rect 21 59 96 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "reg_wr_addr[2..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "reg_wr_addr[2..0]" (rect 21 75 92 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "reg_wr_data[15..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "reg_wr_data[15..0]" (rect 21 91 95 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "reg_wr_en" (rect 0 0 43 12)(font "Arial" ))
		(text "reg_wr_en" (rect 21 107 64 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 256 32)
		(output)
		(text "reg_rd_data1[15..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "reg_rd_data1[15..0]" (rect 159 27 235 39)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(port
		(pt 256 48)
		(output)
		(text "reg_rd_data2[15..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "reg_rd_data2[15..0]" (rect 158 43 235 55)(font "Arial" ))
		(line (pt 256 48)(pt 240 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 128)(line_width 1))
	)
)
