#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 28 13:18:21 2023
# Process ID: 23800
# Current directory: C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.runs/Lab_2_ALU_0_0_synth_1
# Command line: vivado.exe -log Lab_2_ALU_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_2_ALU_0_0.tcl
# Log file: C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.runs/Lab_2_ALU_0_0_synth_1/Lab_2_ALU_0_0.vds
# Journal file: C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.runs/Lab_2_ALU_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Lab_2_ALU_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/IntraLab_resources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Lab_2_ALU_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 373.270 ; gain = 105.551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_2_ALU_0_0' [c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/bd/Lab_2/ip/Lab_2_ALU_0_0/synth/Lab_2_ALU_0_0.vhd:68]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:5' bound to instance 'U0' of component 'ALU' [c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/bd/Lab_2/ip/Lab_2_ALU_0_0/synth/Lab_2_ALU_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:13]
INFO: [Synth 8-3491] module 'ALU_Logical' declared at 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Logical.vhd:4' bound to instance 'LOGIC' of component 'ALU_Logical' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-638] synthesizing module 'ALU_Logical' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Logical.vhd:10]
INFO: [Synth 8-226] default block is never used [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Logical.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ALU_Logical' (1#1) [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Logical.vhd:10]
INFO: [Synth 8-3491] module 'ALU_Comp' declared at 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Comp.vhd:6' bound to instance 'COMPARE' of component 'ALU_Comp' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ALU_Comp' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Comp.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_Comp' (2#1) [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Comp.vhd:12]
INFO: [Synth 8-3491] module 'ALU_Mux' declared at 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Mux.vhd:6' bound to instance 'MUXER' of component 'ALU_Mux' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ALU_Mux' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Mux.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Mux.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU_Mux' (3#1) [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Mux.vhd:12]
INFO: [Synth 8-3491] module 'ALU_Shift' declared at 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Shift.vhd:7' bound to instance 'SHIFTER' of component 'ALU_Shift' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ALU_Shift' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Shift.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'ALU_Shift' (4#1) [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU_Shift.vhd:14]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Arith_Unit' declared at 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:9' bound to instance 'ARITH' of component 'Arith_Unit' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Arith_Unit' [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:27]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Arith_Unit' (5#1) [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Lab_2_ALU_0_0' (7#1) [c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.srcs/sources_1/bd/Lab_2/ip/Lab_2_ALU_0_0/synth/Lab_2_ALU_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 429.020 ; gain = 161.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 429.020 ; gain = 161.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 429.020 ; gain = 161.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 756.812 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 758.730 ; gain = 1.918
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 758.730 ; gain = 491.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 758.730 ; gain = 491.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 758.730 ; gain = 491.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 758.730 ; gain = 491.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU_Logical 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU_Comp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU_Shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
Module Arith_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 758.730 ; gain = 491.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 777.867 ; gain = 510.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 777.941 ; gain = 510.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT2   |     1|
|3     |LUT3   |    68|
|4     |LUT4   |    10|
|5     |LUT5   |    91|
|6     |LUT6   |   124|
|7     |MUXF7  |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------+------+
|      |Instance  |Module     |Cells |
+------+----------+-----------+------+
|1     |top       |           |   311|
|2     |  U0      |ALU        |    41|
|3     |    ARITH |Arith_Unit |    41|
+------+----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 791.242 ; gain = 193.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 791.242 ; gain = 523.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 801.922 ; gain = 547.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.runs/Lab_2_ALU_0_0_synth_1/Lab_2_ALU_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_2/Lab_2.runs/Lab_2_ALU_0_0_synth_1/Lab_2_ALU_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_2_ALU_0_0_utilization_synth.rpt -pb Lab_2_ALU_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 13:19:02 2023...
