// Seed: 3752463887
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3 - id_6;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7
    , id_13,
    input wor id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11
);
  assign id_13 = {1'h0, (1'b0)} ==? 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
