#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x9e68c0 .scope module, "SISO_tb" "SISO_tb" 2 6;
 .timescale -9 -12;
v0x9f84f0_0 .var "clk", 0 0;
v0x9f85c0_0 .var "si", 0 0;
v0x9f8690_0 .net "so", 0 0, L_0x9f8790;  1 drivers
S_0x9e6a40 .scope module, "dut" "SISO" 2 13, 3 4 0, S_0x9e68c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "si"
    .port_info 1 /OUTPUT 1 "so"
    .port_info 2 /INPUT 1 "clk"
v0x9c1fd0_0 .net "clk", 0 0, v0x9f84f0_0;  1 drivers
v0x9f8200_0 .var "q", 3 0;
v0x9f82e0_0 .net "si", 0 0, v0x9f85c0_0;  1 drivers
v0x9f83b0_0 .net "so", 0 0, L_0x9f8790;  alias, 1 drivers
E_0x9c2090 .event posedge, v0x9c1fd0_0;
L_0x9f8790 .part v0x9f8200_0, 0, 1;
    .scope S_0x9e6a40;
T_0 ;
    %set/v v0x9f8200_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x9e6a40;
T_1 ;
    %wait E_0x9c2090;
    %load/v 8, v0x9f82e0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 3, 0;
    %assign/v0/x1 v0x9f8200_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 8, v0x9f8200_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %mov 8, 2, 1;
T_1.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 2, 0;
    %assign/v0/x1 v0x9f8200_0, 0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x9f8200_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 1;
T_1.3 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x9f8200_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 8, v0x9f8200_0, 1;
    %jmp T_1.5;
T_1.4 ;
    %mov 8, 2, 1;
T_1.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x9f8200_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x9e68c0;
T_2 ;
    %set/v v0x9f84f0_0, 0, 1;
    %set/v v0x9f85c0_0, 1, 1;
    %delay 10000, 0;
    %set/v v0x9f85c0_0, 1, 1;
    %delay 10000, 0;
    %set/v v0x9f85c0_0, 1, 1;
    %delay 10000, 0;
    %set/v v0x9f85c0_0, 1, 1;
    %end;
    .thread T_2;
    .scope S_0x9e68c0;
T_3 ;
    %delay 5000, 0;
    %load/v 8, v0x9f84f0_0, 1;
    %inv 8, 1;
    %set/v v0x9f84f0_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x9e68c0;
T_4 ;
    %vpi_call/w 2 31 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 32 "$dumpvars" {0 0};
    %delay 300000, 0;
    %vpi_call/w 2 34 "$finish", 2'sb01 {0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
