small_six_red_rom.v,verilog,xil_defaultlib,../../../../final_project_current.srcs/sources_1/ip/small_six_red_rom/sim/small_six_red_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
