#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 21:25:16 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L4' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 31 21:25:34 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3506           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     154.895 MHz       1000.000          6.456        496.772
 clk_Inferred                 1.000 MHz      32.241 MHz       1000.000         31.016        968.984
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     133.422 MHz       1000.000          7.495        992.505
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     505.561 MHz       1000.000          1.978        998.022
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.772       0.000              0            751
 clk_Inferred           clk_Inferred               968.984       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.505       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.022       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.327       0.000              0            751
 clk_Inferred           clk_Inferred                 0.148       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.085       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.377       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.536       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.318       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.451       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.491       0.000              0            751
 clk_Inferred           clk_Inferred               974.437       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.117       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.488       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.306       0.000              0            751
 clk_Inferred           clk_Inferred                 0.171       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.157       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.344       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.477       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.632       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.648       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.900
  Launch Clock Delay      :  5.732
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.558     503.954         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.954 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.778     505.732         ntclkbufg_0      
 CLMA_58_48/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_58_48/Q0                     tco                   0.241     505.973 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.513     506.486         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_66_44/Y0                     td                    0.387     506.873 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.868     507.741         u_jtag_top/u_jtag_driver/_N13377
 CLMA_58_48/Y0                     td                    0.164     507.905 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.818     508.723         u_jtag_top/u_jtag_driver/_N24940
 CLMA_70_48/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.723         Logic Levels: 2  
                                                                                   Logic: 0.792ns(26.479%), Route: 2.199ns(73.521%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.254    1003.367         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.367 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.533    1004.900         ntclkbufg_0      
 CLMA_70_48/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.822    1005.722                          
 clock uncertainty                                      -0.050    1005.672                          

 Setup time                                             -0.177    1005.495                          

 Data required time                                               1005.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.495                          
 Data arrival time                                                -508.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.915
  Launch Clock Delay      :  5.732
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.558     503.954         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.954 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.778     505.732         ntclkbufg_0      
 CLMA_58_48/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_58_48/Q0                     tco                   0.241     505.973 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.513     506.486         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_66_44/Y0                     td                    0.387     506.873 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.868     507.741         u_jtag_top/u_jtag_driver/_N13377
 CLMA_58_48/Y0                     td                    0.164     507.905 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.813     508.718         u_jtag_top/u_jtag_driver/_N24940
 CLMA_70_36/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.718         Logic Levels: 2  
                                                                                   Logic: 0.792ns(26.524%), Route: 2.194ns(73.476%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.254    1003.367         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.367 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.548    1004.915         ntclkbufg_0      
 CLMA_70_36/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.822    1005.737                          
 clock uncertainty                                      -0.050    1005.687                          

 Setup time                                             -0.177    1005.510                          

 Data required time                                               1005.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.510                          
 Data arrival time                                                -508.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.915
  Launch Clock Delay      :  5.732
  Clock Pessimism Removal :  0.822

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.558     503.954         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.954 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.778     505.732         ntclkbufg_0      
 CLMA_58_48/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_58_48/Q0                     tco                   0.241     505.973 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.513     506.486         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_66_44/Y0                     td                    0.387     506.873 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.868     507.741         u_jtag_top/u_jtag_driver/_N13377
 CLMA_58_48/Y0                     td                    0.164     507.905 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.813     508.718         u_jtag_top/u_jtag_driver/_N24940
 CLMA_70_36/BD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.718         Logic Levels: 2  
                                                                                   Logic: 0.792ns(26.524%), Route: 2.194ns(73.476%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.254    1003.367         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.367 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.548    1004.915         ntclkbufg_0      
 CLMA_70_36/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.822    1005.737                          
 clock uncertainty                                      -0.050    1005.687                          

 Setup time                                             -0.171    1005.516                          

 Data required time                                               1005.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.516                          
 Data arrival time                                                -508.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.794
  Launch Clock Delay      :  4.904
  Clock Pessimism Removal :  -0.852

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.254       3.367         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.367 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.537       4.904         ntclkbufg_0      
 CLMA_78_52/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q/CLK

 CLMA_78_52/Q0                     tco                   0.223       5.127 f       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.175       5.302         u_jtag_top/u_jtag_driver/rx_data [26]
 CLMA_78_48/AD                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D

 Data arrival time                                                   5.302         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.030%), Route: 0.175ns(43.970%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.679       3.974         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.974 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.820       5.794         ntclkbufg_0      
 CLMA_78_48/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/CLK
 clock pessimism                                        -0.852       4.942                          
 clock uncertainty                                       0.000       4.942                          

 Hold time                                               0.033       4.975                          

 Data required time                                                  4.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.975                          
 Data arrival time                                                  -5.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.781
  Launch Clock Delay      :  4.896
  Clock Pessimism Removal :  -0.852

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.254       3.367         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.367 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.529       4.896         ntclkbufg_0      
 CLMA_58_44/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK

 CLMA_58_44/Q0                     tco                   0.224       5.120 r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.141       5.261         u_jtag_top/u_jtag_driver/shift_reg [37]
 CLMA_58_45/M2                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D

 Data arrival time                                                   5.261         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.679       3.974         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.974 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.807       5.781         ntclkbufg_0      
 CLMA_58_45/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/CLK
 clock pessimism                                        -0.852       4.929                          
 clock uncertainty                                       0.000       4.929                          

 Hold time                                              -0.012       4.917                          

 Data required time                                                  4.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.917                          
 Data arrival time                                                  -5.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[15]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.770
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.833

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.254       3.367         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.367 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.515       4.882         ntclkbufg_0      
 CLMA_46_48/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_48/Q0                     tco                   0.223       5.105 f       u_jtag_top/u_jtag_driver/rx/recv_data[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.161       5.266         u_jtag_top/u_jtag_driver/rx_data [15]
 CLMA_50_49/M0                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[15]/opit_0_inv/D

 Data arrival time                                                   5.266         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.073%), Route: 0.161ns(41.927%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.679       3.974         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.974 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796       5.770         ntclkbufg_0      
 CLMA_50_49/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[15]/opit_0_inv/CLK
 clock pessimism                                        -0.833       4.937                          
 clock uncertainty                                       0.000       4.937                          

 Hold time                                              -0.016       4.921                          

 Data required time                                                  4.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.921                          
 Data arrival time                                                  -5.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.769
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.792       4.356         ntclkbufg_1      
 CLMA_58_189/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.261       4.617 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        2.402       7.019         u_tinyriscv/ie_op2_o [11]
 CLMA_114_264/COUT                 td                    0.326       7.345 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.345         u_tinyriscv/u_ex/_N3222
                                                         0.060       7.405 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.405         u_tinyriscv/u_ex/_N3224
 CLMA_114_268/COUT                 td                    0.097       7.502 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.502         u_tinyriscv/u_ex/_N3226
                                                         0.060       7.562 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.562         u_tinyriscv/u_ex/_N3228
 CLMA_114_272/COUT                 td                    0.097       7.659 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.659         u_tinyriscv/u_ex/_N3230
                                                         0.060       7.719 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.719         u_tinyriscv/u_ex/_N3232
 CLMA_114_276/COUT                 td                    0.097       7.816 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.816         u_tinyriscv/u_ex/_N3234
                                                         0.060       7.876 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.876         u_tinyriscv/u_ex/_N3236
 CLMA_114_280/COUT                 td                    0.097       7.973 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.973         u_tinyriscv/u_ex/_N3238
 CLMA_114_284/Y1                   td                    0.381       8.354 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        2.543      10.897         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_141/Y2                    td                    0.284      11.181 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.653      12.834         _N10177          
 CLMA_102_96/Y2                    td                    0.284      13.118 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.578      14.696         u_rib/_N24867    
 CLMA_70_132/Y6AB                  td                    0.207      14.903 r       u_rib/N274_3[5]_muxf6/F
                                   net (fanout=2047)     4.044      18.947         _N7557           
 CLMS_126_361/Y1                   td                    0.377      19.324 r       u_rom/rom1_11_24/gateop/Z
                                   net (fanout=1)        1.137      20.461         u_rom/_N1263     
 CLMA_106_345/L7OUT                td                    0.458      20.919 r       u_rom/N6_49[24]_muxf7/Fother
                                   net (fanout=1)        0.000      20.919         L7OUT24          
 CLMA_106_344/Y3                   td                    0.160      21.079 r       u_rom/N6_65[24]_muxf8/F
                                   net (fanout=1)        4.021      25.100         u_rom/_N14595    
 CLMA_82_112/Y1                    td                    0.169      25.269 r       u_rom/N6_66[24]/gateop_perm/Z
                                   net (fanout=3)        0.437      25.706         _N16952          
 CLMA_82_104/Y0                    td                    0.211      25.917 r       u_rib/N70_8[24]/gateop/F
                                   net (fanout=2)        1.462      27.379         _N8578           
 CLMA_98_145/Y1                    td                    0.169      27.548 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=4)        0.264      27.812         _N21079          
 CLMA_98_144/Y0                    td                    0.164      27.976 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.291      28.267         u_tinyriscv/u_ex/_N10012
 CLMA_94_144/Y0                    td                    0.214      28.481 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.747      29.228         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.217      29.445 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.982      30.427         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.207      30.634 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.262      30.896         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.165      31.061 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.254      32.315         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_118_197/Y0                   td                    0.282      32.597 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.605      33.202         u_tinyriscv/u_regs/N42 [0]
 CLMA_114_208/Y0                   td                    0.282      33.484 r       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        1.443      34.927         u_tinyriscv/u_id/_N12192
 CLMA_98_237/A0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  34.927         Logic Levels: 22 
                                                                                   Logic: 5.446ns(17.814%), Route: 25.125ns(82.186%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.577    1003.769         ntclkbufg_1      
 CLMA_98_237/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372    1004.141                          
 clock uncertainty                                      -0.050    1004.091                          

 Setup time                                             -0.180    1003.911                          

 Data required time                                               1003.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.911                          
 Data arrival time                                                 -34.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.807
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.792       4.356         ntclkbufg_1      
 CLMA_58_189/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.261       4.617 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        2.402       7.019         u_tinyriscv/ie_op2_o [11]
 CLMA_114_264/COUT                 td                    0.326       7.345 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.345         u_tinyriscv/u_ex/_N3222
                                                         0.060       7.405 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.405         u_tinyriscv/u_ex/_N3224
 CLMA_114_268/COUT                 td                    0.097       7.502 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.502         u_tinyriscv/u_ex/_N3226
                                                         0.060       7.562 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.562         u_tinyriscv/u_ex/_N3228
 CLMA_114_272/COUT                 td                    0.097       7.659 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.659         u_tinyriscv/u_ex/_N3230
                                                         0.060       7.719 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.719         u_tinyriscv/u_ex/_N3232
 CLMA_114_276/COUT                 td                    0.097       7.816 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.816         u_tinyriscv/u_ex/_N3234
                                                         0.060       7.876 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.876         u_tinyriscv/u_ex/_N3236
 CLMA_114_280/COUT                 td                    0.097       7.973 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.973         u_tinyriscv/u_ex/_N3238
 CLMA_114_284/Y1                   td                    0.381       8.354 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        2.543      10.897         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_141/Y2                    td                    0.284      11.181 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.653      12.834         _N10177          
 CLMA_102_96/Y2                    td                    0.284      13.118 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.578      14.696         u_rib/_N24867    
 CLMA_70_132/Y6AB                  td                    0.207      14.903 r       u_rib/N274_3[5]_muxf6/F
                                   net (fanout=2047)     4.044      18.947         _N7557           
 CLMS_126_361/Y1                   td                    0.377      19.324 r       u_rom/rom1_11_24/gateop/Z
                                   net (fanout=1)        1.137      20.461         u_rom/_N1263     
 CLMA_106_345/L7OUT                td                    0.458      20.919 r       u_rom/N6_49[24]_muxf7/Fother
                                   net (fanout=1)        0.000      20.919         L7OUT24          
 CLMA_106_344/Y3                   td                    0.160      21.079 r       u_rom/N6_65[24]_muxf8/F
                                   net (fanout=1)        4.021      25.100         u_rom/_N14595    
 CLMA_82_112/Y1                    td                    0.169      25.269 r       u_rom/N6_66[24]/gateop_perm/Z
                                   net (fanout=3)        0.437      25.706         _N16952          
 CLMA_82_104/Y0                    td                    0.211      25.917 r       u_rib/N70_8[24]/gateop/F
                                   net (fanout=2)        1.462      27.379         _N8578           
 CLMA_98_145/Y1                    td                    0.169      27.548 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=4)        0.264      27.812         _N21079          
 CLMA_98_144/Y0                    td                    0.164      27.976 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.291      28.267         u_tinyriscv/u_ex/_N10012
 CLMA_94_144/Y0                    td                    0.214      28.481 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.747      29.228         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.217      29.445 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.982      30.427         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.207      30.634 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.262      30.896         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.165      31.061 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.363      32.424         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_58_213/Y6AB                  td                    0.209      32.633 r       u_tinyriscv/u_id/op1_o_12[0]_muxf6/F
                                   net (fanout=1)        0.921      33.554         u_tinyriscv/u_id/_N11552
 CLMA_58_213/Y3                    td                    0.169      33.723 r       u_tinyriscv/u_id/op1_o_13[0]/gateop_perm/Z
                                   net (fanout=1)        1.180      34.903         u_tinyriscv/u_id/_N11584
 CLMA_82_249/C0                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                  34.903         Logic Levels: 22 
                                                                                   Logic: 5.260ns(17.219%), Route: 25.287ns(82.781%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.615    1003.807         ntclkbufg_1      
 CLMA_82_249/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372    1004.179                          
 clock uncertainty                                      -0.050    1004.129                          

 Setup time                                             -0.183    1003.946                          

 Data required time                                               1003.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.946                          
 Data arrival time                                                 -34.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[8]/opit_0_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.796
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.792       4.356         ntclkbufg_1      
 CLMA_58_189/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.261       4.617 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        2.402       7.019         u_tinyriscv/ie_op2_o [11]
 CLMA_114_264/COUT                 td                    0.326       7.345 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.345         u_tinyriscv/u_ex/_N3222
                                                         0.060       7.405 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.405         u_tinyriscv/u_ex/_N3224
 CLMA_114_268/COUT                 td                    0.097       7.502 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.502         u_tinyriscv/u_ex/_N3226
                                                         0.060       7.562 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.562         u_tinyriscv/u_ex/_N3228
 CLMA_114_272/COUT                 td                    0.097       7.659 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.659         u_tinyriscv/u_ex/_N3230
                                                         0.060       7.719 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.719         u_tinyriscv/u_ex/_N3232
 CLMA_114_276/COUT                 td                    0.097       7.816 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.816         u_tinyriscv/u_ex/_N3234
                                                         0.060       7.876 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.876         u_tinyriscv/u_ex/_N3236
 CLMA_114_280/COUT                 td                    0.097       7.973 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.973         u_tinyriscv/u_ex/_N3238
 CLMA_114_284/Y1                   td                    0.381       8.354 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        2.543      10.897         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_141/Y2                    td                    0.284      11.181 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.653      12.834         _N10177          
 CLMA_102_96/Y2                    td                    0.284      13.118 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.578      14.696         u_rib/_N24867    
 CLMA_70_132/Y6AB                  td                    0.207      14.903 r       u_rib/N274_3[5]_muxf6/F
                                   net (fanout=2047)     4.044      18.947         _N7557           
 CLMS_126_361/Y1                   td                    0.377      19.324 r       u_rom/rom1_11_24/gateop/Z
                                   net (fanout=1)        1.137      20.461         u_rom/_N1263     
 CLMA_106_345/L7OUT                td                    0.458      20.919 r       u_rom/N6_49[24]_muxf7/Fother
                                   net (fanout=1)        0.000      20.919         L7OUT24          
 CLMA_106_344/Y3                   td                    0.160      21.079 r       u_rom/N6_65[24]_muxf8/F
                                   net (fanout=1)        4.021      25.100         u_rom/_N14595    
 CLMA_82_112/Y1                    td                    0.169      25.269 r       u_rom/N6_66[24]/gateop_perm/Z
                                   net (fanout=3)        0.437      25.706         _N16952          
 CLMA_82_104/Y0                    td                    0.211      25.917 r       u_rib/N70_8[24]/gateop/F
                                   net (fanout=2)        1.462      27.379         _N8578           
 CLMA_98_145/Y1                    td                    0.169      27.548 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=4)        0.293      27.841         _N21079          
 CLMA_102_148/Y1                   td                    0.207      28.048 r       u_tinyriscv/u_ex/reg_wdata_31[8]/gateop/F
                                   net (fanout=1)        0.261      28.309         u_tinyriscv/u_ex/_N16381
 CLMA_102_148/Y0                   td                    0.211      28.520 r       u_tinyriscv/u_ex/reg_wdata_34[8]_1/gateop/F
                                   net (fanout=1)        1.074      29.594         u_tinyriscv/u_ex/_N20909
 CLMA_102_164/Y2                   td                    0.165      29.759 r       u_tinyriscv/u_ex/reg_wdata_35[8]/gateop_perm/Z
                                   net (fanout=6)        0.969      30.728         u_tinyriscv/_N16509
 CLMA_130_164/Y6AB                 td                    0.285      31.013 r       u_tinyriscv/u_id/op1_o_12[8]_muxf6/F
                                   net (fanout=1)        0.789      31.802         u_tinyriscv/u_id/_N11560
 CLMA_126_164/Y3                   td                    0.276      32.078 r       u_tinyriscv/u_id/op1_o_13[8]/gateop_perm/Z
                                   net (fanout=1)        2.459      34.537         u_tinyriscv/u_id/_N11592
 CLMA_90_253/A1                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                  34.537         Logic Levels: 20 
                                                                                   Logic: 5.059ns(16.762%), Route: 25.122ns(83.238%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.604    1003.796         ntclkbufg_1      
 CLMA_90_253/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372    1004.168                          
 clock uncertainty                                      -0.050    1004.118                          

 Setup time                                             -0.248    1003.870                          

 Data required time                                               1003.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.870                          
 Data arrival time                                                 -34.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_mem_wdata[28]/opit_0_inv/CLK
Endpoint    : timer_0/timer_ctrl[28]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.581       3.773         ntclkbufg_1      
 CLMA_54_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_wdata[28]/opit_0_inv/CLK

 CLMA_54_124/Q1                    tco                   0.223       3.996 f       u_jtag_top/u_jtag_dm/dm_mem_wdata[28]/opit_0_inv/Q
                                   net (fanout=5)        0.114       4.110         m2_data_i[28]    
 CLMA_54_116/B4                                                            f       timer_0/timer_ctrl[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.110         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.854       4.418         ntclkbufg_1      
 CLMA_54_116/CLK                                                           r       timer_0/timer_ctrl[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.046                          
 clock uncertainty                                       0.000       4.046                          

 Hold time                                              -0.084       3.962                          

 Data required time                                                  3.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.962                          
 Data arrival time                                                  -4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_div/count[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_div/count[21]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.579       3.771         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       u_tinyriscv/u_div/count[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q0                    tco                   0.223       3.994 f       u_tinyriscv/u_div/count[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.219       4.213         u_tinyriscv/u_div/count [22]
 CLMA_26_116/B4                                                            f       u_tinyriscv/u_div/count[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.213         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.452%), Route: 0.219ns(49.548%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.857       4.421         ntclkbufg_1      
 CLMA_26_116/CLK                                                           r       u_tinyriscv/u_div/count[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                              -0.084       3.965                          

 Data required time                                                  3.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.965                          
 Data arrival time                                                  -4.213                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[23]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.431
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.591       3.783         ntclkbufg_1      
 CLMA_86_128/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_128/Q2                    tco                   0.223       4.006 f       u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.291       4.297         u_jtag_top/u_jtag_dm/data0 [23]
 CLMA_82_133/M2                                                            f       u_jtag_top/u_jtag_dm/dm_reg_wdata[23]/opit_0_inv/D

 Data arrival time                                                   4.297         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.867       4.431         ntclkbufg_1      
 CLMA_82_133/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[23]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.059                          
 clock uncertainty                                       0.000       4.059                          

 Hold time                                              -0.016       4.043                          

 Data required time                                                  4.043                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.043                          
 Data arrival time                                                  -4.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.710  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.564
  Launch Clock Delay      :  1.307
  Clock Pessimism Removal :  0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.307       1.307         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_252/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_252/Q1                   tco                   0.261       1.568 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.903       2.471         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_130_257/Y3                   td                    0.571       3.042 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.446       3.488         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_256/COUT                 td                    0.431       3.919 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.919         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_260/Y1                   td                    0.381       4.300 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.292       4.592         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.979 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.979         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_265/Y3                   td                    0.380       5.359 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.448       5.807         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_130_269/Y3                   td                    0.505       6.312 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.608       6.920         _N10             
 CLMA_146_273/Y3                   td                    0.169       7.089 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.676       7.765         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_134_280/CE                                                           r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.765         Logic Levels: 6  
                                                                                   Logic: 3.085ns(47.770%), Route: 3.373ns(52.230%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_292/Q3                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.564    1000.564         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_280/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.033    1000.597                          
 clock uncertainty                                      -0.050    1000.547                          

 Setup time                                             -0.277    1000.270                          

 Data required time                                               1000.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.270                          
 Data arrival time                                                  -7.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.505                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[25]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.750
  Launch Clock Delay      :  1.307
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.307       1.307         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_252/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_252/Q1                   tco                   0.261       1.568 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.903       2.471         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_130_257/Y3                   td                    0.571       3.042 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.446       3.488         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_256/COUT                 td                    0.431       3.919 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.919         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_260/Y1                   td                    0.381       4.300 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.292       4.592         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.979 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.979         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_265/Y3                   td                    0.380       5.359 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.448       5.807         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_130_269/Y3                   td                    0.505       6.312 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.430       6.742         _N10             
 CLMA_130_276/Y0                   td                    0.214       6.956 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.765       7.721         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_257/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[25]/opit_0/CE

 Data arrival time                                                   7.721         Logic Levels: 6  
                                                                                   Logic: 3.130ns(48.800%), Route: 3.284ns(51.200%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_292/Q3                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.750    1000.750         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_257/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[25]/opit_0/CLK
 clock pessimism                                         0.000    1000.750                          
 clock uncertainty                                      -0.050    1000.700                          

 Setup time                                             -0.277    1000.423                          

 Data required time                                               1000.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.423                          
 Data arrival time                                                  -7.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.702                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.750
  Launch Clock Delay      :  1.307
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.307       1.307         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_252/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_252/Q1                   tco                   0.261       1.568 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.903       2.471         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_130_257/Y3                   td                    0.571       3.042 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.446       3.488         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_256/COUT                 td                    0.431       3.919 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.919         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_260/Y1                   td                    0.381       4.300 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.292       4.592         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.979 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.979         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_265/Y3                   td                    0.380       5.359 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.448       5.807         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_130_269/Y3                   td                    0.505       6.312 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.430       6.742         _N10             
 CLMA_130_276/Y0                   td                    0.214       6.956 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.765       7.721         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_257/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE

 Data arrival time                                                   7.721         Logic Levels: 6  
                                                                                   Logic: 3.130ns(48.800%), Route: 3.284ns(51.200%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_292/Q3                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.750    1000.750         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_257/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CLK
 clock pessimism                                         0.000    1000.750                          
 clock uncertainty                                      -0.050    1000.700                          

 Setup time                                             -0.277    1000.423                          

 Data required time                                               1000.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.423                          
 Data arrival time                                                  -7.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.702                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.349  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.077
  Launch Clock Delay      :  0.695
  Clock Pessimism Removal :  -0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.695       0.695         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_272/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_272/Q3                   tco                   0.223       0.918 f       top_dht22_inst/DHT22_drive_inst/data_temp[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.244       1.162         top_dht22_inst/DHT22_drive_inst/data_temp [15]
 CLMA_138_269/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/D

 Data arrival time                                                   1.162         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.077       1.077         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_269/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.033       1.044                          
 clock uncertainty                                       0.000       1.044                          

 Hold time                                               0.033       1.077                          

 Data required time                                                  1.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.077                          
 Data arrival time                                                  -1.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.085                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[6]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.047
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  -0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.605       0.605         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_281/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_281/Q3                   tco                   0.223       0.828 f       top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.222       1.050         top_dht22_inst/DHT22_drive_inst/data_temp [5]
 CLMA_130_265/D4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.050         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.112%), Route: 0.222ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.047       1.047         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_265/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.033       1.014                          
 clock uncertainty                                       0.000       1.014                          

 Hold time                                              -0.083       0.931                          

 Data required time                                                  0.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.931                          
 Data arrival time                                                  -1.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.453  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.302
  Launch Clock Delay      :  0.816
  Clock Pessimism Removal :  -0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.816       0.816         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_265/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_265/Q2                   tco                   0.223       1.039 f       top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359       1.398         top_dht22_inst/DHT22_drive_inst/data_temp [30]
 CLMA_130_252/M1                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/D

 Data arrival time                                                   1.398         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.316%), Route: 0.359ns(61.684%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.302       1.302         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_252/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CLK
 clock pessimism                                        -0.033       1.269                          
 clock uncertainty                                       0.000       1.269                          

 Hold time                                              -0.016       1.253                          

 Data required time                                                  1.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.253                          
 Data arrival time                                                  -1.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.145                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.426
  Launch Clock Delay      :  0.544
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.544       0.544         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_134_320/Q1                   tco                   0.261       0.805 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=4)        0.455       1.260         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_138_324/Y0                   td                    0.282       1.542 r       top_dht22_inst/HEX8_inst/N75_1/gateop_perm/Z
                                   net (fanout=6)        0.463       2.005         top_dht22_inst/HEX8_inst/_N25055
 CLMA_142_328/A3                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.005         Logic Levels: 1  
                                                                                   Logic: 0.543ns(37.166%), Route: 0.918ns(62.834%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_324/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.426    1000.426         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.426                          
 clock uncertainty                                      -0.050    1000.376                          

 Setup time                                             -0.349    1000.027                          

 Data required time                                               1000.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.027                          
 Data arrival time                                                  -2.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.022                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.426
  Launch Clock Delay      :  0.544
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.544       0.544         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_134_320/Q2                   tco                   0.261       0.805 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=6)        0.593       1.398         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_138_329/Y1                   td                    0.276       1.674 r       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=4)        0.422       2.096         top_dht22_inst/HEX8_inst/_N24909
 CLMA_142_328/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.096         Logic Levels: 1  
                                                                                   Logic: 0.537ns(34.601%), Route: 1.015ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_324/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.426    1000.426         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.426                          
 clock uncertainty                                      -0.050    1000.376                          

 Setup time                                             -0.130    1000.246                          

 Data required time                                               1000.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.246                          
 Data arrival time                                                  -2.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.150                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.426
  Launch Clock Delay      :  0.552
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.552       0.552         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_142_328/Q2                   tco                   0.261       0.813 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.417       1.230         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_146_329/Y0                   td                    0.282       1.512 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.297       1.809         top_dht22_inst/HEX8_inst/_N24659
 CLMA_142_328/A2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.809         Logic Levels: 1  
                                                                                   Logic: 0.543ns(43.198%), Route: 0.714ns(56.802%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_324/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.426    1000.426         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.126    1000.552                          
 clock uncertainty                                      -0.050    1000.502                          

 Setup time                                             -0.353    1000.149                          

 Data required time                                               1000.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.149                          
 Data arrival time                                                  -1.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.340                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.544
  Launch Clock Delay      :  0.409
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.409       0.409         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_134_320/Q0                   tco                   0.224       0.633 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=6)        0.141       0.774         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_134_320/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.774         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.544       0.544         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.135       0.409                          
 clock uncertainty                                       0.000       0.409                          

 Hold time                                              -0.012       0.397                          

 Data required time                                                  0.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.397                          
 Data arrival time                                                  -0.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.552
  Launch Clock Delay      :  0.426
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.426       0.426         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_142_328/Q1                   tco                   0.224       0.650 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.142       0.792         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_142_328/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.792         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.552       0.552         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.126       0.426                          
 clock uncertainty                                       0.000       0.426                          

 Hold time                                              -0.012       0.414                          

 Data required time                                                  0.414                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.414                          
 Data arrival time                                                  -0.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.552
  Launch Clock Delay      :  0.426
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.426       0.426         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_328/Q0                   tco                   0.223       0.649 f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.140       0.789         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_142_328/M2                                                           f       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D

 Data arrival time                                                   0.789         Logic Levels: 0  
                                                                                   Logic: 0.223ns(61.433%), Route: 0.140ns(38.567%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.552       0.552         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.126       0.426                          
 clock uncertainty                                       0.000       0.426                          

 Hold time                                              -0.016       0.410                          

 Data required time                                                  0.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.410                          
 Data arrival time                                                  -0.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      2.803       4.159         nt_rst           
 CLMA_126_256/Y2                   td                    0.216       4.375 r       u_pwm/N133_12/gateop_perm/Z
                                   net (fanout=2)        1.624       5.999         u_pwm/_N27271    
 CLMA_130_161/Y0                   td                    0.214       6.213 r       u_pwm/N88_1[0]/gateop/F
                                   net (fanout=1)        1.060       7.273         u_pwm/_N6939     
 CLMA_130_116/Y3                   td                    0.381       7.654 r       u_pwm/N89[0]/gateop/F
                                   net (fanout=4)        0.978       8.632         _N16828          
 CLMA_114_92/Y1                    td                    0.209       8.841 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.262       9.103         u_rib/_N29282    
 CLMA_114_92/Y2                    td                    0.216       9.319 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.194      10.513         _N21055          
 CLMA_94_144/Y0                    td                    0.211      10.724 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.747      11.471         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.217      11.688 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.982      12.670         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.207      12.877 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.262      13.139         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.165      13.304 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.254      14.558         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_118_197/Y0                   td                    0.282      14.840 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.605      15.445         u_tinyriscv/u_regs/N42 [0]
 CLMA_114_208/Y0                   td                    0.282      15.727 r       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        1.443      17.170         u_tinyriscv/u_id/_N12192
 CLMA_98_237/A0                                                            r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  17.170         Logic Levels: 13 
                                                                                   Logic: 3.811ns(22.196%), Route: 13.359ns(77.804%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      2.803       4.159         nt_rst           
 CLMA_126_256/Y2                   td                    0.216       4.375 r       u_pwm/N133_12/gateop_perm/Z
                                   net (fanout=2)        1.624       5.999         u_pwm/_N27271    
 CLMA_130_161/Y0                   td                    0.214       6.213 r       u_pwm/N88_1[0]/gateop/F
                                   net (fanout=1)        1.060       7.273         u_pwm/_N6939     
 CLMA_130_116/Y3                   td                    0.381       7.654 r       u_pwm/N89[0]/gateop/F
                                   net (fanout=4)        0.978       8.632         _N16828          
 CLMA_114_92/Y1                    td                    0.209       8.841 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.262       9.103         u_rib/_N29282    
 CLMA_114_92/Y2                    td                    0.216       9.319 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.194      10.513         _N21055          
 CLMA_94_144/Y0                    td                    0.211      10.724 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.747      11.471         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.217      11.688 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.982      12.670         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.207      12.877 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.262      13.139         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.165      13.304 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.363      14.667         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_58_213/Y6AB                  td                    0.209      14.876 r       u_tinyriscv/u_id/op1_o_12[0]_muxf6/F
                                   net (fanout=1)        0.921      15.797         u_tinyriscv/u_id/_N11552
 CLMA_58_213/Y3                    td                    0.169      15.966 r       u_tinyriscv/u_id/op1_o_13[0]/gateop_perm/Z
                                   net (fanout=1)        1.180      17.146         u_tinyriscv/u_id/_N11584
 CLMA_82_249/C0                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                  17.146         Logic Levels: 13 
                                                                                   Logic: 3.625ns(21.142%), Route: 13.521ns(78.858%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      2.803       4.159         nt_rst           
 CLMA_126_256/Y2                   td                    0.216       4.375 r       u_pwm/N133_12/gateop_perm/Z
                                   net (fanout=2)        1.624       5.999         u_pwm/_N27271    
 CLMA_130_161/Y0                   td                    0.214       6.213 r       u_pwm/N88_1[0]/gateop/F
                                   net (fanout=1)        1.060       7.273         u_pwm/_N6939     
 CLMA_130_116/Y3                   td                    0.381       7.654 r       u_pwm/N89[0]/gateop/F
                                   net (fanout=4)        0.978       8.632         _N16828          
 CLMA_114_92/Y1                    td                    0.209       8.841 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.262       9.103         u_rib/_N29282    
 CLMA_114_92/Y2                    td                    0.216       9.319 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.194      10.513         _N21055          
 CLMA_94_144/Y0                    td                    0.211      10.724 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.747      11.471         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.217      11.688 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.982      12.670         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.207      12.877 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.262      13.139         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.165      13.304 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.199      14.503         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_106_148/Y0                   td                    0.164      14.667 r       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        2.195      16.862         u_tinyriscv/u_regs/N79 [0]
 CLMS_114_209/BD                                                           r       u_tinyriscv/u_regs/regs_1_1_0/gateop/WD

 Data arrival time                                                  16.862         Logic Levels: 12 
                                                                                   Logic: 3.411ns(20.229%), Route: 13.451ns(79.771%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_pwm/pwm_out_3/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      0.406       1.580         nt_rst           
 CLMA_130_100/RS                                                           r       u_pwm/pwm_out_3/opit_0_inv/RS

 Data arrival time                                                   1.580         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.127%), Route: 0.551ns(34.873%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R18                                                     0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.058       0.058         uart_rx_pin      
 IOBS_152_49/DIN                   td                    0.935       0.993 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.993         uart_rx_pin_ibuf/ntD
 IOL_151_49/RX_DATA_DD             td                    0.094       1.087 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.511       1.598         nt_uart_rx_pin   
 CLMA_126_32/M2                                                            r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.598         Logic Levels: 2  
                                                                                   Logic: 1.029ns(64.393%), Route: 0.569ns(35.607%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_pwm/duty_r_1[6]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      0.522       1.696         nt_rst           
 CLMA_126_104/RS                                                           r       u_pwm/duty_r_1[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.696         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.672%), Route: 0.667ns(39.328%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.179
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  0.792

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.407     503.531         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.531 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432     504.963         ntclkbufg_0      
 CLMA_58_48/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_58_48/Q0                     tco                   0.193     505.156 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.402     505.558         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_66_44/Y0                     td                    0.310     505.868 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.668     506.536         u_jtag_top/u_jtag_driver/_N13377
 CLMA_58_48/Y0                     td                    0.131     506.667 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.652     507.319         u_jtag_top/u_jtag_driver/_N24940
 CLMA_70_48/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.319         Logic Levels: 2  
                                                                                   Logic: 0.634ns(26.910%), Route: 1.722ns(73.090%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.969    1002.905         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.905 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.274    1004.179         ntclkbufg_0      
 CLMA_70_48/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.792    1004.971                          
 clock uncertainty                                      -0.050    1004.921                          

 Setup time                                             -0.111    1004.810                          

 Data required time                                               1004.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.810                          
 Data arrival time                                                -507.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.192
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  0.792

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.407     503.531         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.531 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432     504.963         ntclkbufg_0      
 CLMA_58_48/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_58_48/Q0                     tco                   0.193     505.156 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.402     505.558         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_66_44/Y0                     td                    0.310     505.868 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.668     506.536         u_jtag_top/u_jtag_driver/_N13377
 CLMA_58_48/Y0                     td                    0.131     506.667 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.653     507.320         u_jtag_top/u_jtag_driver/_N24940
 CLMA_70_36/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.320         Logic Levels: 2  
                                                                                   Logic: 0.634ns(26.899%), Route: 1.723ns(73.101%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.969    1002.905         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.905 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.287    1004.192         ntclkbufg_0      
 CLMA_70_36/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.792    1004.984                          
 clock uncertainty                                      -0.050    1004.934                          

 Setup time                                             -0.111    1004.823                          

 Data required time                                               1004.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.823                          
 Data arrival time                                                -507.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.192
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  0.792

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.407     503.531         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.531 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432     504.963         ntclkbufg_0      
 CLMA_58_48/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_58_48/Q0                     tco                   0.193     505.156 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.402     505.558         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_66_44/Y0                     td                    0.310     505.868 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.668     506.536         u_jtag_top/u_jtag_driver/_N13377
 CLMA_58_48/Y0                     td                    0.131     506.667 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.653     507.320         u_jtag_top/u_jtag_driver/_N24940
 CLMA_70_36/BD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.320         Logic Levels: 2  
                                                                                   Logic: 0.634ns(26.899%), Route: 1.723ns(73.101%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.969    1002.905         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.905 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.287    1004.192         ntclkbufg_0      
 CLMA_70_36/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.792    1004.984                          
 clock uncertainty                                      -0.050    1004.934                          

 Setup time                                             -0.105    1004.829                          

 Data required time                                               1004.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.829                          
 Data arrival time                                                -507.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.184
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.969       2.905         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.905 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.279       4.184         ntclkbufg_0      
 CLMA_78_52/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q/CLK

 CLMA_78_52/Q0                     tco                   0.197       4.381 f       u_jtag_top/u_jtag_driver/rx/recv_data[26]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.169       4.550         u_jtag_top/u_jtag_driver/rx_data [26]
 CLMA_78_48/AD                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/D

 Data arrival time                                                   4.550         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.222       3.285         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.285 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.481       4.766         ntclkbufg_0      
 CLMA_78_48/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[26]/opit_0_inv/CLK
 clock pessimism                                        -0.550       4.216                          
 clock uncertainty                                       0.000       4.216                          

 Hold time                                               0.028       4.244                          

 Data required time                                                  4.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.244                          
 Data arrival time                                                  -4.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[15]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.738
  Launch Clock Delay      :  4.158
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.969       2.905         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.905 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.253       4.158         ntclkbufg_0      
 CLMA_46_48/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_48/Q0                     tco                   0.198       4.356 r       u_jtag_top/u_jtag_driver/rx/recv_data[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.152       4.508         u_jtag_top/u_jtag_driver/rx_data [15]
 CLMA_50_49/M0                                                             r       u_jtag_top/u_jtag_driver/dm_resp_data[15]/opit_0_inv/D

 Data arrival time                                                   4.508         Logic Levels: 0  
                                                                                   Logic: 0.198ns(56.571%), Route: 0.152ns(43.429%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.222       3.285         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.285 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.453       4.738         ntclkbufg_0      
 CLMA_50_49/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[15]/opit_0_inv/CLK
 clock pessimism                                        -0.538       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Hold time                                              -0.003       4.197                          

 Data required time                                                  4.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.197                          
 Data arrival time                                                  -4.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.750
  Launch Clock Delay      :  4.173
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.969       2.905         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.905 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.268       4.173         ntclkbufg_0      
 CLMA_58_44/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK

 CLMA_58_44/Q0                     tco                   0.198       4.371 r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.143       4.514         u_jtag_top/u_jtag_driver/shift_reg [37]
 CLMA_58_45/M2                                                             r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/D

 Data arrival time                                                   4.514         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.222       3.285         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.285 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.465       4.750         ntclkbufg_0      
 CLMA_58_45/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[37]/opit_0_inv/CLK
 clock pessimism                                        -0.550       4.200                          
 clock uncertainty                                       0.000       4.200                          

 Hold time                                              -0.003       4.197                          

 Data required time                                                  4.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.197                          
 Data arrival time                                                  -4.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.138  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.122
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.451       3.518         ntclkbufg_1      
 CLMA_58_189/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.206       3.724 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        1.883       5.607         u_tinyriscv/ie_op2_o [11]
 CLMA_114_264/COUT                 td                    0.262       5.869 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.869         u_tinyriscv/u_ex/_N3222
                                                         0.055       5.924 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.924         u_tinyriscv/u_ex/_N3224
 CLMA_114_268/COUT                 td                    0.083       6.007 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.007         u_tinyriscv/u_ex/_N3226
                                                         0.055       6.062 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.062         u_tinyriscv/u_ex/_N3228
 CLMA_114_272/COUT                 td                    0.083       6.145 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.145         u_tinyriscv/u_ex/_N3230
                                                         0.055       6.200 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.200         u_tinyriscv/u_ex/_N3232
 CLMA_114_276/COUT                 td                    0.083       6.283 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.283         u_tinyriscv/u_ex/_N3234
                                                         0.055       6.338 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.338         u_tinyriscv/u_ex/_N3236
 CLMA_114_280/COUT                 td                    0.083       6.421 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.421         u_tinyriscv/u_ex/_N3238
 CLMA_114_284/Y1                   td                    0.318       6.739 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        2.051       8.790         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_141/Y2                    td                    0.227       9.017 f       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.292      10.309         _N10177          
 CLMA_102_96/Y2                    td                    0.227      10.536 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.251      11.787         u_rib/_N24867    
 CLMA_70_132/Y6AB                  td                    0.174      11.961 f       u_rib/N274_3[5]_muxf6/F
                                   net (fanout=2047)     3.580      15.541         _N7557           
 CLMS_126_361/Y1                   td                    0.302      15.843 r       u_rom/rom1_11_24/gateop/Z
                                   net (fanout=1)        0.929      16.772         u_rom/_N1263     
 CLMA_106_345/L7OUT                td                    0.350      17.122 f       u_rom/N6_49[24]_muxf7/Fother
                                   net (fanout=1)        0.000      17.122         L7OUT24          
 CLMA_106_344/Y3                   td                    0.126      17.248 f       u_rom/N6_65[24]_muxf8/F
                                   net (fanout=1)        3.766      21.014         u_rom/_N14595    
 CLMA_82_112/Y1                    td                    0.135      21.149 r       u_rom/N6_66[24]/gateop_perm/Z
                                   net (fanout=3)        0.372      21.521         _N16952          
 CLMA_82_104/Y0                    td                    0.169      21.690 r       u_rib/N70_8[24]/gateop/F
                                   net (fanout=2)        1.126      22.816         _N8578           
 CLMA_98_145/Y1                    td                    0.135      22.951 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=4)        0.243      23.194         _N21079          
 CLMA_98_144/Y0                    td                    0.131      23.325 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.239      23.564         u_tinyriscv/u_ex/_N10012
 CLMA_94_144/Y0                    td                    0.171      23.735 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.588      24.323         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.186      24.509 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.716      25.225         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.165      25.390 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.241      25.631         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.132      25.763 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        0.974      26.737         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_118_197/Y0                   td                    0.226      26.963 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.462      27.425         u_tinyriscv/u_regs/N42 [0]
 CLMA_114_208/Y0                   td                    0.225      27.650 f       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        1.122      28.772         u_tinyriscv/u_id/_N12192
 CLMA_98_237/A0                                                            f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  28.772         Logic Levels: 22 
                                                                                   Logic: 4.419ns(17.498%), Route: 20.835ns(82.502%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.313    1003.122         ntclkbufg_1      
 CLMA_98_237/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.121    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                 -28.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[8]/opit_0_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.155
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.451       3.518         ntclkbufg_1      
 CLMA_58_189/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.206       3.724 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        1.883       5.607         u_tinyriscv/ie_op2_o [11]
 CLMA_114_264/COUT                 td                    0.262       5.869 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.869         u_tinyriscv/u_ex/_N3222
                                                         0.055       5.924 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.924         u_tinyriscv/u_ex/_N3224
 CLMA_114_268/COUT                 td                    0.083       6.007 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.007         u_tinyriscv/u_ex/_N3226
                                                         0.055       6.062 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.062         u_tinyriscv/u_ex/_N3228
 CLMA_114_272/COUT                 td                    0.083       6.145 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.145         u_tinyriscv/u_ex/_N3230
                                                         0.055       6.200 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.200         u_tinyriscv/u_ex/_N3232
 CLMA_114_276/COUT                 td                    0.083       6.283 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.283         u_tinyriscv/u_ex/_N3234
                                                         0.055       6.338 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.338         u_tinyriscv/u_ex/_N3236
 CLMA_114_280/COUT                 td                    0.083       6.421 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.421         u_tinyriscv/u_ex/_N3238
 CLMA_114_284/Y1                   td                    0.318       6.739 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        2.051       8.790         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_141/Y2                    td                    0.227       9.017 f       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.292      10.309         _N10177          
 CLMA_102_96/Y2                    td                    0.227      10.536 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.251      11.787         u_rib/_N24867    
 CLMA_70_132/Y6AB                  td                    0.174      11.961 f       u_rib/N274_3[5]_muxf6/F
                                   net (fanout=2047)     3.580      15.541         _N7557           
 CLMS_126_361/Y1                   td                    0.302      15.843 r       u_rom/rom1_11_24/gateop/Z
                                   net (fanout=1)        0.929      16.772         u_rom/_N1263     
 CLMA_106_345/L7OUT                td                    0.350      17.122 f       u_rom/N6_49[24]_muxf7/Fother
                                   net (fanout=1)        0.000      17.122         L7OUT24          
 CLMA_106_344/Y3                   td                    0.126      17.248 f       u_rom/N6_65[24]_muxf8/F
                                   net (fanout=1)        3.766      21.014         u_rom/_N14595    
 CLMA_82_112/Y1                    td                    0.135      21.149 r       u_rom/N6_66[24]/gateop_perm/Z
                                   net (fanout=3)        0.372      21.521         _N16952          
 CLMA_82_104/Y0                    td                    0.169      21.690 r       u_rib/N70_8[24]/gateop/F
                                   net (fanout=2)        1.126      22.816         _N8578           
 CLMA_98_145/Y1                    td                    0.135      22.951 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=4)        0.241      23.192         _N21079          
 CLMA_102_148/Y1                   td                    0.165      23.357 r       u_tinyriscv/u_ex/reg_wdata_31[8]/gateop/F
                                   net (fanout=1)        0.240      23.597         u_tinyriscv/u_ex/_N16381
 CLMA_102_148/Y0                   td                    0.169      23.766 r       u_tinyriscv/u_ex/reg_wdata_34[8]_1/gateop/F
                                   net (fanout=1)        0.845      24.611         u_tinyriscv/u_ex/_N20909
 CLMA_102_164/Y2                   td                    0.132      24.743 r       u_tinyriscv/u_ex/reg_wdata_35[8]/gateop_perm/Z
                                   net (fanout=6)        0.834      25.577         u_tinyriscv/_N16509
 CLMA_130_164/Y6AB                 td                    0.228      25.805 r       u_tinyriscv/u_id/op1_o_12[8]_muxf6/F
                                   net (fanout=1)        0.622      26.427         u_tinyriscv/u_id/_N11560
 CLMA_126_164/Y3                   td                    0.217      26.644 f       u_tinyriscv/u_id/op1_o_13[8]/gateop_perm/Z
                                   net (fanout=1)        2.102      28.746         u_tinyriscv/u_id/_N11592
 CLMA_90_253/A1                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                  28.746         Logic Levels: 20 
                                                                                   Logic: 4.094ns(16.228%), Route: 21.134ns(83.772%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.346    1003.155         ntclkbufg_1      
 CLMA_90_253/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258    1003.413                          
 clock uncertainty                                      -0.050    1003.363                          

 Setup time                                             -0.154    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                 -28.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.451       3.518         ntclkbufg_1      
 CLMA_58_189/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/CLK

 CLMA_58_189/Q0                    tco                   0.206       3.724 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[11]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        1.883       5.607         u_tinyriscv/ie_op2_o [11]
 CLMA_114_264/COUT                 td                    0.262       5.869 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.869         u_tinyriscv/u_ex/_N3222
                                                         0.055       5.924 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       5.924         u_tinyriscv/u_ex/_N3224
 CLMA_114_268/COUT                 td                    0.083       6.007 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.007         u_tinyriscv/u_ex/_N3226
                                                         0.055       6.062 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.062         u_tinyriscv/u_ex/_N3228
 CLMA_114_272/COUT                 td                    0.083       6.145 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.145         u_tinyriscv/u_ex/_N3230
                                                         0.055       6.200 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.200         u_tinyriscv/u_ex/_N3232
 CLMA_114_276/COUT                 td                    0.083       6.283 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.283         u_tinyriscv/u_ex/_N3234
                                                         0.055       6.338 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.338         u_tinyriscv/u_ex/_N3236
 CLMA_114_280/COUT                 td                    0.083       6.421 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.421         u_tinyriscv/u_ex/_N3238
 CLMA_114_284/Y1                   td                    0.318       6.739 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Y1
                                   net (fanout=5)        2.051       8.790         u_tinyriscv/u_ex/op1_add_op2_res [29]
 CLMA_90_141/Y2                    td                    0.227       9.017 f       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.292      10.309         _N10177          
 CLMA_102_96/Y2                    td                    0.227      10.536 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.251      11.787         u_rib/_N24867    
 CLMA_70_132/Y6AB                  td                    0.174      11.961 f       u_rib/N274_3[5]_muxf6/F
                                   net (fanout=2047)     3.580      15.541         _N7557           
 CLMS_126_361/Y1                   td                    0.302      15.843 r       u_rom/rom1_11_24/gateop/Z
                                   net (fanout=1)        0.929      16.772         u_rom/_N1263     
 CLMA_106_345/L7OUT                td                    0.350      17.122 f       u_rom/N6_49[24]_muxf7/Fother
                                   net (fanout=1)        0.000      17.122         L7OUT24          
 CLMA_106_344/Y3                   td                    0.126      17.248 f       u_rom/N6_65[24]_muxf8/F
                                   net (fanout=1)        3.766      21.014         u_rom/_N14595    
 CLMA_82_112/Y1                    td                    0.135      21.149 r       u_rom/N6_66[24]/gateop_perm/Z
                                   net (fanout=3)        0.372      21.521         _N16952          
 CLMA_82_104/Y0                    td                    0.169      21.690 r       u_rib/N70_8[24]/gateop/F
                                   net (fanout=2)        1.126      22.816         _N8578           
 CLMA_98_145/Y1                    td                    0.135      22.951 r       u_rib/m0_data_o_1[24]/gateop_perm/Z
                                   net (fanout=4)        0.243      23.194         _N21079          
 CLMA_98_144/Y0                    td                    0.131      23.325 r       u_tinyriscv/u_ex/N391_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.239      23.564         u_tinyriscv/u_ex/_N10012
 CLMA_94_144/Y0                    td                    0.171      23.735 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.588      24.323         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.186      24.509 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.716      25.225         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.165      25.390 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.241      25.631         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.132      25.763 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.031      26.794         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_58_213/Y6AB                  td                    0.178      26.972 f       u_tinyriscv/u_id/op1_o_12[0]_muxf6/F
                                   net (fanout=1)        0.686      27.658         u_tinyriscv/u_id/_N11552
 CLMA_58_213/Y3                    td                    0.143      27.801 f       u_tinyriscv/u_id/op1_o_13[0]/gateop_perm/Z
                                   net (fanout=1)        0.979      28.780         u_tinyriscv/u_id/_N11584
 CLMA_82_249/C0                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                  28.780         Logic Levels: 22 
                                                                                   Logic: 4.289ns(16.978%), Route: 20.973ns(83.022%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.358    1003.167         ntclkbufg_1      
 CLMA_82_249/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258    1003.425                          
 clock uncertainty                                      -0.050    1003.375                          

 Setup time                                             -0.121    1003.254                          

 Data required time                                               1003.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.254                          
 Data arrival time                                                 -28.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_mem_wdata[28]/opit_0_inv/CLK
Endpoint    : timer_0/timer_ctrl[28]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.315       3.124         ntclkbufg_1      
 CLMA_54_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_wdata[28]/opit_0_inv/CLK

 CLMA_54_124/Q1                    tco                   0.197       3.321 f       u_jtag_top/u_jtag_dm/dm_mem_wdata[28]/opit_0_inv/Q
                                   net (fanout=5)        0.109       3.430         m2_data_i[28]    
 CLMA_54_116/B4                                                            f       timer_0/timer_ctrl[28]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.430         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.507       3.574         ntclkbufg_1      
 CLMA_54_116/CLK                                                           r       timer_0/timer_ctrl[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.316                          
 clock uncertainty                                       0.000       3.316                          

 Hold time                                              -0.057       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                  -3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_div/count[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_div/count[21]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.314       3.123         ntclkbufg_1      
 CLMA_26_128/CLK                                                           r       u_tinyriscv/u_div/count[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_128/Q0                    tco                   0.197       3.320 f       u_tinyriscv/u_div/count[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.209       3.529         u_tinyriscv/u_div/count [22]
 CLMA_26_116/B4                                                            f       u_tinyriscv/u_div/count[21]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.529         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.522%), Route: 0.209ns(51.478%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.511       3.578         ntclkbufg_1      
 CLMA_26_116/CLK                                                           r       u_tinyriscv/u_div/count[21]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                              -0.057       3.263                          

 Data required time                                                  3.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.263                          
 Data arrival time                                                  -3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_mem_wdata[29]/opit_0_inv/CLK
Endpoint    : timer_0/timer_ctrl[29]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.312       3.121         ntclkbufg_1      
 CLMA_50_125/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_wdata[29]/opit_0_inv/CLK

 CLMA_50_125/Q0                    tco                   0.197       3.318 f       u_jtag_top/u_jtag_dm/dm_mem_wdata[29]/opit_0_inv/Q
                                   net (fanout=5)        0.170       3.488         m2_data_i[29]    
 CLMA_50_120/A1                                                            f       timer_0/timer_ctrl[29]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.488         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.678%), Route: 0.170ns(46.322%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.508       3.575         ntclkbufg_1      
 CLMA_50_120/CLK                                                           r       timer_0/timer_ctrl[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.317                          
 clock uncertainty                                       0.000       3.317                          

 Hold time                                              -0.112       3.205                          

 Data required time                                                  3.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.205                          
 Data arrival time                                                  -3.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.283                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.474
  Launch Clock Delay      :  0.981
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.981       0.981         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_252/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_252/Q1                   tco                   0.209       1.190 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.713       1.903         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_130_257/Y3                   td                    0.458       2.361 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.351       2.712         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_256/COUT                 td                    0.346       3.058 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.058         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_260/Y1                   td                    0.305       3.363 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.605         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.915 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.915         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_265/Y3                   td                    0.305       4.220 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.354       4.574         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_130_269/Y3                   td                    0.405       4.979 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.472       5.451         _N10             
 CLMA_146_273/Y3                   td                    0.135       5.586 r       top_dht22_inst/DHT22_drive_inst/N241_1/gateop_perm/Z
                                   net (fanout=1)        0.514       6.100         top_dht22_inst/DHT22_drive_inst/N241
 CLMA_134_280/CE                                                           r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.100         Logic Levels: 6  
                                                                                   Logic: 2.473ns(48.310%), Route: 2.646ns(51.690%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_292/Q3                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.474    1000.474         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_280/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/test_end/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.016    1000.490                          
 clock uncertainty                                      -0.050    1000.440                          

 Setup time                                             -0.223    1000.217                          

 Data required time                                               1000.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.217                          
 Data arrival time                                                  -6.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.117                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.612
  Launch Clock Delay      :  0.981
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.981       0.981         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_252/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_252/Q1                   tco                   0.209       1.190 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.713       1.903         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_130_257/Y3                   td                    0.458       2.361 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.351       2.712         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_256/COUT                 td                    0.346       3.058 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.058         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_260/Y1                   td                    0.305       3.363 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.605         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.915 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.915         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_265/Y3                   td                    0.305       4.220 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.354       4.574         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_130_269/Y3                   td                    0.405       4.979 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.366       5.345         _N10             
 CLMA_130_276/Y0                   td                    0.171       5.516 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.604       6.120         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_257/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE

 Data arrival time                                                   6.120         Logic Levels: 6  
                                                                                   Logic: 2.509ns(48.823%), Route: 2.630ns(51.177%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_292/Q3                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.612    1000.612         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_257/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CLK
 clock pessimism                                         0.000    1000.612                          
 clock uncertainty                                      -0.050    1000.562                          

 Setup time                                             -0.223    1000.339                          

 Data required time                                               1000.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.339                          
 Data arrival time                                                  -6.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.219                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[25]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.369  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.612
  Launch Clock Delay      :  0.981
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.981       0.981         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_134_252/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_252/Q1                   tco                   0.209       1.190 r       top_dht22_inst/DHT22_drive_inst/data_temp[34]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.713       1.903         top_dht22_inst/DHT22_drive_inst/data_temp [34]
 CLMA_130_257/Y3                   td                    0.458       2.361 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.351       2.712         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_256/COUT                 td                    0.346       3.058 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.058         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_260/Y1                   td                    0.305       3.363 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.242       3.605         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.915 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.915         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_265/Y3                   td                    0.305       4.220 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.354       4.574         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_130_269/Y3                   td                    0.405       4.979 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.366       5.345         _N10             
 CLMA_130_276/Y0                   td                    0.171       5.516 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=28)       0.604       6.120         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_257/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[25]/opit_0/CE

 Data arrival time                                                   6.120         Logic Levels: 6  
                                                                                   Logic: 2.509ns(48.823%), Route: 2.630ns(51.177%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_292/Q3                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.612    1000.612         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_257/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[25]/opit_0/CLK
 clock pessimism                                         0.000    1000.612                          
 clock uncertainty                                      -0.050    1000.562                          

 Setup time                                             -0.223    1000.339                          

 Data required time                                               1000.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.339                          
 Data arrival time                                                  -6.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.219                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[6]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.808
  Launch Clock Delay      :  0.487
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.487       0.487         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_281/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_281/Q3                   tco                   0.197       0.684 f       top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.209       0.893         top_dht22_inst/DHT22_drive_inst/data_temp [5]
 CLMA_130_265/D4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.893         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.522%), Route: 0.209ns(51.478%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.808       0.808         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_265/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.016       0.792                          
 clock uncertainty                                       0.000       0.792                          

 Hold time                                              -0.056       0.736                          

 Data required time                                                  0.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.736                          
 Data arrival time                                                  -0.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.833
  Launch Clock Delay      :  0.577
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.577       0.577         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_272/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_272/Q3                   tco                   0.197       0.774 f       top_dht22_inst/DHT22_drive_inst/data_temp[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.236       1.010         top_dht22_inst/DHT22_drive_inst/data_temp [15]
 CLMA_138_269/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/D

 Data arrival time                                                   1.010         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.497%), Route: 0.236ns(54.503%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.833       0.833         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_269/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                        -0.016       0.817                          
 clock uncertainty                                       0.000       0.817                          

 Hold time                                               0.028       0.845                          

 Data required time                                                  0.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.845                          
 Data arrival time                                                  -1.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.701
  Launch Clock Delay      :  0.487
  Clock Pessimism Removal :  -0.034

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.487       0.487         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_281/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_281/Q1                   tco                   0.197       0.684 f       top_dht22_inst/DHT22_drive_inst/data_temp[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.108       0.792         top_dht22_inst/DHT22_drive_inst/data_temp [3]
 CLMA_130_273/B4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.792         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_292/Q3                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.701       0.701         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_273/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.034       0.667                          
 clock uncertainty                                       0.000       0.667                          

 Hold time                                              -0.057       0.610                          

 Data required time                                                  0.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.610                          
 Data arrival time                                                  -0.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.364
  Launch Clock Delay      :  0.443
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.443       0.443         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_134_320/Q1                   tco                   0.209       0.652 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=4)        0.358       1.010         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_138_324/Y0                   td                    0.226       1.236 r       top_dht22_inst/HEX8_inst/N75_1/gateop_perm/Z
                                   net (fanout=6)        0.369       1.605         top_dht22_inst/HEX8_inst/_N25055
 CLMA_142_328/A3                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.605         Logic Levels: 1  
                                                                                   Logic: 0.435ns(37.435%), Route: 0.727ns(62.565%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_324/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.364    1000.364         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.364                          
 clock uncertainty                                      -0.050    1000.314                          

 Setup time                                             -0.221    1000.093                          

 Data required time                                               1000.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.093                          
 Data arrival time                                                  -1.605                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.488                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.364
  Launch Clock Delay      :  0.443
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.443       0.443         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_134_320/Q2                   tco                   0.209       0.652 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=6)        0.487       1.139         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_138_329/Y1                   td                    0.221       1.360 r       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=4)        0.357       1.717         top_dht22_inst/HEX8_inst/_N24909
 CLMA_142_328/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.717         Logic Levels: 1  
                                                                                   Logic: 0.430ns(33.752%), Route: 0.844ns(66.248%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_324/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.364    1000.364         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.364                          
 clock uncertainty                                      -0.050    1000.314                          

 Setup time                                             -0.071    1000.243                          

 Data required time                                               1000.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.243                          
 Data arrival time                                                  -1.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.526                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.364
  Launch Clock Delay      :  0.448
  Clock Pessimism Removal :  0.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.448       0.448         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_142_328/Q2                   tco                   0.209       0.657 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.355       1.012         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_146_329/Y0                   td                    0.226       1.238 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.241       1.479         top_dht22_inst/HEX8_inst/_N24659
 CLMA_142_328/A2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.479         Logic Levels: 1  
                                                                                   Logic: 0.435ns(42.192%), Route: 0.596ns(57.808%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_126_324/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.364    1000.364         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.083    1000.447                          
 clock uncertainty                                      -0.050    1000.397                          

 Setup time                                             -0.225    1000.172                          

 Data required time                                               1000.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.172                          
 Data arrival time                                                  -1.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.693                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.448
  Launch Clock Delay      :  0.364
  Clock Pessimism Removal :  -0.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.364       0.364         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_142_328/Q1                   tco                   0.198       0.562 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.144       0.706         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_142_328/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.706         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.448       0.448         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.083       0.365                          
 clock uncertainty                                       0.000       0.365                          

 Hold time                                              -0.003       0.362                          

 Data required time                                                  0.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.362                          
 Data arrival time                                                  -0.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.443
  Launch Clock Delay      :  0.350
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.350       0.350         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_134_320/Q0                   tco                   0.198       0.548 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=6)        0.143       0.691         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_134_320/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.691         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.443       0.443         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_134_320/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.093       0.350                          
 clock uncertainty                                       0.000       0.350                          

 Hold time                                              -0.003       0.347                          

 Data required time                                                  0.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.347                          
 Data arrival time                                                  -0.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.448
  Launch Clock Delay      :  0.364
  Clock Pessimism Removal :  -0.083

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.364       0.364         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_328/Q0                   tco                   0.198       0.562 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.148       0.710         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_142_328/M2                                                           r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D

 Data arrival time                                                   0.710         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.225%), Route: 0.148ns(42.775%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_126_324/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.448       0.448         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_142_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.083       0.365                          
 clock uncertainty                                       0.000       0.365                          

 Hold time                                              -0.003       0.362                          

 Data required time                                                  0.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.362                          
 Data arrival time                                                  -0.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      2.293       3.478         nt_rst           
 CLMA_126_256/Y2                   td                    0.193       3.671 f       u_pwm/N133_12/gateop_perm/Z
                                   net (fanout=2)        1.270       4.941         u_pwm/_N27271    
 CLMA_130_161/Y0                   td                    0.192       5.133 f       u_pwm/N88_1[0]/gateop/F
                                   net (fanout=1)        0.816       5.949         u_pwm/_N6939     
 CLMA_130_116/Y3                   td                    0.305       6.254 r       u_pwm/N89[0]/gateop/F
                                   net (fanout=4)        0.768       7.022         _N16828          
 CLMA_114_92/Y1                    td                    0.167       7.189 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.243       7.432         u_rib/_N29282    
 CLMA_114_92/Y2                    td                    0.193       7.625 f       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        0.932       8.557         _N21055          
 CLMA_94_144/Y0                    td                    0.169       8.726 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.588       9.314         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.186       9.500 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.716      10.216         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.165      10.381 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.241      10.622         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.132      10.754 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.031      11.785         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_58_213/Y6AB                  td                    0.178      11.963 f       u_tinyriscv/u_id/op1_o_12[0]_muxf6/F
                                   net (fanout=1)        0.686      12.649         u_tinyriscv/u_id/_N11552
 CLMA_58_213/Y3                    td                    0.143      12.792 f       u_tinyriscv/u_id/op1_o_13[0]/gateop_perm/Z
                                   net (fanout=1)        0.979      13.771         u_tinyriscv/u_id/_N11584
 CLMA_82_249/C0                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                  13.771         Logic Levels: 13 
                                                                                   Logic: 3.063ns(22.242%), Route: 10.708ns(77.758%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      2.293       3.478         nt_rst           
 CLMA_126_256/Y2                   td                    0.193       3.671 f       u_pwm/N133_12/gateop_perm/Z
                                   net (fanout=2)        1.270       4.941         u_pwm/_N27271    
 CLMA_130_161/Y0                   td                    0.192       5.133 f       u_pwm/N88_1[0]/gateop/F
                                   net (fanout=1)        0.816       5.949         u_pwm/_N6939     
 CLMA_130_116/Y3                   td                    0.305       6.254 r       u_pwm/N89[0]/gateop/F
                                   net (fanout=4)        0.768       7.022         _N16828          
 CLMA_114_92/Y1                    td                    0.167       7.189 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.243       7.432         u_rib/_N29282    
 CLMA_114_92/Y2                    td                    0.193       7.625 f       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        0.932       8.557         _N21055          
 CLMA_94_144/Y0                    td                    0.169       8.726 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.588       9.314         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.186       9.500 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.716      10.216         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.165      10.381 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.241      10.622         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.132      10.754 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        0.974      11.728         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_118_197/Y0                   td                    0.226      11.954 r       u_tinyriscv/u_id_ex/reg2_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/F
                                   net (fanout=1)        0.462      12.416         u_tinyriscv/u_regs/N42 [0]
 CLMA_114_208/Y0                   td                    0.225      12.641 f       u_tinyriscv/u_id/op2_o_10[0]/gateop/F
                                   net (fanout=1)        1.122      13.763         u_tinyriscv/u_id/_N12192
 CLMA_98_237/A0                                                            f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  13.763         Logic Levels: 13 
                                                                                   Logic: 3.193ns(23.200%), Route: 10.570ns(76.800%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      2.293       3.478         nt_rst           
 CLMA_126_256/Y2                   td                    0.193       3.671 f       u_pwm/N133_12/gateop_perm/Z
                                   net (fanout=2)        1.270       4.941         u_pwm/_N27271    
 CLMA_130_161/Y0                   td                    0.192       5.133 f       u_pwm/N88_1[0]/gateop/F
                                   net (fanout=1)        0.816       5.949         u_pwm/_N6939     
 CLMA_130_116/Y3                   td                    0.305       6.254 r       u_pwm/N89[0]/gateop/F
                                   net (fanout=4)        0.768       7.022         _N16828          
 CLMA_114_92/Y1                    td                    0.167       7.189 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.243       7.432         u_rib/_N29282    
 CLMA_114_92/Y2                    td                    0.193       7.625 f       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        0.932       8.557         _N21055          
 CLMA_94_144/Y0                    td                    0.169       8.726 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.588       9.314         u_tinyriscv/u_ex/_N16309
 CLMA_94_156/Y6CD                  td                    0.186       9.500 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        0.716      10.216         u_tinyriscv/_N16501
 CLMA_78_176/Y3                    td                    0.165      10.381 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.241      10.622         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_78_176/Y2                    td                    0.141      10.763 f       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        0.938      11.701         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_106_148/Y0                   td                    0.139      11.840 f       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        1.850      13.690         u_tinyriscv/u_regs/N79 [0]
 CLMS_114_209/BD                                                           f       u_tinyriscv/u_regs/regs_1_1_0/gateop/WD

 Data arrival time                                                  13.690         Logic Levels: 12 
                                                                                   Logic: 2.890ns(21.110%), Route: 10.800ns(78.890%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_pwm/pwm_out_3/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      0.382       1.379         nt_rst           
 CLMA_130_100/RS                                                           r       u_pwm/pwm_out_3/opit_0_inv/RS

 Data arrival time                                                   1.379         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.784%), Route: 0.527ns(38.216%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R18                                                     0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.058       0.058         uart_rx_pin      
 IOBS_152_49/DIN                   td                    0.781       0.839 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.839         uart_rx_pin_ibuf/ntD
 IOL_151_49/RX_DATA_DD             td                    0.071       0.910 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.471       1.381         nt_uart_rx_pin   
 CLMA_126_32/M2                                                            r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.381         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.694%), Route: 0.529ns(38.306%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_pwm/duty_r_1[6]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=940)      0.470       1.467         nt_rst           
 CLMA_126_104/RS                                                           r       u_pwm/duty_r_1[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.467         Logic Levels: 2  
                                                                                   Logic: 0.852ns(58.078%), Route: 0.615ns(41.922%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.922 sec
Current time: Sun Oct 31 21:25:34 2021
Action report_timing: Peak memory pool usage is 497,737,728 bytes
Report timing is finished successfully.
