Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/ --output-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/ --report-file=bsf:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.qsys
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding pushbuton [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 13.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding dip [altera_avalon_pio 13.1]
Progress: Parameterizing module dip
Progress: Adding LCD [LCD1602 1.0]
Warning: LCD: Component type LCD1602 is not in the library
Progress: Parameterizing module LCD
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: Nios.LCD: Component LCD1602 1.0 not found or could not be instantiated
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/ --output-directory=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.html --report-file=sopcinfo:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.sopcinfo --report-file=cmp:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.cmp --report-file=qip:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.qip --report-file=svd --report-file=regmap:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.regmap --report-file=debuginfo:C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios/synthesis/Nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/Micro/Downloads/PBL-SD-2018.2-1-master/PBL-SD-2018.2-1-master/project/Nios.qsys --language=VERILOG
Progress: Loading project/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding pushbuton [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbuton
Progress: Adding lcd_16207_0 [altera_avalon_lcd_16207 13.1]
Progress: Parameterizing module lcd_16207_0
Progress: Adding dip [altera_avalon_pio 13.1]
Progress: Parameterizing module dip
Progress: Adding LCD [LCD1602 1.0]
Warning: LCD: Component type LCD1602 is not in the library
Progress: Parameterizing module LCD
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbuton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: Nios.LCD: Component LCD1602 1.0 not found or could not be instantiated
Info: Nios: Generating Nios "Nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections
Info: merlin_custom_instruction_transform: After transform: 9 modules, 29 connections
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections
Info: merlin_translator_transform: After transform: 15 modules, 58 connections
Info: merlin_domain_transform: After transform: 30 modules, 158 connections
Info: merlin_router_transform: After transform: 38 modules, 190 connections
Info: merlin_network_to_switch_transform: After transform: 53 modules, 230 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 284 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 32 connections
Info: merlin_mm_transform: After transform: 10 modules, 32 connections
Info: merlin_interrupt_mapper_transform: After transform: 11 modules, 36 connections
Info: reset_adaptation_transform: After transform: 13 modules, 38 connections
Warning: Nios: "No matching role found for Nios:custom_instruction_master:no_ci_readra (readra)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Error: Generation stopped, 11 or more modules remaining
Info: Nios: Done "Nios" with 12 modules, 1 files, 29708 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 3 Warnings
Info: Stopping: Create HDL design files for synthesis
