# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v 
# -- Compiling module _dff_r_2
# 
# Top level modules:
# 	_dff_r_2
# End time: 16:03:34 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux3_64bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux3_64bit.v 
# -- Compiling module mux3_64bit
# 
# Top level modules:
# 	mux3_64bit
# End time: 16:03:34 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_64bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_64bit.v 
# -- Compiling module mux2_64bit
# 
# Top level modules:
# 	mux2_64bit
# End time: 16:03:34 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:34 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_16bit.v 
# -- Compiling module mux2_16bit
# 
# Top level modules:
# 	mux2_16bit
# End time: 16:03:34 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:35 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 16:03:35 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:35 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v 
# -- Compiling module BUS
# 
# Top level modules:
# 	BUS
# End time: 16:03:35 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_arbit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:35 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_arbit.v 
# -- Compiling module bus_arbit
# 
# Top level modules:
# 	bus_arbit
# End time: 16:03:35 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_addr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:35 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_addr.v 
# -- Compiling module bus_addr
# 
# Top level modules:
# 	bus_addr
# End time: 16:03:35 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project {C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:03:36 on Nov 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project" C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_BUS.v 
# -- Compiling module tb_BUS
# 
# Top level modules:
# 	tb_BUS
# End time: 16:03:36 on Nov 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_BUS
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_BUS 
# Start time: 16:03:36 on Nov 27,2023
# Loading work.tb_BUS
# Loading work.BUS
# Loading work.bus_arbit
# Loading work.mux2
# Loading work.mux2_16bit
# Loading work.mux2_64bit
# Loading work.bus_addr
# Loading work._dff_r_2
# Loading work.mux3_64bit
# ** Warning: (vsim-3015) C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'd0'. The port definition is at: C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_BUS/DUT/U1_mux_wr File: C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2.v
# ** Warning: (vsim-3015) C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v(17): [PCDPC] - Port size (16) does not match connection size (32) for port 'd0'. The port definition is at: C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_16bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_BUS/DUT/U2_mux_addr File: C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_16bit.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_BUS.v(24)
#    Time: 49 ns  Iteration: 0  Instance: /tb_BUS
# Break in Module tb_BUS at C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_BUS.v line 24
# End time: 16:09:00 on Nov 27,2023, Elapsed time: 0:05:24
# Errors: 0, Warnings: 2
