verilog xil_defaultlib --include "../../../../SoC_subsystem.srcs/sources_1/bd/design_1/ipshared/ea75/rtl" --include "../../../../SoC_subsystem.srcs/sources_1/bd/design_1/ipshared/4fba" --include "../../../../SoC_subsystem.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_dap_ahb_ap.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_wic.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_nvic.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_dwt.v" \
"../../../bd/design_1/ipshared/ea75/rtl/AhbToAxi.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_mpu.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_bus_matrix.v" \
"../../../bd/design_1/ipshared/ea75/rtl/models.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cmsdk.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_tpiu.v" \
"../../../bd/design_1/ipshared/ea75/rtl/dapswjdp.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_fpb.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_dpu.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_itm.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cm3_etm.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cortexm3.v" \
"../../../bd/design_1/ipshared/ea75/rtl/cortexm3_integration.v" \
"../../../bd/design_1/ip/design_1_CORTEXM3_AXI_0_0/sim/design_1_CORTEXM3_AXI_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_swdio_tri_buffer_1_0/sim/design_1_swdio_tri_buffer_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
