// Seed: 2179005455
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_4 = id_3, id_5;
  assign id_2 = 1 ? 1'b0 : -1 == id_3 ? -1 : ~id_1;
  initial begin : LABEL_0
    wait (id_4);
    id_4 <= 1;
  end
endmodule
module module_1;
  parameter id_1 = 1;
  reg id_2;
  ;
  reg [1 : -1] id_3;
  always @(id_2) begin : LABEL_0
    id_2 = #id_4 -1;
    id_3 <= -1;
    id_3 <= id_1 == id_4;
    if (id_1) id_4 <= -1'h0;
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always id_3 = #(~id_2 & -1  : id_3  : -1'b0) id_3;
endmodule
