# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PS_PL_COM.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../PS_PL_COM.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "F:/xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../PS_PL_COM.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../PS_PL_COM.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
