
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014a60  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002094  08014c40  08014c40  00015c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016cd4  08016cd4  00018368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016cd4  08016cd4  00017cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016cdc  08016cdc  00018368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016cdc  08016cdc  00017cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016ce0  08016ce0  00017ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08016ce4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033ec  20000368  0801704c  00018368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003754  0801704c  00018754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00018368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a4c5  00000000  00000000  00018398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c1d  00000000  00000000  0004285d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020b8  00000000  00000000  00049480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018c0  00000000  00000000  0004b538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cc93  00000000  00000000  0004cdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000321b3  00000000  00000000  00079a8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddf4a  00000000  00000000  000abc3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189b88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009698  00000000  00000000  00189bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00193264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014c28 	.word	0x08014c28

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08014c28 	.word	0x08014c28

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fb26 	bl	80025ac <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fbca 	bl	8002700 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fc4c 	bl	8002810 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fcfe 	bl	8002980 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f001 fdcb 	bl	8002b30 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f001 fdc0 	bl	8002b30 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 faf3 	bl	80025ec <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fc1e 	bl	8002850 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f001 fdc7 	bl	8002bb0 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fdc0 	bl	8002bb0 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f992 	bl	80014ec <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f011 fb9d 	bl	8012a8e <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f011 fbaa 	bl	8012ac2 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b4d      	ldr	r3, [pc, #308]	@ (80014e4 <automation_save_rules+0x140>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e090      	b.n	80014da <automation_save_rules+0x136>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4947      	ldr	r1, [pc, #284]	@ (80014e4 <automation_save_rules+0x140>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fd35 	bl	8001e36 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e07e      	b.n	80014da <automation_save_rules+0x136>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a3b      	ldr	r2, [pc, #236]	@ (80014e8 <automation_save_rules+0x144>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fd17 	bl	8001e36 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e060      	b.n	80014da <automation_save_rules+0x136>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b2d      	ldr	r3, [pc, #180]	@ (80014e4 <automation_save_rules+0x140>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b2a      	ldr	r3, [pc, #168]	@ (80014e4 <automation_save_rules+0x140>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <automation_save_rules+0x140>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1f      	ldr	r2, [pc, #124]	@ (80014e4 <automation_save_rules+0x140>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	491d      	ldr	r1, [pc, #116]	@ (80014e8 <automation_save_rules+0x144>)
 8001472:	4618      	mov	r0, r3
 8001474:	f011 fba5 	bl	8012bc2 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f003 fb16 	bl	8004ab4 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fcc9 	bl	8001e36 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e012      	b.n	80014da <automation_save_rules+0x136>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	if (!io_virtual_save(addr)) return false;
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f001 fbb4 	bl	8002c30 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <automation_save_rules+0x134>
 80014d4:	2300      	movs	r3, #0
 80014d6:	e000      	b.n	80014da <automation_save_rules+0x136>

	return true;
 80014d8:	2301      	movs	r3, #1
}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000644 	.word	0x20000644
 80014e8:	20000384 	.word	0x20000384

080014ec <automation_load_rules>:

bool automation_load_rules(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 80014f2:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001500:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001504:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001508:	2202      	movs	r2, #2
 800150a:	4618      	mov	r0, r3
 800150c:	f000 fcab 	bl	8001e66 <EEPROM_LoadBlock>
 8001510:	4603      	mov	r3, r0
 8001512:	f083 0301 	eor.w	r3, r3, #1
 8001516:	b2db      	uxtb	r3, r3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <automation_load_rules+0x34>
		return false;
 800151c:	2300      	movs	r3, #0
 800151e:	e0cd      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	if (saved_count > MAX_RULES) {
 8001520:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001524:	2b20      	cmp	r3, #32
 8001526:	d901      	bls.n	800152c <automation_load_rules+0x40>
		return false;
 8001528:	2300      	movs	r3, #0
 800152a:	e0c7      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(saved_count);
 800152c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001530:	3302      	adds	r3, #2
 8001532:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001536:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800153a:	2b00      	cmp	r3, #0
 800153c:	d12d      	bne.n	800159a <automation_load_rules+0xae>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800153e:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001542:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001546:	2200      	movs	r2, #0
 8001548:	801a      	strh	r2, [r3, #0]
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 800154a:	1cb9      	adds	r1, r7, #2
 800154c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001550:	2202      	movs	r2, #2
 8001552:	4618      	mov	r0, r3
 8001554:	f000 fc87 	bl	8001e66 <EEPROM_LoadBlock>
 8001558:	4603      	mov	r3, r0
 800155a:	f083 0301 	eor.w	r3, r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <automation_load_rules+0x7c>
			return false;
 8001564:	2300      	movs	r3, #0
 8001566:	e0a9      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 8001568:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 800156c:	2102      	movs	r1, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f003 faa0 	bl	8004ab4 <modbus_crc16>
 8001574:	4603      	mov	r3, r0
 8001576:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 800157a:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800157e:	f2a3 538e 	subw	r3, r3, #1422	@ 0x58e
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 8001588:	429a      	cmp	r2, r3
 800158a:	d001      	beq.n	8001590 <automation_load_rules+0xa4>
			return false;
 800158c:	2300      	movs	r3, #0
 800158e:	e095      	b.n	80016bc <automation_load_rules+0x1d0>
		}

		rule_count = 0;
 8001590:	4b4d      	ldr	r3, [pc, #308]	@ (80016c8 <automation_load_rules+0x1dc>)
 8001592:	2200      	movs	r2, #0
 8001594:	801a      	strh	r2, [r3, #0]
		return true;
 8001596:	2301      	movs	r3, #1
 8001598:	e090      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	// Otherwise load as usual:

	// Temporarily load the data into a buffer
	LogicRule temp_rules[MAX_RULES];
	if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 800159a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800159e:	461a      	mov	r2, r3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	441a      	add	r2, r3
 80015a4:	0052      	lsls	r2, r2, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 80015b0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 fc56 	bl	8001e66 <EEPROM_LoadBlock>
 80015ba:	4603      	mov	r3, r0
 80015bc:	f083 0301 	eor.w	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <automation_load_rules+0xde>
		return false;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e078      	b.n	80016bc <automation_load_rules+0x1d0>
	}
	addr += saved_count * sizeof(LogicRule);
 80015ca:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ce:	461a      	mov	r2, r3
 80015d0:	0092      	lsls	r2, r2, #2
 80015d2:	441a      	add	r2, r3
 80015d4:	0052      	lsls	r2, r2, #1
 80015d6:	4413      	add	r3, r2
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	b29a      	uxth	r2, r3
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	4413      	add	r3, r2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	// Read stored CRC16
	uint16_t stored_crc = 0;
 80015e6:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 80015ea:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 80015ee:	2200      	movs	r2, #0
 80015f0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015f2:	f207 21c6 	addw	r1, r7, #710	@ 0x2c6
 80015f6:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015fa:	2202      	movs	r2, #2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fc32 	bl	8001e66 <EEPROM_LoadBlock>
 8001602:	4603      	mov	r3, r0
 8001604:	f083 0301 	eor.w	r3, r3, #1
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <automation_load_rules+0x126>
		return false;
 800160e:	2300      	movs	r3, #0
 8001610:	e054      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	// Compute CRC16
	uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001612:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001616:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800161a:	f2a3 538c 	subw	r3, r3, #1420	@ 0x58c
 800161e:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	3302      	adds	r3, #2
 8001624:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001628:	4611      	mov	r1, r2
 800162a:	2216      	movs	r2, #22
 800162c:	fb01 f202 	mul.w	r2, r1, r2
 8001630:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8001634:	4618      	mov	r0, r3
 8001636:	f011 fac4 	bl	8012bc2 <memcpy>

	uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800163a:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800163e:	461a      	mov	r2, r3
 8001640:	0092      	lsls	r2, r2, #2
 8001642:	441a      	add	r2, r3
 8001644:	0052      	lsls	r2, r2, #1
 8001646:	4413      	add	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	b29b      	uxth	r3, r3
 800164c:	3302      	adds	r3, #2
 800164e:	b29a      	uxth	r2, r3
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f003 fa2d 	bl	8004ab4 <modbus_crc16>
 800165a:	4603      	mov	r3, r0
 800165c:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

	if (computed_crc != stored_crc) {
 8001660:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001664:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 800166e:	429a      	cmp	r2, r3
 8001670:	d001      	beq.n	8001676 <automation_load_rules+0x18a>
		return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e022      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	addr += sizeof(stored_crc);
 8001676:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800167a:	3302      	adds	r3, #2
 800167c:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


	// All valid, so use these rules
	memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	2316      	movs	r3, #22
 8001688:	fb03 f202 	mul.w	r2, r3, r2
 800168c:	f507 7332 	add.w	r3, r7, #712	@ 0x2c8
 8001690:	4619      	mov	r1, r3
 8001692:	480e      	ldr	r0, [pc, #56]	@ (80016cc <automation_load_rules+0x1e0>)
 8001694:	f011 fa95 	bl	8012bc2 <memcpy>
	rule_count = saved_count;
 8001698:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800169c:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <automation_load_rules+0x1dc>)
 800169e:	801a      	strh	r2, [r3, #0]


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016a0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 fb61 	bl	8002d6c <io_virtual_load>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f083 0301 	eor.w	r3, r3, #1
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <automation_load_rules+0x1ce>
		return false;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e000      	b.n	80016bc <automation_load_rules+0x1d0>
	}

	return true;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000644 	.word	0x20000644
 80016cc:	20000384 	.word	0x20000384

080016d0 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 5;

void display_Setup() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 80016d4:	f000 fd16 	bl	8002104 <ssd1306_Init>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <display_Boot>:

void display_Boot(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80016e2:	2000      	movs	r0, #0
 80016e4:	f000 fd78 	bl	80021d8 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 80016e8:	2114      	movs	r1, #20
 80016ea:	200a      	movs	r0, #10
 80016ec:	f000 fec0 	bl	8002470 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 80016f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <display_Boot+0x44>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	9200      	str	r2, [sp, #0]
 80016f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f8:	480a      	ldr	r0, [pc, #40]	@ (8001724 <display_Boot+0x48>)
 80016fa:	f000 fe93 	bl	8002424 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80016fe:	212d      	movs	r1, #45	@ 0x2d
 8001700:	2019      	movs	r0, #25
 8001702:	f000 feb5 	bl	8002470 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001706:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <display_Boot+0x4c>)
 8001708:	2201      	movs	r2, #1
 800170a:	9200      	str	r2, [sp, #0]
 800170c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800170e:	4807      	ldr	r0, [pc, #28]	@ (800172c <display_Boot+0x50>)
 8001710:	f000 fe88 	bl	8002424 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001714:	f000 fd78 	bl	8002208 <ssd1306_UpdateScreen>
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	08016914 	.word	0x08016914
 8001724:	08014c40 	.word	0x08014c40
 8001728:	08016908 	.word	0x08016908
 800172c:	08014c4c 	.word	0x08014c4c

08001730 <display_StatusPage>:

void display_StatusPage(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b08e      	sub	sp, #56	@ 0x38
 8001734:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001736:	4bbe      	ldr	r3, [pc, #760]	@ (8001a30 <display_StatusPage+0x300>)
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	2b05      	cmp	r3, #5
 800173c:	f200 8285 	bhi.w	8001c4a <display_StatusPage+0x51a>
 8001740:	a201      	add	r2, pc, #4	@ (adr r2, 8001748 <display_StatusPage+0x18>)
 8001742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001746:	bf00      	nop
 8001748:	08001761 	.word	0x08001761
 800174c:	08001845 	.word	0x08001845
 8001750:	0800193b 	.word	0x0800193b
 8001754:	08001a75 	.word	0x08001a75
 8001758:	08001aef 	.word	0x08001aef
 800175c:	08001bc5 	.word	0x08001bc5
		case 0:
			ssd1306_Fill(Black);
 8001760:	2000      	movs	r0, #0
 8001762:	f000 fd39 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 8001766:	2100      	movs	r1, #0
 8001768:	2019      	movs	r0, #25
 800176a:	f000 fe81 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 800176e:	4bb1      	ldr	r3, [pc, #708]	@ (8001a34 <display_StatusPage+0x304>)
 8001770:	2201      	movs	r2, #1
 8001772:	9200      	str	r2, [sp, #0]
 8001774:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001776:	48b0      	ldr	r0, [pc, #704]	@ (8001a38 <display_StatusPage+0x308>)
 8001778:	f000 fe54 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800177c:	2119      	movs	r1, #25
 800177e:	2002      	movs	r0, #2
 8001780:	f000 fe76 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001784:	f003 fa2a 	bl	8004bdc <modbusGetSlaveAddress>
 8001788:	4603      	mov	r3, r0
 800178a:	461a      	mov	r2, r3
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	49aa      	ldr	r1, [pc, #680]	@ (8001a3c <display_StatusPage+0x30c>)
 8001792:	4618      	mov	r0, r3
 8001794:	f011 f916 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001798:	4ba9      	ldr	r3, [pc, #676]	@ (8001a40 <display_StatusPage+0x310>)
 800179a:	f107 000c 	add.w	r0, r7, #12
 800179e:	2201      	movs	r2, #1
 80017a0:	9200      	str	r2, [sp, #0]
 80017a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a4:	f000 fe3e 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017a8:	2128      	movs	r1, #40	@ 0x28
 80017aa:	2002      	movs	r0, #2
 80017ac:	f000 fe60 	bl	8002470 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017b0:	f000 fc3a 	bl	8002028 <INA226_ReadBusVoltage>
 80017b4:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80017b8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017bc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c8:	dd0a      	ble.n	80017e0 <display_StatusPage+0xb0>
 80017ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017cc:	f7fe fee4 	bl	8000598 <__aeabi_f2d>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	f107 000c 	add.w	r0, r7, #12
 80017d8:	499a      	ldr	r1, [pc, #616]	@ (8001a44 <display_StatusPage+0x314>)
 80017da:	f011 f8f3 	bl	80129c4 <siprintf>
 80017de:	e009      	b.n	80017f4 <display_StatusPage+0xc4>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 80017e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80017e2:	f7fe fed9 	bl	8000598 <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	f107 000c 	add.w	r0, r7, #12
 80017ee:	4996      	ldr	r1, [pc, #600]	@ (8001a48 <display_StatusPage+0x318>)
 80017f0:	f011 f8e8 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f4:	4b92      	ldr	r3, [pc, #584]	@ (8001a40 <display_StatusPage+0x310>)
 80017f6:	f107 000c 	add.w	r0, r7, #12
 80017fa:	2201      	movs	r2, #1
 80017fc:	9200      	str	r2, [sp, #0]
 80017fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001800:	f000 fe10 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001804:	2137      	movs	r1, #55	@ 0x37
 8001806:	2002      	movs	r0, #2
 8001808:	f000 fe32 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 800180c:	f000 fc2c 	bl	8002068 <INA226_ReadCurrent>
 8001810:	eef0 7a40 	vmov.f32	s15, s0
 8001814:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a4c <display_StatusPage+0x31c>
 8001818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800181c:	ee17 0a90 	vmov	r0, s15
 8001820:	f7fe feba 	bl	8000598 <__aeabi_f2d>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	f107 000c 	add.w	r0, r7, #12
 800182c:	4988      	ldr	r1, [pc, #544]	@ (8001a50 <display_StatusPage+0x320>)
 800182e:	f011 f8c9 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001832:	4b83      	ldr	r3, [pc, #524]	@ (8001a40 <display_StatusPage+0x310>)
 8001834:	f107 000c 	add.w	r0, r7, #12
 8001838:	2201      	movs	r2, #1
 800183a:	9200      	str	r2, [sp, #0]
 800183c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800183e:	f000 fdf1 	bl	8002424 <ssd1306_WriteString>
			break;
 8001842:	e202      	b.n	8001c4a <display_StatusPage+0x51a>
		case 1:
			ssd1306_Fill(Black);
 8001844:	2000      	movs	r0, #0
 8001846:	f000 fcc7 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800184a:	2100      	movs	r1, #0
 800184c:	201e      	movs	r0, #30
 800184e:	f000 fe0f 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001852:	4b78      	ldr	r3, [pc, #480]	@ (8001a34 <display_StatusPage+0x304>)
 8001854:	2201      	movs	r2, #1
 8001856:	9200      	str	r2, [sp, #0]
 8001858:	cb0e      	ldmia	r3, {r1, r2, r3}
 800185a:	487e      	ldr	r0, [pc, #504]	@ (8001a54 <display_StatusPage+0x324>)
 800185c:	f000 fde2 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001860:	2119      	movs	r1, #25
 8001862:	2002      	movs	r0, #2
 8001864:	f000 fe04 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 8001868:	2000      	movs	r0, #0
 800186a:	f000 fe9f 	bl	80025ac <io_coil_read>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <display_StatusPage+0x148>
 8001874:	4a78      	ldr	r2, [pc, #480]	@ (8001a58 <display_StatusPage+0x328>)
 8001876:	e000      	b.n	800187a <display_StatusPage+0x14a>
 8001878:	4a78      	ldr	r2, [pc, #480]	@ (8001a5c <display_StatusPage+0x32c>)
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	4978      	ldr	r1, [pc, #480]	@ (8001a60 <display_StatusPage+0x330>)
 8001880:	4618      	mov	r0, r3
 8001882:	f011 f89f 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001886:	4b6e      	ldr	r3, [pc, #440]	@ (8001a40 <display_StatusPage+0x310>)
 8001888:	f107 000c 	add.w	r0, r7, #12
 800188c:	2201      	movs	r2, #1
 800188e:	9200      	str	r2, [sp, #0]
 8001890:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001892:	f000 fdc7 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001896:	2128      	movs	r1, #40	@ 0x28
 8001898:	2002      	movs	r0, #2
 800189a:	f000 fde9 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 800189e:	2001      	movs	r0, #1
 80018a0:	f000 fe84 	bl	80025ac <io_coil_read>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <display_StatusPage+0x17e>
 80018aa:	4a6b      	ldr	r2, [pc, #428]	@ (8001a58 <display_StatusPage+0x328>)
 80018ac:	e000      	b.n	80018b0 <display_StatusPage+0x180>
 80018ae:	4a6b      	ldr	r2, [pc, #428]	@ (8001a5c <display_StatusPage+0x32c>)
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	496b      	ldr	r1, [pc, #428]	@ (8001a64 <display_StatusPage+0x334>)
 80018b6:	4618      	mov	r0, r3
 80018b8:	f011 f884 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018bc:	4b60      	ldr	r3, [pc, #384]	@ (8001a40 <display_StatusPage+0x310>)
 80018be:	f107 000c 	add.w	r0, r7, #12
 80018c2:	2201      	movs	r2, #1
 80018c4:	9200      	str	r2, [sp, #0]
 80018c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018c8:	f000 fdac 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80018cc:	2119      	movs	r1, #25
 80018ce:	203c      	movs	r0, #60	@ 0x3c
 80018d0:	f000 fdce 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80018d4:	2002      	movs	r0, #2
 80018d6:	f000 fe69 	bl	80025ac <io_coil_read>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <display_StatusPage+0x1b4>
 80018e0:	4a5d      	ldr	r2, [pc, #372]	@ (8001a58 <display_StatusPage+0x328>)
 80018e2:	e000      	b.n	80018e6 <display_StatusPage+0x1b6>
 80018e4:	4a5d      	ldr	r2, [pc, #372]	@ (8001a5c <display_StatusPage+0x32c>)
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	495f      	ldr	r1, [pc, #380]	@ (8001a68 <display_StatusPage+0x338>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f011 f869 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018f2:	4b53      	ldr	r3, [pc, #332]	@ (8001a40 <display_StatusPage+0x310>)
 80018f4:	f107 000c 	add.w	r0, r7, #12
 80018f8:	2201      	movs	r2, #1
 80018fa:	9200      	str	r2, [sp, #0]
 80018fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018fe:	f000 fd91 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001902:	2128      	movs	r1, #40	@ 0x28
 8001904:	203c      	movs	r0, #60	@ 0x3c
 8001906:	f000 fdb3 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800190a:	2003      	movs	r0, #3
 800190c:	f000 fe4e 	bl	80025ac <io_coil_read>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <display_StatusPage+0x1ea>
 8001916:	4a50      	ldr	r2, [pc, #320]	@ (8001a58 <display_StatusPage+0x328>)
 8001918:	e000      	b.n	800191c <display_StatusPage+0x1ec>
 800191a:	4a50      	ldr	r2, [pc, #320]	@ (8001a5c <display_StatusPage+0x32c>)
 800191c:	f107 030c 	add.w	r3, r7, #12
 8001920:	4952      	ldr	r1, [pc, #328]	@ (8001a6c <display_StatusPage+0x33c>)
 8001922:	4618      	mov	r0, r3
 8001924:	f011 f84e 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001928:	4b45      	ldr	r3, [pc, #276]	@ (8001a40 <display_StatusPage+0x310>)
 800192a:	f107 000c 	add.w	r0, r7, #12
 800192e:	2201      	movs	r2, #1
 8001930:	9200      	str	r2, [sp, #0]
 8001932:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001934:	f000 fd76 	bl	8002424 <ssd1306_WriteString>
			break;
 8001938:	e187      	b.n	8001c4a <display_StatusPage+0x51a>
		case 2:
			ssd1306_Fill(Black);
 800193a:	2000      	movs	r0, #0
 800193c:	f000 fc4c 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001940:	2100      	movs	r1, #0
 8001942:	2004      	movs	r0, #4
 8001944:	f000 fd94 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 8001948:	4b3a      	ldr	r3, [pc, #232]	@ (8001a34 <display_StatusPage+0x304>)
 800194a:	2201      	movs	r2, #1
 800194c:	9200      	str	r2, [sp, #0]
 800194e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001950:	4847      	ldr	r0, [pc, #284]	@ (8001a70 <display_StatusPage+0x340>)
 8001952:	f000 fd67 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001956:	2119      	movs	r1, #25
 8001958:	2002      	movs	r0, #2
 800195a:	f000 fd89 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 800195e:	2000      	movs	r0, #0
 8001960:	f000 fece 	bl	8002700 <io_discrete_in_read>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <display_StatusPage+0x23e>
 800196a:	4a3b      	ldr	r2, [pc, #236]	@ (8001a58 <display_StatusPage+0x328>)
 800196c:	e000      	b.n	8001970 <display_StatusPage+0x240>
 800196e:	4a3b      	ldr	r2, [pc, #236]	@ (8001a5c <display_StatusPage+0x32c>)
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	493a      	ldr	r1, [pc, #232]	@ (8001a60 <display_StatusPage+0x330>)
 8001976:	4618      	mov	r0, r3
 8001978:	f011 f824 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800197c:	4b30      	ldr	r3, [pc, #192]	@ (8001a40 <display_StatusPage+0x310>)
 800197e:	f107 000c 	add.w	r0, r7, #12
 8001982:	2201      	movs	r2, #1
 8001984:	9200      	str	r2, [sp, #0]
 8001986:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001988:	f000 fd4c 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800198c:	2128      	movs	r1, #40	@ 0x28
 800198e:	2002      	movs	r0, #2
 8001990:	f000 fd6e 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001994:	2001      	movs	r0, #1
 8001996:	f000 feb3 	bl	8002700 <io_discrete_in_read>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <display_StatusPage+0x274>
 80019a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001a58 <display_StatusPage+0x328>)
 80019a2:	e000      	b.n	80019a6 <display_StatusPage+0x276>
 80019a4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a5c <display_StatusPage+0x32c>)
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	492e      	ldr	r1, [pc, #184]	@ (8001a64 <display_StatusPage+0x334>)
 80019ac:	4618      	mov	r0, r3
 80019ae:	f011 f809 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019b2:	4b23      	ldr	r3, [pc, #140]	@ (8001a40 <display_StatusPage+0x310>)
 80019b4:	f107 000c 	add.w	r0, r7, #12
 80019b8:	2201      	movs	r2, #1
 80019ba:	9200      	str	r2, [sp, #0]
 80019bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019be:	f000 fd31 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80019c2:	2119      	movs	r1, #25
 80019c4:	203c      	movs	r0, #60	@ 0x3c
 80019c6:	f000 fd53 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80019ca:	2002      	movs	r0, #2
 80019cc:	f000 fe98 	bl	8002700 <io_discrete_in_read>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <display_StatusPage+0x2aa>
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <display_StatusPage+0x328>)
 80019d8:	e000      	b.n	80019dc <display_StatusPage+0x2ac>
 80019da:	4a20      	ldr	r2, [pc, #128]	@ (8001a5c <display_StatusPage+0x32c>)
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	4921      	ldr	r1, [pc, #132]	@ (8001a68 <display_StatusPage+0x338>)
 80019e2:	4618      	mov	r0, r3
 80019e4:	f010 ffee 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019e8:	4b15      	ldr	r3, [pc, #84]	@ (8001a40 <display_StatusPage+0x310>)
 80019ea:	f107 000c 	add.w	r0, r7, #12
 80019ee:	2201      	movs	r2, #1
 80019f0:	9200      	str	r2, [sp, #0]
 80019f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f4:	f000 fd16 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80019f8:	2128      	movs	r1, #40	@ 0x28
 80019fa:	203c      	movs	r0, #60	@ 0x3c
 80019fc:	f000 fd38 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a00:	2003      	movs	r0, #3
 8001a02:	f000 fe7d 	bl	8002700 <io_discrete_in_read>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <display_StatusPage+0x2e0>
 8001a0c:	4a12      	ldr	r2, [pc, #72]	@ (8001a58 <display_StatusPage+0x328>)
 8001a0e:	e000      	b.n	8001a12 <display_StatusPage+0x2e2>
 8001a10:	4a12      	ldr	r2, [pc, #72]	@ (8001a5c <display_StatusPage+0x32c>)
 8001a12:	f107 030c 	add.w	r3, r7, #12
 8001a16:	4915      	ldr	r1, [pc, #84]	@ (8001a6c <display_StatusPage+0x33c>)
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f010 ffd3 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a1e:	4b08      	ldr	r3, [pc, #32]	@ (8001a40 <display_StatusPage+0x310>)
 8001a20:	f107 000c 	add.w	r0, r7, #12
 8001a24:	2201      	movs	r2, #1
 8001a26:	9200      	str	r2, [sp, #0]
 8001a28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2a:	f000 fcfb 	bl	8002424 <ssd1306_WriteString>
			break;
 8001a2e:	e10c      	b.n	8001c4a <display_StatusPage+0x51a>
 8001a30:	20000646 	.word	0x20000646
 8001a34:	08016914 	.word	0x08016914
 8001a38:	08014c58 	.word	0x08014c58
 8001a3c:	08014c60 	.word	0x08014c60
 8001a40:	080168fc 	.word	0x080168fc
 8001a44:	08014c74 	.word	0x08014c74
 8001a48:	08014c84 	.word	0x08014c84
 8001a4c:	447a0000 	.word	0x447a0000
 8001a50:	08014c94 	.word	0x08014c94
 8001a54:	08014ca4 	.word	0x08014ca4
 8001a58:	08014cac 	.word	0x08014cac
 8001a5c:	08014cb0 	.word	0x08014cb0
 8001a60:	08014cb4 	.word	0x08014cb4
 8001a64:	08014cbc 	.word	0x08014cbc
 8001a68:	08014cc4 	.word	0x08014cc4
 8001a6c:	08014ccc 	.word	0x08014ccc
 8001a70:	08014cd4 	.word	0x08014cd4
		case 3:
			ssd1306_Fill(Black);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f000 fbaf 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2002      	movs	r0, #2
 8001a7e:	f000 fcf7 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001a82:	4b80      	ldr	r3, [pc, #512]	@ (8001c84 <display_StatusPage+0x554>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	9200      	str	r2, [sp, #0]
 8001a88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a8a:	487f      	ldr	r0, [pc, #508]	@ (8001c88 <display_StatusPage+0x558>)
 8001a8c:	f000 fcca 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001a90:	2119      	movs	r1, #25
 8001a92:	2002      	movs	r0, #2
 8001a94:	f000 fcec 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f000 feb9 	bl	8002810 <io_holding_reg_read>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	f107 030c 	add.w	r3, r7, #12
 8001aa6:	4979      	ldr	r1, [pc, #484]	@ (8001c8c <display_StatusPage+0x55c>)
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f010 ff8b 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001aae:	4b78      	ldr	r3, [pc, #480]	@ (8001c90 <display_StatusPage+0x560>)
 8001ab0:	f107 000c 	add.w	r0, r7, #12
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	9200      	str	r2, [sp, #0]
 8001ab8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001aba:	f000 fcb3 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001abe:	2128      	movs	r1, #40	@ 0x28
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f000 fcd5 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f000 fea2 	bl	8002810 <io_holding_reg_read>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	f107 030c 	add.w	r3, r7, #12
 8001ad4:	496f      	ldr	r1, [pc, #444]	@ (8001c94 <display_StatusPage+0x564>)
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f010 ff74 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001adc:	4b6c      	ldr	r3, [pc, #432]	@ (8001c90 <display_StatusPage+0x560>)
 8001ade:	f107 000c 	add.w	r0, r7, #12
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	9200      	str	r2, [sp, #0]
 8001ae6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ae8:	f000 fc9c 	bl	8002424 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001aec:	e0ad      	b.n	8001c4a <display_StatusPage+0x51a>
		case 4:
			ssd1306_Fill(Black);
 8001aee:	2000      	movs	r0, #0
 8001af0:	f000 fb72 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001af4:	2100      	movs	r1, #0
 8001af6:	200c      	movs	r0, #12
 8001af8:	f000 fcba 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001afc:	4b61      	ldr	r3, [pc, #388]	@ (8001c84 <display_StatusPage+0x554>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	9200      	str	r2, [sp, #0]
 8001b02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b04:	4864      	ldr	r0, [pc, #400]	@ (8001c98 <display_StatusPage+0x568>)
 8001b06:	f000 fc8d 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b0a:	2119      	movs	r1, #25
 8001b0c:	2002      	movs	r0, #2
 8001b0e:	f000 fcaf 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b12:	2000      	movs	r0, #0
 8001b14:	f000 ff34 	bl	8002980 <io_input_reg_read>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	495a      	ldr	r1, [pc, #360]	@ (8001c8c <display_StatusPage+0x55c>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f010 ff4e 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b28:	4b59      	ldr	r3, [pc, #356]	@ (8001c90 <display_StatusPage+0x560>)
 8001b2a:	f107 000c 	add.w	r0, r7, #12
 8001b2e:	2201      	movs	r2, #1
 8001b30:	9200      	str	r2, [sp, #0]
 8001b32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b34:	f000 fc76 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b38:	2128      	movs	r1, #40	@ 0x28
 8001b3a:	2002      	movs	r0, #2
 8001b3c:	f000 fc98 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001b40:	2001      	movs	r0, #1
 8001b42:	f000 ff1d 	bl	8002980 <io_input_reg_read>
 8001b46:	4603      	mov	r3, r0
 8001b48:	461a      	mov	r2, r3
 8001b4a:	f107 030c 	add.w	r3, r7, #12
 8001b4e:	4951      	ldr	r1, [pc, #324]	@ (8001c94 <display_StatusPage+0x564>)
 8001b50:	4618      	mov	r0, r3
 8001b52:	f010 ff37 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b56:	4b4e      	ldr	r3, [pc, #312]	@ (8001c90 <display_StatusPage+0x560>)
 8001b58:	f107 000c 	add.w	r0, r7, #12
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	9200      	str	r2, [sp, #0]
 8001b60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b62:	f000 fc5f 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001b66:	2119      	movs	r1, #25
 8001b68:	203c      	movs	r0, #60	@ 0x3c
 8001b6a:	f000 fc81 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001b6e:	2002      	movs	r0, #2
 8001b70:	f000 ff06 	bl	8002980 <io_input_reg_read>
 8001b74:	4603      	mov	r3, r0
 8001b76:	461a      	mov	r2, r3
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	4947      	ldr	r1, [pc, #284]	@ (8001c9c <display_StatusPage+0x56c>)
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f010 ff20 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b84:	4b42      	ldr	r3, [pc, #264]	@ (8001c90 <display_StatusPage+0x560>)
 8001b86:	f107 000c 	add.w	r0, r7, #12
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b90:	f000 fc48 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001b94:	2128      	movs	r1, #40	@ 0x28
 8001b96:	203c      	movs	r0, #60	@ 0x3c
 8001b98:	f000 fc6a 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	f000 feef 	bl	8002980 <io_input_reg_read>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	f107 030c 	add.w	r3, r7, #12
 8001baa:	493d      	ldr	r1, [pc, #244]	@ (8001ca0 <display_StatusPage+0x570>)
 8001bac:	4618      	mov	r0, r3
 8001bae:	f010 ff09 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bb2:	4b37      	ldr	r3, [pc, #220]	@ (8001c90 <display_StatusPage+0x560>)
 8001bb4:	f107 000c 	add.w	r0, r7, #12
 8001bb8:	2201      	movs	r2, #1
 8001bba:	9200      	str	r2, [sp, #0]
 8001bbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bbe:	f000 fc31 	bl	8002424 <ssd1306_WriteString>
			break;
 8001bc2:	e042      	b.n	8001c4a <display_StatusPage+0x51a>
		case 5:
			ssd1306_Fill(Black);
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f000 fb07 	bl	80021d8 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2032      	movs	r0, #50	@ 0x32
 8001bce:	f000 fc4f 	bl	8002470 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001c84 <display_StatusPage+0x554>)
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	9200      	str	r2, [sp, #0]
 8001bd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bda:	4832      	ldr	r0, [pc, #200]	@ (8001ca4 <display_StatusPage+0x574>)
 8001bdc:	f000 fc22 	bl	8002424 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	4618      	mov	r0, r3
 8001be4:	f004 f8fc 	bl	8005de0 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001be8:	2119      	movs	r1, #25
 8001bea:	2002      	movs	r0, #2
 8001bec:	f000 fc40 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001bf0:	79bb      	ldrb	r3, [r7, #6]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	793b      	ldrb	r3, [r7, #4]
 8001bfa:	f107 000c 	add.w	r0, r7, #12
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	460b      	mov	r3, r1
 8001c02:	4929      	ldr	r1, [pc, #164]	@ (8001ca8 <display_StatusPage+0x578>)
 8001c04:	f010 fede 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c08:	4b21      	ldr	r3, [pc, #132]	@ (8001c90 <display_StatusPage+0x560>)
 8001c0a:	f107 000c 	add.w	r0, r7, #12
 8001c0e:	2201      	movs	r2, #1
 8001c10:	9200      	str	r2, [sp, #0]
 8001c12:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c14:	f000 fc06 	bl	8002424 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c18:	2128      	movs	r1, #40	@ 0x28
 8001c1a:	2002      	movs	r0, #2
 8001c1c:	f000 fc28 	bl	8002470 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001c20:	7a3b      	ldrb	r3, [r7, #8]
 8001c22:	461a      	mov	r2, r3
 8001c24:	7a7b      	ldrb	r3, [r7, #9]
 8001c26:	4619      	mov	r1, r3
 8001c28:	7abb      	ldrb	r3, [r7, #10]
 8001c2a:	f107 000c 	add.w	r0, r7, #12
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	460b      	mov	r3, r1
 8001c32:	491e      	ldr	r1, [pc, #120]	@ (8001cac <display_StatusPage+0x57c>)
 8001c34:	f010 fec6 	bl	80129c4 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c38:	4b15      	ldr	r3, [pc, #84]	@ (8001c90 <display_StatusPage+0x560>)
 8001c3a:	f107 000c 	add.w	r0, r7, #12
 8001c3e:	2201      	movs	r2, #1
 8001c40:	9200      	str	r2, [sp, #0]
 8001c42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c44:	f000 fbee 	bl	8002424 <ssd1306_WriteString>
			break;
 8001c48:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001c4a:	2138      	movs	r1, #56	@ 0x38
 8001c4c:	206e      	movs	r0, #110	@ 0x6e
 8001c4e:	f000 fc0f 	bl	8002470 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001c52:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <display_StatusPage+0x580>)
 8001c54:	881b      	ldrh	r3, [r3, #0]
 8001c56:	461a      	mov	r2, r3
 8001c58:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <display_StatusPage+0x584>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	f107 000c 	add.w	r0, r7, #12
 8001c60:	4915      	ldr	r1, [pc, #84]	@ (8001cb8 <display_StatusPage+0x588>)
 8001c62:	f010 feaf 	bl	80129c4 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001c66:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <display_StatusPage+0x560>)
 8001c68:	f107 000c 	add.w	r0, r7, #12
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	9200      	str	r2, [sp, #0]
 8001c70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c72:	f000 fbd7 	bl	8002424 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001c76:	f000 fac7 	bl	8002208 <ssd1306_UpdateScreen>
}
 8001c7a:	bf00      	nop
 8001c7c:	3730      	adds	r7, #48	@ 0x30
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	08016914 	.word	0x08016914
 8001c88:	08014ce0 	.word	0x08014ce0
 8001c8c:	08014cec 	.word	0x08014cec
 8001c90:	080168fc 	.word	0x080168fc
 8001c94:	08014cf4 	.word	0x08014cf4
 8001c98:	08014cfc 	.word	0x08014cfc
 8001c9c:	08014d08 	.word	0x08014d08
 8001ca0:	08014d10 	.word	0x08014d10
 8001ca4:	08014d18 	.word	0x08014d18
 8001ca8:	08014d1c 	.word	0x08014d1c
 8001cac:	08014d2c 	.word	0x08014d2c
 8001cb0:	20000646 	.word	0x20000646
 8001cb4:	20000000 	.word	0x20000000
 8001cb8:	08014d40 	.word	0x08014d40

08001cbc <display_BtnPress>:

void display_BtnPress() {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cc2:	881a      	ldrh	r2, [r3, #0]
 8001cc4:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <display_BtnPress+0x30>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d103      	bne.n	8001cd4 <display_BtnPress+0x18>
		currentPage = 0;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	801a      	strh	r2, [r3, #0]
 8001cd2:	e005      	b.n	8001ce0 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001cd4:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4b02      	ldr	r3, [pc, #8]	@ (8001ce8 <display_BtnPress+0x2c>)
 8001cde:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001ce0:	f7ff fd26 	bl	8001730 <display_StatusPage>
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000646 	.word	0x20000646
 8001cec:	20000000 	.word	0x20000000

08001cf0 <display_setPage>:

void display_setPage(uint16_t page) {
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001cfa:	4b07      	ldr	r3, [pc, #28]	@ (8001d18 <display_setPage+0x28>)
 8001cfc:	881b      	ldrh	r3, [r3, #0]
 8001cfe:	88fa      	ldrh	r2, [r7, #6]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d803      	bhi.n	8001d0c <display_setPage+0x1c>
	currentPage = page;
 8001d04:	4a05      	ldr	r2, [pc, #20]	@ (8001d1c <display_setPage+0x2c>)
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	8013      	strh	r3, [r2, #0]
 8001d0a:	e000      	b.n	8001d0e <display_setPage+0x1e>
	if (page > endPage) return;
 8001d0c:	bf00      	nop
}
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	20000646 	.word	0x20000646

08001d20 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	80fb      	strh	r3, [r7, #6]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001d30:	e04d      	b.n	8001dce <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001d32:	88fb      	ldrh	r3, [r7, #6]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	f003 031f 	and.w	r3, r3, #31
 8001d3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001d3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001d42:	f1c3 0320 	rsb	r3, r3, #32
 8001d46:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001d4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	88ba      	ldrh	r2, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d202      	bcs.n	8001d5c <EEPROM_Write+0x3c>
 8001d56:	88bb      	ldrh	r3, [r7, #4]
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	e001      	b.n	8001d60 <EEPROM_Write+0x40>
 8001d5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001d60:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	0a1b      	lsrs	r3, r3, #8
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001d6e:	88fb      	ldrh	r3, [r7, #6]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001d74:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001d78:	f107 0308 	add.w	r3, r7, #8
 8001d7c:	3302      	adds	r3, #2
 8001d7e:	6839      	ldr	r1, [r7, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f010 ff1e 	bl	8012bc2 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001d86:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	3302      	adds	r3, #2
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	f107 0308 	add.w	r3, r7, #8
 8001d94:	4619      	mov	r1, r3
 8001d96:	20ae      	movs	r0, #174	@ 0xae
 8001d98:	f000 f888 	bl	8001eac <I2C_Transmit>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <EEPROM_Write+0x86>
			return false;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e017      	b.n	8001dd6 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001da6:	2005      	movs	r0, #5
 8001da8:	f004 f972 	bl	8006090 <HAL_Delay>

		memAddr += writeLen;
 8001dac:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	4413      	add	r3, r2
 8001db6:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001db8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001dbc:	683a      	ldr	r2, [r7, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001dc2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	88ba      	ldrh	r2, [r7, #4]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001dce:	88bb      	ldrh	r3, [r7, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d1ae      	bne.n	8001d32 <EEPROM_Write+0x12>
	}

	return true;
 8001dd4:	2301      	movs	r3, #1
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3730      	adds	r7, #48	@ 0x30
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b084      	sub	sp, #16
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	6039      	str	r1, [r7, #0]
 8001de8:	80fb      	strh	r3, [r7, #6]
 8001dea:	4613      	mov	r3, r2
 8001dec:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	0a1b      	lsrs	r3, r3, #8
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	733b      	strb	r3, [r7, #12]
 8001df8:	88fb      	ldrh	r3, [r7, #6]
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	2202      	movs	r2, #2
 8001e04:	4619      	mov	r1, r3
 8001e06:	20ae      	movs	r0, #174	@ 0xae
 8001e08:	f000 f850 	bl	8001eac <I2C_Transmit>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <EEPROM_Read+0x38>
		return false;
 8001e12:	2300      	movs	r3, #0
 8001e14:	e00b      	b.n	8001e2e <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8001e16:	88bb      	ldrh	r3, [r7, #4]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	6839      	ldr	r1, [r7, #0]
 8001e1c:	20af      	movs	r0, #175	@ 0xaf
 8001e1e:	f000 f85f 	bl	8001ee0 <I2C_Receive>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <EEPROM_Read+0x4e>
		return false;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e000      	b.n	8001e2e <EEPROM_Read+0x50>
	}

	return true;
 8001e2c:	2301      	movs	r3, #1
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	6039      	str	r1, [r7, #0]
 8001e40:	80fb      	strh	r3, [r7, #6]
 8001e42:	4613      	mov	r3, r2
 8001e44:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 8001e46:	88bb      	ldrh	r3, [r7, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d101      	bne.n	8001e50 <EEPROM_WriteBlock+0x1a>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e006      	b.n	8001e5e <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8001e50:	88ba      	ldrh	r2, [r7, #4]
 8001e52:	88fb      	ldrh	r3, [r7, #6]
 8001e54:	6839      	ldr	r1, [r7, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff ff62 	bl	8001d20 <EEPROM_Write>
 8001e5c:	4603      	mov	r3, r0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	6039      	str	r1, [r7, #0]
 8001e70:	80fb      	strh	r3, [r7, #6]
 8001e72:	4613      	mov	r3, r2
 8001e74:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 8001e76:	88ba      	ldrh	r2, [r7, #4]
 8001e78:	88fb      	ldrh	r3, [r7, #6]
 8001e7a:	6839      	ldr	r1, [r7, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ffae 	bl	8001dde <EEPROM_Read>
 8001e82:	4603      	mov	r3, r0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8001e94:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <I2C_Setup+0x1c>)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6013      	str	r3, [r2, #0]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	20000648 	.word	0x20000648

08001eac <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	6039      	str	r1, [r7, #0]
 8001eb6:	80fb      	strh	r3, [r7, #6]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001ebc:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <I2C_Transmit+0x30>)
 8001ebe:	6818      	ldr	r0, [r3, #0]
 8001ec0:	88bb      	ldrh	r3, [r7, #4]
 8001ec2:	88f9      	ldrh	r1, [r7, #6]
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec8:	9200      	str	r2, [sp, #0]
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	f006 fe38 	bl	8008b40 <HAL_I2C_Master_Transmit>
 8001ed0:	4603      	mov	r3, r0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	20000648 	.word	0x20000648

08001ee0 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af02      	add	r7, sp, #8
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	6039      	str	r1, [r7, #0]
 8001eea:	80fb      	strh	r3, [r7, #6]
 8001eec:	4613      	mov	r3, r2
 8001eee:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001ef0:	4b07      	ldr	r3, [pc, #28]	@ (8001f10 <I2C_Receive+0x30>)
 8001ef2:	6818      	ldr	r0, [r3, #0]
 8001ef4:	88bb      	ldrh	r3, [r7, #4]
 8001ef6:	88f9      	ldrh	r1, [r7, #6]
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8001efc:	9200      	str	r2, [sp, #0]
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	f006 ff36 	bl	8008d70 <HAL_I2C_Master_Receive>
 8001f04:	4603      	mov	r3, r0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000648 	.word	0x20000648

08001f14 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	4608      	mov	r0, r1
 8001f1e:	4611      	mov	r1, r2
 8001f20:	461a      	mov	r2, r3
 8001f22:	4603      	mov	r3, r0
 8001f24:	817b      	strh	r3, [r7, #10]
 8001f26:	460b      	mov	r3, r1
 8001f28:	727b      	strb	r3, [r7, #9]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001f2e:	897b      	ldrh	r3, [r7, #10]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	f107 0109 	add.w	r1, r7, #9
 8001f38:	2201      	movs	r2, #1
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff ffb6 	bl	8001eac <I2C_Transmit>
 8001f40:	4603      	mov	r3, r0
 8001f42:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 8001f44:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	b21b      	sxth	r3, r3
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	88fa      	ldrh	r2, [r7, #6]
 8001f56:	68f9      	ldr	r1, [r7, #12]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff ffc1 	bl	8001ee0 <I2C_Receive>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b084      	sub	sp, #16
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	4603      	mov	r3, r0
 8001f72:	460a      	mov	r2, r1
 8001f74:	71fb      	strb	r3, [r7, #7]
 8001f76:	4613      	mov	r3, r2
 8001f78:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001f7e:	88bb      	ldrh	r3, [r7, #4]
 8001f80:	0a1b      	lsrs	r3, r3, #8
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001f88:	88bb      	ldrh	r3, [r7, #4]
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001f8e:	f107 030c 	add.w	r3, r7, #12
 8001f92:	2203      	movs	r2, #3
 8001f94:	4619      	mov	r1, r3
 8001f96:	2080      	movs	r0, #128	@ 0x80
 8001f98:	f7ff ff88 	bl	8001eac <I2C_Transmit>
}
 8001f9c:	bf00      	nop
 8001f9e:	3710      	adds	r7, #16
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8001fae:	79fa      	ldrb	r2, [r7, #7]
 8001fb0:	f107 000c 	add.w	r0, r7, #12
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	2140      	movs	r1, #64	@ 0x40
 8001fb8:	f7ff ffac 	bl	8001f14 <I2C_Read>
    return (data[0] << 8) | data[1];
 8001fbc:	7b3b      	ldrb	r3, [r7, #12]
 8001fbe:	b21b      	sxth	r3, r3
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	b21a      	sxth	r2, r3
 8001fc4:	7b7b      	ldrb	r3, [r7, #13]
 8001fc6:	b21b      	sxth	r3, r3
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	b21b      	sxth	r3, r3
 8001fcc:	b29b      	uxth	r3, r3
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8001fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800200c <INA226_Init+0x34>)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	2354      	movs	r3, #84	@ 0x54
 8001fea:	461a      	mov	r2, r3
 8001fec:	f010 fde9 	bl	8012bc2 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8001ff0:	f244 1127 	movw	r1, #16679	@ 0x4127
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f7ff ffb8 	bl	8001f6a <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001ffa:	f240 1155 	movw	r1, #341	@ 0x155
 8001ffe:	2005      	movs	r0, #5
 8002000:	f7ff ffb3 	bl	8001f6a <INA226_WriteRegister>
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	2000064c 	.word	0x2000064c

08002010 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8002018:	2002      	movs	r0, #2
 800201a:	f7ff ffc3 	bl	8001fa4 <INA226_ReadRegister>
 800201e:	4603      	mov	r3, r0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 800202c:	2000      	movs	r0, #0
 800202e:	f7ff ffef 	bl	8002010 <INA226_ReadBusVoltageRaw>
 8002032:	4603      	mov	r3, r0
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800203c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800204c <INA226_ReadBusVoltage+0x24>
 8002040:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002044:	eeb0 0a67 	vmov.f32	s0, s15
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	3aa3d70a 	.word	0x3aa3d70a

08002050 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002058:	2004      	movs	r0, #4
 800205a:	f7ff ffa3 	bl	8001fa4 <INA226_ReadRegister>
 800205e:	4603      	mov	r3, r0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 800206c:	2000      	movs	r0, #0
 800206e:	f7ff ffef 	bl	8002050 <INA226_ReadCurrentRaw>
 8002072:	4603      	mov	r3, r0
 8002074:	ee07 3a90 	vmov	s15, r3
 8002078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800207c:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 800208c <INA226_ReadCurrent+0x24>
 8002080:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002084:	eeb0 0a67 	vmov.f32	s0, s15
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	391d4952 	.word	0x391d4952

08002090 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af04      	add	r7, sp, #16
 80020a6:	4603      	mov	r3, r0
 80020a8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80020aa:	f04f 33ff 	mov.w	r3, #4294967295
 80020ae:	9302      	str	r3, [sp, #8]
 80020b0:	2301      	movs	r3, #1
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	1dfb      	adds	r3, r7, #7
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	2301      	movs	r3, #1
 80020ba:	2200      	movs	r2, #0
 80020bc:	2178      	movs	r1, #120	@ 0x78
 80020be:	4803      	ldr	r0, [pc, #12]	@ (80020cc <ssd1306_WriteCommand+0x2c>)
 80020c0:	f006 ff4c 	bl	8008f5c <HAL_I2C_Mem_Write>
}
 80020c4:	bf00      	nop
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	200010e0 	.word	0x200010e0

080020d0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af04      	add	r7, sp, #16
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	b29b      	uxth	r3, r3
 80020de:	f04f 32ff 	mov.w	r2, #4294967295
 80020e2:	9202      	str	r2, [sp, #8]
 80020e4:	9301      	str	r3, [sp, #4]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	2301      	movs	r3, #1
 80020ec:	2240      	movs	r2, #64	@ 0x40
 80020ee:	2178      	movs	r1, #120	@ 0x78
 80020f0:	4803      	ldr	r0, [pc, #12]	@ (8002100 <ssd1306_WriteData+0x30>)
 80020f2:	f006 ff33 	bl	8008f5c <HAL_I2C_Mem_Write>
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	200010e0 	.word	0x200010e0

08002104 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002108:	f7ff ffc2 	bl	8002090 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800210c:	2064      	movs	r0, #100	@ 0x64
 800210e:	f003 ffbf 	bl	8006090 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002112:	2000      	movs	r0, #0
 8002114:	f000 f9d8 	bl	80024c8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002118:	2020      	movs	r0, #32
 800211a:	f7ff ffc1 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800211e:	2000      	movs	r0, #0
 8002120:	f7ff ffbe 	bl	80020a0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002124:	20b0      	movs	r0, #176	@ 0xb0
 8002126:	f7ff ffbb 	bl	80020a0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800212a:	20c8      	movs	r0, #200	@ 0xc8
 800212c:	f7ff ffb8 	bl	80020a0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002130:	2000      	movs	r0, #0
 8002132:	f7ff ffb5 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002136:	2010      	movs	r0, #16
 8002138:	f7ff ffb2 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800213c:	2040      	movs	r0, #64	@ 0x40
 800213e:	f7ff ffaf 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002142:	20ff      	movs	r0, #255	@ 0xff
 8002144:	f000 f9ac 	bl	80024a0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002148:	20a1      	movs	r0, #161	@ 0xa1
 800214a:	f7ff ffa9 	bl	80020a0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800214e:	20a6      	movs	r0, #166	@ 0xa6
 8002150:	f7ff ffa6 	bl	80020a0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002154:	20a8      	movs	r0, #168	@ 0xa8
 8002156:	f7ff ffa3 	bl	80020a0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800215a:	203f      	movs	r0, #63	@ 0x3f
 800215c:	f7ff ffa0 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002160:	20a4      	movs	r0, #164	@ 0xa4
 8002162:	f7ff ff9d 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002166:	20d3      	movs	r0, #211	@ 0xd3
 8002168:	f7ff ff9a 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800216c:	2000      	movs	r0, #0
 800216e:	f7ff ff97 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002172:	20d5      	movs	r0, #213	@ 0xd5
 8002174:	f7ff ff94 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002178:	20f0      	movs	r0, #240	@ 0xf0
 800217a:	f7ff ff91 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800217e:	20d9      	movs	r0, #217	@ 0xd9
 8002180:	f7ff ff8e 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002184:	2022      	movs	r0, #34	@ 0x22
 8002186:	f7ff ff8b 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800218a:	20da      	movs	r0, #218	@ 0xda
 800218c:	f7ff ff88 	bl	80020a0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002190:	2012      	movs	r0, #18
 8002192:	f7ff ff85 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002196:	20db      	movs	r0, #219	@ 0xdb
 8002198:	f7ff ff82 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800219c:	2020      	movs	r0, #32
 800219e:	f7ff ff7f 	bl	80020a0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80021a2:	208d      	movs	r0, #141	@ 0x8d
 80021a4:	f7ff ff7c 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80021a8:	2014      	movs	r0, #20
 80021aa:	f7ff ff79 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80021ae:	2001      	movs	r0, #1
 80021b0:	f000 f98a 	bl	80024c8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80021b4:	2000      	movs	r0, #0
 80021b6:	f000 f80f 	bl	80021d8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80021ba:	f000 f825 	bl	8002208 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80021be:	4b05      	ldr	r3, [pc, #20]	@ (80021d4 <ssd1306_Init+0xd0>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80021c4:	4b03      	ldr	r3, [pc, #12]	@ (80021d4 <ssd1306_Init+0xd0>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80021ca:	4b02      	ldr	r3, [pc, #8]	@ (80021d4 <ssd1306_Init+0xd0>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	711a      	strb	r2, [r3, #4]
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20000aa0 	.word	0x20000aa0

080021d8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <ssd1306_Fill+0x14>
 80021e8:	2300      	movs	r3, #0
 80021ea:	e000      	b.n	80021ee <ssd1306_Fill+0x16>
 80021ec:	23ff      	movs	r3, #255	@ 0xff
 80021ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021f2:	4619      	mov	r1, r3
 80021f4:	4803      	ldr	r0, [pc, #12]	@ (8002204 <ssd1306_Fill+0x2c>)
 80021f6:	f010 fc64 	bl	8012ac2 <memset>
}
 80021fa:	bf00      	nop
 80021fc:	3708      	adds	r7, #8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200006a0 	.word	0x200006a0

08002208 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800220e:	2300      	movs	r3, #0
 8002210:	71fb      	strb	r3, [r7, #7]
 8002212:	e016      	b.n	8002242 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	3b50      	subs	r3, #80	@ 0x50
 8002218:	b2db      	uxtb	r3, r3
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff ff40 	bl	80020a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002220:	2000      	movs	r0, #0
 8002222:	f7ff ff3d 	bl	80020a0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002226:	2010      	movs	r0, #16
 8002228:	f7ff ff3a 	bl	80020a0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	01db      	lsls	r3, r3, #7
 8002230:	4a08      	ldr	r2, [pc, #32]	@ (8002254 <ssd1306_UpdateScreen+0x4c>)
 8002232:	4413      	add	r3, r2
 8002234:	2180      	movs	r1, #128	@ 0x80
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff4a 	bl	80020d0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	3301      	adds	r3, #1
 8002240:	71fb      	strb	r3, [r7, #7]
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	2b07      	cmp	r3, #7
 8002246:	d9e5      	bls.n	8002214 <ssd1306_UpdateScreen+0xc>
    }
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200006a0 	.word	0x200006a0

08002258 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
 8002262:	460b      	mov	r3, r1
 8002264:	71bb      	strb	r3, [r7, #6]
 8002266:	4613      	mov	r3, r2
 8002268:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	2b00      	cmp	r3, #0
 8002270:	db3d      	blt.n	80022ee <ssd1306_DrawPixel+0x96>
 8002272:	79bb      	ldrb	r3, [r7, #6]
 8002274:	2b3f      	cmp	r3, #63	@ 0x3f
 8002276:	d83a      	bhi.n	80022ee <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002278:	797b      	ldrb	r3, [r7, #5]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d11a      	bne.n	80022b4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800227e:	79fa      	ldrb	r2, [r7, #7]
 8002280:	79bb      	ldrb	r3, [r7, #6]
 8002282:	08db      	lsrs	r3, r3, #3
 8002284:	b2d8      	uxtb	r0, r3
 8002286:	4603      	mov	r3, r0
 8002288:	01db      	lsls	r3, r3, #7
 800228a:	4413      	add	r3, r2
 800228c:	4a1b      	ldr	r2, [pc, #108]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 800228e:	5cd3      	ldrb	r3, [r2, r3]
 8002290:	b25a      	sxtb	r2, r3
 8002292:	79bb      	ldrb	r3, [r7, #6]
 8002294:	f003 0307 	and.w	r3, r3, #7
 8002298:	2101      	movs	r1, #1
 800229a:	fa01 f303 	lsl.w	r3, r1, r3
 800229e:	b25b      	sxtb	r3, r3
 80022a0:	4313      	orrs	r3, r2
 80022a2:	b259      	sxtb	r1, r3
 80022a4:	79fa      	ldrb	r2, [r7, #7]
 80022a6:	4603      	mov	r3, r0
 80022a8:	01db      	lsls	r3, r3, #7
 80022aa:	4413      	add	r3, r2
 80022ac:	b2c9      	uxtb	r1, r1
 80022ae:	4a13      	ldr	r2, [pc, #76]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 80022b0:	54d1      	strb	r1, [r2, r3]
 80022b2:	e01d      	b.n	80022f0 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80022b4:	79fa      	ldrb	r2, [r7, #7]
 80022b6:	79bb      	ldrb	r3, [r7, #6]
 80022b8:	08db      	lsrs	r3, r3, #3
 80022ba:	b2d8      	uxtb	r0, r3
 80022bc:	4603      	mov	r3, r0
 80022be:	01db      	lsls	r3, r3, #7
 80022c0:	4413      	add	r3, r2
 80022c2:	4a0e      	ldr	r2, [pc, #56]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 80022c4:	5cd3      	ldrb	r3, [r2, r3]
 80022c6:	b25a      	sxtb	r2, r3
 80022c8:	79bb      	ldrb	r3, [r7, #6]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	2101      	movs	r1, #1
 80022d0:	fa01 f303 	lsl.w	r3, r1, r3
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	b25b      	sxtb	r3, r3
 80022da:	4013      	ands	r3, r2
 80022dc:	b259      	sxtb	r1, r3
 80022de:	79fa      	ldrb	r2, [r7, #7]
 80022e0:	4603      	mov	r3, r0
 80022e2:	01db      	lsls	r3, r3, #7
 80022e4:	4413      	add	r3, r2
 80022e6:	b2c9      	uxtb	r1, r1
 80022e8:	4a04      	ldr	r2, [pc, #16]	@ (80022fc <ssd1306_DrawPixel+0xa4>)
 80022ea:	54d1      	strb	r1, [r2, r3]
 80022ec:	e000      	b.n	80022f0 <ssd1306_DrawPixel+0x98>
        return;
 80022ee:	bf00      	nop
    }
}
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	200006a0 	.word	0x200006a0

08002300 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b089      	sub	sp, #36	@ 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	4604      	mov	r4, r0
 8002308:	4638      	mov	r0, r7
 800230a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800230e:	4623      	mov	r3, r4
 8002310:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	2b1f      	cmp	r3, #31
 8002316:	d902      	bls.n	800231e <ssd1306_WriteChar+0x1e>
 8002318:	7bfb      	ldrb	r3, [r7, #15]
 800231a:	2b7e      	cmp	r3, #126	@ 0x7e
 800231c:	d901      	bls.n	8002322 <ssd1306_WriteChar+0x22>
        return 0;
 800231e:	2300      	movs	r3, #0
 8002320:	e079      	b.n	8002416 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <ssd1306_WriteChar+0x34>
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	3b20      	subs	r3, #32
 800232e:	4413      	add	r3, r2
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	e000      	b.n	8002336 <ssd1306_WriteChar+0x36>
 8002334:	783b      	ldrb	r3, [r7, #0]
 8002336:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002338:	4b39      	ldr	r3, [pc, #228]	@ (8002420 <ssd1306_WriteChar+0x120>)
 800233a:	881b      	ldrh	r3, [r3, #0]
 800233c:	461a      	mov	r2, r3
 800233e:	7dfb      	ldrb	r3, [r7, #23]
 8002340:	4413      	add	r3, r2
 8002342:	2b80      	cmp	r3, #128	@ 0x80
 8002344:	dc06      	bgt.n	8002354 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002346:	4b36      	ldr	r3, [pc, #216]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002348:	885b      	ldrh	r3, [r3, #2]
 800234a:	461a      	mov	r2, r3
 800234c:	787b      	ldrb	r3, [r7, #1]
 800234e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002350:	2b40      	cmp	r3, #64	@ 0x40
 8002352:	dd01      	ble.n	8002358 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002354:	2300      	movs	r3, #0
 8002356:	e05e      	b.n	8002416 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002358:	2300      	movs	r3, #0
 800235a:	61fb      	str	r3, [r7, #28]
 800235c:	e04d      	b.n	80023fa <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	3b20      	subs	r3, #32
 8002364:	7879      	ldrb	r1, [r7, #1]
 8002366:	fb01 f303 	mul.w	r3, r1, r3
 800236a:	4619      	mov	r1, r3
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	440b      	add	r3, r1
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	4413      	add	r3, r2
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002378:	2300      	movs	r3, #0
 800237a:	61bb      	str	r3, [r7, #24]
 800237c:	e036      	b.n	80023ec <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d013      	beq.n	80023b6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800238e:	4b24      	ldr	r3, [pc, #144]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	b2da      	uxtb	r2, r3
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	4413      	add	r3, r2
 800239a:	b2d8      	uxtb	r0, r3
 800239c:	4b20      	ldr	r3, [pc, #128]	@ (8002420 <ssd1306_WriteChar+0x120>)
 800239e:	885b      	ldrh	r3, [r3, #2]
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	4413      	add	r3, r2
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80023ae:	4619      	mov	r1, r3
 80023b0:	f7ff ff52 	bl	8002258 <ssd1306_DrawPixel>
 80023b4:	e017      	b.n	80023e6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80023b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002420 <ssd1306_WriteChar+0x120>)
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	4413      	add	r3, r2
 80023c2:	b2d8      	uxtb	r0, r3
 80023c4:	4b16      	ldr	r3, [pc, #88]	@ (8002420 <ssd1306_WriteChar+0x120>)
 80023c6:	885b      	ldrh	r3, [r3, #2]
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	b2d9      	uxtb	r1, r3
 80023d2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	bf0c      	ite	eq
 80023da:	2301      	moveq	r3, #1
 80023dc:	2300      	movne	r3, #0
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	461a      	mov	r2, r3
 80023e2:	f7ff ff39 	bl	8002258 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	3301      	adds	r3, #1
 80023ea:	61bb      	str	r3, [r7, #24]
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d3c4      	bcc.n	800237e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	3301      	adds	r3, #1
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	787b      	ldrb	r3, [r7, #1]
 80023fc:	461a      	mov	r2, r3
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	4293      	cmp	r3, r2
 8002402:	d3ac      	bcc.n	800235e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8002404:	4b06      	ldr	r3, [pc, #24]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002406:	881a      	ldrh	r2, [r3, #0]
 8002408:	7dfb      	ldrb	r3, [r7, #23]
 800240a:	b29b      	uxth	r3, r3
 800240c:	4413      	add	r3, r2
 800240e:	b29a      	uxth	r2, r3
 8002410:	4b03      	ldr	r3, [pc, #12]	@ (8002420 <ssd1306_WriteChar+0x120>)
 8002412:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002414:	7bfb      	ldrb	r3, [r7, #15]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3724      	adds	r7, #36	@ 0x24
 800241a:	46bd      	mov	sp, r7
 800241c:	bd90      	pop	{r4, r7, pc}
 800241e:	bf00      	nop
 8002420:	20000aa0 	.word	0x20000aa0

08002424 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af02      	add	r7, sp, #8
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	4638      	mov	r0, r7
 800242e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002432:	e013      	b.n	800245c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	7818      	ldrb	r0, [r3, #0]
 8002438:	7e3b      	ldrb	r3, [r7, #24]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	463b      	mov	r3, r7
 800243e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002440:	f7ff ff5e 	bl	8002300 <ssd1306_WriteChar>
 8002444:	4603      	mov	r3, r0
 8002446:	461a      	mov	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	429a      	cmp	r2, r3
 800244e:	d002      	beq.n	8002456 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	e008      	b.n	8002468 <ssd1306_WriteString+0x44>
        }
        str++;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	3301      	adds	r3, #1
 800245a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1e7      	bne.n	8002434 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	781b      	ldrb	r3, [r3, #0]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	460a      	mov	r2, r1
 800247a:	71fb      	strb	r3, [r7, #7]
 800247c:	4613      	mov	r3, r2
 800247e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	b29a      	uxth	r2, r3
 8002484:	4b05      	ldr	r3, [pc, #20]	@ (800249c <ssd1306_SetCursor+0x2c>)
 8002486:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002488:	79bb      	ldrb	r3, [r7, #6]
 800248a:	b29a      	uxth	r2, r3
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <ssd1306_SetCursor+0x2c>)
 800248e:	805a      	strh	r2, [r3, #2]
}
 8002490:	bf00      	nop
 8002492:	370c      	adds	r7, #12
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	20000aa0 	.word	0x20000aa0

080024a0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80024aa:	2381      	movs	r3, #129	@ 0x81
 80024ac:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80024ae:	7bfb      	ldrb	r3, [r7, #15]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fdf5 	bl	80020a0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fdf1 	bl	80020a0 <ssd1306_WriteCommand>
}
 80024be:	bf00      	nop
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d005      	beq.n	80024e4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80024d8:	23af      	movs	r3, #175	@ 0xaf
 80024da:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80024dc:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <ssd1306_SetDisplayOn+0x38>)
 80024de:	2201      	movs	r2, #1
 80024e0:	715a      	strb	r2, [r3, #5]
 80024e2:	e004      	b.n	80024ee <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80024e4:	23ae      	movs	r3, #174	@ 0xae
 80024e6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80024e8:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <ssd1306_SetDisplayOn+0x38>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fdd5 	bl	80020a0 <ssd1306_WriteCommand>
}
 80024f6:	bf00      	nop
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000aa0 	.word	0x20000aa0

08002504 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 800250e:	4b23      	ldr	r3, [pc, #140]	@ (800259c <io_coil_add_channel+0x98>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	2b20      	cmp	r3, #32
 8002514:	d101      	bne.n	800251a <io_coil_add_channel+0x16>
		return false;
 8002516:	2300      	movs	r3, #0
 8002518:	e039      	b.n	800258e <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a20      	ldr	r2, [pc, #128]	@ (80025a0 <io_coil_add_channel+0x9c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d10b      	bne.n	800253a <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 8002522:	4b20      	ldr	r3, [pc, #128]	@ (80025a4 <io_coil_add_channel+0xa0>)
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	2b03      	cmp	r3, #3
 8002528:	d901      	bls.n	800252e <io_coil_add_channel+0x2a>
			return false;
 800252a:	2300      	movs	r3, #0
 800252c:	e02f      	b.n	800258e <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 800252e:	4b1d      	ldr	r3, [pc, #116]	@ (80025a4 <io_coil_add_channel+0xa0>)
 8002530:	881b      	ldrh	r3, [r3, #0]
 8002532:	3301      	adds	r3, #1
 8002534:	b29a      	uxth	r2, r3
 8002536:	4b1b      	ldr	r3, [pc, #108]	@ (80025a4 <io_coil_add_channel+0xa0>)
 8002538:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 800253a:	4b18      	ldr	r3, [pc, #96]	@ (800259c <io_coil_add_channel+0x98>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	4619      	mov	r1, r3
 8002540:	4a19      	ldr	r2, [pc, #100]	@ (80025a8 <io_coil_add_channel+0xa4>)
 8002542:	460b      	mov	r3, r1
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	440b      	add	r3, r1
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002550:	4b12      	ldr	r3, [pc, #72]	@ (800259c <io_coil_add_channel+0x98>)
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	4a14      	ldr	r2, [pc, #80]	@ (80025a8 <io_coil_add_channel+0xa4>)
 8002558:	460b      	mov	r3, r1
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	440b      	add	r3, r1
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	3304      	adds	r3, #4
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <io_coil_add_channel+0x98>)
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	4a0e      	ldr	r2, [pc, #56]	@ (80025a8 <io_coil_add_channel+0xa4>)
 8002570:	460b      	mov	r3, r1
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	440b      	add	r3, r1
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	3308      	adds	r3, #8
 800257c:	2200      	movs	r2, #0
 800257e:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <io_coil_add_channel+0x98>)
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	4b04      	ldr	r3, [pc, #16]	@ (800259c <io_coil_add_channel+0x98>)
 800258a:	801a      	strh	r2, [r3, #0]
	return true;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	20000c28 	.word	0x20000c28
 80025a0:	0800266d 	.word	0x0800266d
 80025a4:	20000c2a 	.word	0x20000c2a
 80025a8:	20000aa8 	.word	0x20000aa8

080025ac <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 80025b6:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <io_coil_read+0x38>)
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	88fa      	ldrh	r2, [r7, #6]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d209      	bcs.n	80025d4 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 80025c0:	88fa      	ldrh	r2, [r7, #6]
 80025c2:	4909      	ldr	r1, [pc, #36]	@ (80025e8 <io_coil_read+0x3c>)
 80025c4:	4613      	mov	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	4413      	add	r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	440b      	add	r3, r1
 80025ce:	3308      	adds	r3, #8
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	e000      	b.n	80025d6 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	20000c28 	.word	0x20000c28
 80025e8:	20000aa8 	.word	0x20000aa8

080025ec <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 80025ec:	b590      	push	{r4, r7, lr}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	460a      	mov	r2, r1
 80025f6:	80fb      	strh	r3, [r7, #6]
 80025f8:	4613      	mov	r3, r2
 80025fa:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 80025fc:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <io_coil_write+0x78>)
 80025fe:	881b      	ldrh	r3, [r3, #0]
 8002600:	88fa      	ldrh	r2, [r7, #6]
 8002602:	429a      	cmp	r2, r3
 8002604:	d229      	bcs.n	800265a <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002606:	88fa      	ldrh	r2, [r7, #6]
 8002608:	4917      	ldr	r1, [pc, #92]	@ (8002668 <io_coil_write+0x7c>)
 800260a:	4613      	mov	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4413      	add	r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	440b      	add	r3, r1
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d015      	beq.n	8002646 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	4912      	ldr	r1, [pc, #72]	@ (8002668 <io_coil_write+0x7c>)
 800261e:	4613      	mov	r3, r2
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4413      	add	r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	440b      	add	r3, r1
 8002628:	681c      	ldr	r4, [r3, #0]
 800262a:	88fa      	ldrh	r2, [r7, #6]
 800262c:	490e      	ldr	r1, [pc, #56]	@ (8002668 <io_coil_write+0x7c>)
 800262e:	4613      	mov	r3, r2
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4413      	add	r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	3304      	adds	r3, #4
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	797a      	ldrb	r2, [r7, #5]
 800263e:	b292      	uxth	r2, r2
 8002640:	4611      	mov	r1, r2
 8002642:	4618      	mov	r0, r3
 8002644:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002646:	88fa      	ldrh	r2, [r7, #6]
 8002648:	4907      	ldr	r1, [pc, #28]	@ (8002668 <io_coil_write+0x7c>)
 800264a:	4613      	mov	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4413      	add	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	440b      	add	r3, r1
 8002654:	3308      	adds	r3, #8
 8002656:	797a      	ldrb	r2, [r7, #5]
 8002658:	701a      	strb	r2, [r3, #0]
	}
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	bd90      	pop	{r4, r7, pc}
 8002662:	bf00      	nop
 8002664:	20000c28 	.word	0x20000c28
 8002668:	20000aa8 	.word	0x20000aa8

0800266c <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6818      	ldr	r0, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	889b      	ldrh	r3, [r3, #4]
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	4619      	mov	r1, r3
 8002688:	f006 f9a6 	bl	80089d8 <HAL_GPIO_WritePin>
}
 800268c:	bf00      	nop
 800268e:	3710      	adds	r7, #16
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}

08002694 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a13      	ldr	r2, [pc, #76]	@ (80026f0 <io_discrete_in_add_channel+0x5c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d109      	bne.n	80026ba <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 80026a6:	4b13      	ldr	r3, [pc, #76]	@ (80026f4 <io_discrete_in_add_channel+0x60>)
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	2b03      	cmp	r3, #3
 80026ac:	d81a      	bhi.n	80026e4 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 80026ae:	4b11      	ldr	r3, [pc, #68]	@ (80026f4 <io_discrete_in_add_channel+0x60>)
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	3301      	adds	r3, #1
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	4b0f      	ldr	r3, [pc, #60]	@ (80026f4 <io_discrete_in_add_channel+0x60>)
 80026b8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 80026ba:	4b0f      	ldr	r3, [pc, #60]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	4619      	mov	r1, r3
 80026c0:	4a0e      	ldr	r2, [pc, #56]	@ (80026fc <io_discrete_in_add_channel+0x68>)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 80026c8:	4b0b      	ldr	r3, [pc, #44]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	4a0b      	ldr	r2, [pc, #44]	@ (80026fc <io_discrete_in_add_channel+0x68>)
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	4413      	add	r3, r2
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 80026d6:	4b08      	ldr	r3, [pc, #32]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	3301      	adds	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <io_discrete_in_add_channel+0x64>)
 80026e0:	801a      	strh	r2, [r3, #0]
 80026e2:	e000      	b.n	80026e6 <io_discrete_in_add_channel+0x52>
			return;
 80026e4:	bf00      	nop
}
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	08002741 	.word	0x08002741
 80026f4:	20000c4e 	.word	0x20000c4e
 80026f8:	20000c4c 	.word	0x20000c4c
 80026fc:	20000c2c 	.word	0x20000c2c

08002700 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	4603      	mov	r3, r0
 8002708:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 800270a:	4b0b      	ldr	r3, [pc, #44]	@ (8002738 <io_discrete_in_read+0x38>)
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	88fa      	ldrh	r2, [r7, #6]
 8002710:	429a      	cmp	r2, r3
 8002712:	d20c      	bcs.n	800272e <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	4a09      	ldr	r2, [pc, #36]	@ (800273c <io_discrete_in_read+0x3c>)
 8002718:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	4907      	ldr	r1, [pc, #28]	@ (800273c <io_discrete_in_read+0x3c>)
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	440b      	add	r3, r1
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	4618      	mov	r0, r3
 8002728:	4790      	blx	r2
 800272a:	4603      	mov	r3, r0
 800272c:	e000      	b.n	8002730 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000c4c 	.word	0x20000c4c
 800273c:	20000c2c 	.word	0x20000c2c

08002740 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	889b      	ldrh	r3, [r3, #4]
 8002754:	4619      	mov	r1, r3
 8002756:	4610      	mov	r0, r2
 8002758:	f006 f926 	bl	80089a8 <HAL_GPIO_ReadPin>
 800275c:	4603      	mov	r3, r0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002772:	4b23      	ldr	r3, [pc, #140]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	2b20      	cmp	r3, #32
 8002778:	d101      	bne.n	800277e <io_holding_reg_add_channel+0x16>
		return false;
 800277a:	2300      	movs	r3, #0
 800277c:	e039      	b.n	80027f2 <io_holding_reg_add_channel+0x8a>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a20      	ldr	r2, [pc, #128]	@ (8002804 <io_holding_reg_add_channel+0x9c>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d10b      	bne.n	800279e <io_holding_reg_add_channel+0x36>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002786:	4b20      	ldr	r3, [pc, #128]	@ (8002808 <io_holding_reg_add_channel+0xa0>)
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d901      	bls.n	8002792 <io_holding_reg_add_channel+0x2a>
			return false;
 800278e:	2300      	movs	r3, #0
 8002790:	e02f      	b.n	80027f2 <io_holding_reg_add_channel+0x8a>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002792:	4b1d      	ldr	r3, [pc, #116]	@ (8002808 <io_holding_reg_add_channel+0xa0>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	3301      	adds	r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	4b1b      	ldr	r3, [pc, #108]	@ (8002808 <io_holding_reg_add_channel+0xa0>)
 800279c:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 800279e:	4b18      	ldr	r3, [pc, #96]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	4619      	mov	r1, r3
 80027a4:	4a19      	ldr	r2, [pc, #100]	@ (800280c <io_holding_reg_add_channel+0xa4>)
 80027a6:	460b      	mov	r3, r1
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	440b      	add	r3, r1
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 80027b4:	4b12      	ldr	r3, [pc, #72]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	4619      	mov	r1, r3
 80027ba:	4a14      	ldr	r2, [pc, #80]	@ (800280c <io_holding_reg_add_channel+0xa4>)
 80027bc:	460b      	mov	r3, r1
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	440b      	add	r3, r1
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	3304      	adds	r3, #4
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 80027cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027ce:	881b      	ldrh	r3, [r3, #0]
 80027d0:	4619      	mov	r1, r3
 80027d2:	4a0e      	ldr	r2, [pc, #56]	@ (800280c <io_holding_reg_add_channel+0xa4>)
 80027d4:	460b      	mov	r3, r1
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	440b      	add	r3, r1
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	3308      	adds	r3, #8
 80027e0:	2200      	movs	r2, #0
 80027e2:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++; // increase overall channel count
 80027e4:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	3301      	adds	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	4b04      	ldr	r3, [pc, #16]	@ (8002800 <io_holding_reg_add_channel+0x98>)
 80027ee:	801a      	strh	r2, [r3, #0]
	return true;
 80027f0:	2301      	movs	r3, #1
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	20000dd0 	.word	0x20000dd0
 8002804:	080028cd 	.word	0x080028cd
 8002808:	20000dd2 	.word	0x20000dd2
 800280c:	20000c50 	.word	0x20000c50

08002810 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 800281a:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <io_holding_reg_read+0x38>)
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	88fa      	ldrh	r2, [r7, #6]
 8002820:	429a      	cmp	r2, r3
 8002822:	d209      	bcs.n	8002838 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002824:	88fa      	ldrh	r2, [r7, #6]
 8002826:	4909      	ldr	r1, [pc, #36]	@ (800284c <io_holding_reg_read+0x3c>)
 8002828:	4613      	mov	r3, r2
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	4413      	add	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	440b      	add	r3, r1
 8002832:	3308      	adds	r3, #8
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	e000      	b.n	800283a <io_holding_reg_read+0x2a>
	}
	return 0;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	20000dd0 	.word	0x20000dd0
 800284c:	20000c50 	.word	0x20000c50

08002850 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002850:	b590      	push	{r4, r7, lr}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	460a      	mov	r2, r1
 800285a:	80fb      	strh	r3, [r7, #6]
 800285c:	4613      	mov	r3, r2
 800285e:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002860:	4b18      	ldr	r3, [pc, #96]	@ (80028c4 <io_holding_reg_write+0x74>)
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	88fa      	ldrh	r2, [r7, #6]
 8002866:	429a      	cmp	r2, r3
 8002868:	d228      	bcs.n	80028bc <io_holding_reg_write+0x6c>
		if (io_holding_reg_channels[index].write_func) {
 800286a:	88fa      	ldrh	r2, [r7, #6]
 800286c:	4916      	ldr	r1, [pc, #88]	@ (80028c8 <io_holding_reg_write+0x78>)
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d014      	beq.n	80028a8 <io_holding_reg_write+0x58>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value);
 800287e:	88fa      	ldrh	r2, [r7, #6]
 8002880:	4911      	ldr	r1, [pc, #68]	@ (80028c8 <io_holding_reg_write+0x78>)
 8002882:	4613      	mov	r3, r2
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	4413      	add	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	440b      	add	r3, r1
 800288c:	681c      	ldr	r4, [r3, #0]
 800288e:	88fa      	ldrh	r2, [r7, #6]
 8002890:	490d      	ldr	r1, [pc, #52]	@ (80028c8 <io_holding_reg_write+0x78>)
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	4413      	add	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	3304      	adds	r3, #4
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	88ba      	ldrh	r2, [r7, #4]
 80028a2:	4611      	mov	r1, r2
 80028a4:	4618      	mov	r0, r3
 80028a6:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 80028a8:	88fa      	ldrh	r2, [r7, #6]
 80028aa:	4907      	ldr	r1, [pc, #28]	@ (80028c8 <io_holding_reg_write+0x78>)
 80028ac:	4613      	mov	r3, r2
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4413      	add	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	3308      	adds	r3, #8
 80028b8:	88ba      	ldrh	r2, [r7, #4]
 80028ba:	801a      	strh	r2, [r3, #0]
	}
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd90      	pop	{r4, r7, pc}
 80028c4:	20000dd0 	.word	0x20000dd0
 80028c8:	20000c50 	.word	0x20000c50

080028cc <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	460b      	mov	r3, r1
 80028d6:	807b      	strh	r3, [r7, #2]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 80028d8:	4b0c      	ldr	r3, [pc, #48]	@ (800290c <dac_write_func+0x40>)
 80028da:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 80028dc:	887a      	ldrh	r2, [r7, #2]
 80028de:	4613      	mov	r3, r2
 80028e0:	031b      	lsls	r3, r3, #12
 80028e2:	1a9b      	subs	r3, r3, r2
 80028e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002910 <dac_write_func+0x44>)
 80028e6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ea:	0bdb      	lsrs	r3, r3, #15
 80028ec:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2200      	movs	r2, #0
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	f005 f9bb 	bl	8007c70 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f005 f94b 	bl	8007b98 <HAL_DAC_Start>
#endif
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	200010cc 	.word	0x200010cc
 8002910:	80008001 	.word	0x80008001

08002914 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a13      	ldr	r2, [pc, #76]	@ (8002970 <io_input_reg_add_channel+0x5c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d109      	bne.n	800293a <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 8002926:	4b13      	ldr	r3, [pc, #76]	@ (8002974 <io_input_reg_add_channel+0x60>)
 8002928:	881b      	ldrh	r3, [r3, #0]
 800292a:	2b03      	cmp	r3, #3
 800292c:	d81a      	bhi.n	8002964 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800292e:	4b11      	ldr	r3, [pc, #68]	@ (8002974 <io_input_reg_add_channel+0x60>)
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	3301      	adds	r3, #1
 8002934:	b29a      	uxth	r2, r3
 8002936:	4b0f      	ldr	r3, [pc, #60]	@ (8002974 <io_input_reg_add_channel+0x60>)
 8002938:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800293a:	4b0f      	ldr	r3, [pc, #60]	@ (8002978 <io_input_reg_add_channel+0x64>)
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	4619      	mov	r1, r3
 8002940:	4a0e      	ldr	r2, [pc, #56]	@ (800297c <io_input_reg_add_channel+0x68>)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8002948:	4b0b      	ldr	r3, [pc, #44]	@ (8002978 <io_input_reg_add_channel+0x64>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	4a0b      	ldr	r2, [pc, #44]	@ (800297c <io_input_reg_add_channel+0x68>)
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4413      	add	r3, r2
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002956:	4b08      	ldr	r3, [pc, #32]	@ (8002978 <io_input_reg_add_channel+0x64>)
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	3301      	adds	r3, #1
 800295c:	b29a      	uxth	r2, r3
 800295e:	4b06      	ldr	r3, [pc, #24]	@ (8002978 <io_input_reg_add_channel+0x64>)
 8002960:	801a      	strh	r2, [r3, #0]
 8002962:	e000      	b.n	8002966 <io_input_reg_add_channel+0x52>
			return;
 8002964:	bf00      	nop
}
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	080029c1 	.word	0x080029c1
 8002974:	20000ed6 	.word	0x20000ed6
 8002978:	20000ed4 	.word	0x20000ed4
 800297c:	20000dd4 	.word	0x20000dd4

08002980 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 800298a:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <io_input_reg_read+0x38>)
 800298c:	881b      	ldrh	r3, [r3, #0]
 800298e:	88fa      	ldrh	r2, [r7, #6]
 8002990:	429a      	cmp	r2, r3
 8002992:	d20c      	bcs.n	80029ae <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002994:	88fb      	ldrh	r3, [r7, #6]
 8002996:	4a09      	ldr	r2, [pc, #36]	@ (80029bc <io_input_reg_read+0x3c>)
 8002998:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800299c:	88fb      	ldrh	r3, [r7, #6]
 800299e:	4907      	ldr	r1, [pc, #28]	@ (80029bc <io_input_reg_read+0x3c>)
 80029a0:	00db      	lsls	r3, r3, #3
 80029a2:	440b      	add	r3, r1
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	4618      	mov	r0, r3
 80029a8:	4790      	blx	r2
 80029aa:	4603      	mov	r3, r0
 80029ac:	e000      	b.n	80029b0 <io_input_reg_read+0x30>
	}
	return 0;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000ed4 	.word	0x20000ed4
 80029bc:	20000dd4 	.word	0x20000dd4

080029c0 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08c      	sub	sp, #48	@ 0x30
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80029c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a40 <adc_read_func+0x80>)
 80029ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80029cc:	481c      	ldr	r0, [pc, #112]	@ (8002a40 <adc_read_func+0x80>)
 80029ce:	f004 f83b 	bl	8006a48 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	2220      	movs	r2, #32
 80029d8:	2100      	movs	r1, #0
 80029da:	4618      	mov	r0, r3
 80029dc:	f010 f871 	bl	8012ac2 <memset>
		sConfig.Channel = channel;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80029e4:	2306      	movs	r3, #6
 80029e6:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80029e8:	2304      	movs	r3, #4
 80029ea:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80029ec:	237f      	movs	r3, #127	@ 0x7f
 80029ee:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80029f0:	f107 030c 	add.w	r3, r7, #12
 80029f4:	4619      	mov	r1, r3
 80029f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029f8:	f004 f940 	bl	8006c7c <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80029fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029fe:	f003 ff67 	bl	80068d0 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8002a02:	2164      	movs	r1, #100	@ 0x64
 8002a04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a06:	f004 f853 	bl	8006ab0 <HAL_ADC_PollForConversion>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d10f      	bne.n	8002a30 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8002a10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a12:	f004 f925 	bl	8006c60 <HAL_ADC_GetValue>
 8002a16:	4602      	mov	r2, r0
 8002a18:	4613      	mov	r3, r2
 8002a1a:	041b      	lsls	r3, r3, #16
 8002a1c:	1a9a      	subs	r2, r3, r2
 8002a1e:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <adc_read_func+0x84>)
 8002a20:	fba3 1302 	umull	r1, r3, r3, r2
 8002a24:	1ad2      	subs	r2, r2, r3
 8002a26:	0852      	lsrs	r2, r2, #1
 8002a28:	4413      	add	r3, r2
 8002a2a:	0adb      	lsrs	r3, r3, #11
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	e003      	b.n	8002a38 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8002a30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a32:	f004 f809 	bl	8006a48 <HAL_ADC_Stop>
#endif
	return 0;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3730      	adds	r7, #48	@ 0x30
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	20001060 	.word	0x20001060
 8002a44:	00100101 	.word	0x00100101

08002a48 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <io_virtual_add+0x16>
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d013      	beq.n	8002a84 <io_virtual_add+0x3c>
 8002a5c:	e026      	b.n	8002aac <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	2b80      	cmp	r3, #128	@ 0x80
 8002a64:	d101      	bne.n	8002a6a <io_virtual_add+0x22>
				return false;
 8002a66:	2300      	movs	r3, #0
 8002a68:	e02d      	b.n	8002ac6 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8002a6a:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	4b18      	ldr	r3, [pc, #96]	@ (8002ad4 <io_virtual_add+0x8c>)
 8002a72:	2100      	movs	r1, #0
 8002a74:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8002a76:	4b16      	ldr	r3, [pc, #88]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <io_virtual_add+0x88>)
 8002a80:	801a      	strh	r2, [r3, #0]
			break;
 8002a82:	e015      	b.n	8002ab0 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8002a84:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <io_virtual_add+0x90>)
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	2b80      	cmp	r3, #128	@ 0x80
 8002a8a:	d101      	bne.n	8002a90 <io_virtual_add+0x48>
				return false;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e01a      	b.n	8002ac6 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8002a90:	4b11      	ldr	r3, [pc, #68]	@ (8002ad8 <io_virtual_add+0x90>)
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	461a      	mov	r2, r3
 8002a96:	4b11      	ldr	r3, [pc, #68]	@ (8002adc <io_virtual_add+0x94>)
 8002a98:	2100      	movs	r1, #0
 8002a9a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8002a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad8 <io_virtual_add+0x90>)
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad8 <io_virtual_add+0x90>)
 8002aa8:	801a      	strh	r2, [r3, #0]
			break;
 8002aaa:	e001      	b.n	8002ab0 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8002aac:	2300      	movs	r3, #0
 8002aae:	e00a      	b.n	8002ac6 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8002ab0:	f7fe fc78 	bl	80013a4 <automation_save_rules>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f083 0301 	eor.w	r3, r3, #1
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <io_virtual_add+0x7c>
		return false;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	e000      	b.n	8002ac6 <io_virtual_add+0x7e>
	}

	return true;
 8002ac4:	2301      	movs	r3, #1
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	20000f58 	.word	0x20000f58
 8002ad4:	20000ed8 	.word	0x20000ed8
 8002ad8:	2000105c 	.word	0x2000105c
 8002adc:	20000f5c 	.word	0x20000f5c

08002ae0 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	6039      	str	r1, [r7, #0]
 8002aea:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <io_virtual_get_count+0x16>
 8002af2:	2300      	movs	r3, #0
 8002af4:	e012      	b.n	8002b1c <io_virtual_get_count+0x3c>

	switch (type) {
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <io_virtual_get_count+0x22>
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d006      	beq.n	8002b0e <io_virtual_get_count+0x2e>
 8002b00:	e00b      	b.n	8002b1a <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8002b02:	4b09      	ldr	r3, [pc, #36]	@ (8002b28 <io_virtual_get_count+0x48>)
 8002b04:	881a      	ldrh	r2, [r3, #0]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	801a      	strh	r2, [r3, #0]
			return true;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e006      	b.n	8002b1c <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8002b0e:	4b07      	ldr	r3, [pc, #28]	@ (8002b2c <io_virtual_get_count+0x4c>)
 8002b10:	881a      	ldrh	r2, [r3, #0]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	801a      	strh	r2, [r3, #0]
			return true;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8002b1a:	2300      	movs	r3, #0
		}
	}
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	20000f58 	.word	0x20000f58
 8002b2c:	2000105c 	.word	0x2000105c

08002b30 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	603a      	str	r2, [r7, #0]
 8002b3a:	71fb      	strb	r3, [r7, #7]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <io_virtual_read+0x1a>
 8002b46:	2300      	movs	r3, #0
 8002b48:	e024      	b.n	8002b94 <io_virtual_read+0x64>

	switch (type) {
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d002      	beq.n	8002b56 <io_virtual_read+0x26>
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d00f      	beq.n	8002b74 <io_virtual_read+0x44>
 8002b54:	e01d      	b.n	8002b92 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002b56:	4b12      	ldr	r3, [pc, #72]	@ (8002ba0 <io_virtual_read+0x70>)
 8002b58:	881b      	ldrh	r3, [r3, #0]
 8002b5a:	88ba      	ldrh	r2, [r7, #4]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d301      	bcc.n	8002b64 <io_virtual_read+0x34>
				return false;
 8002b60:	2300      	movs	r3, #0
 8002b62:	e017      	b.n	8002b94 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8002b64:	88bb      	ldrh	r3, [r7, #4]
 8002b66:	4a0f      	ldr	r2, [pc, #60]	@ (8002ba4 <io_virtual_read+0x74>)
 8002b68:	5cd3      	ldrb	r3, [r2, r3]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	801a      	strh	r2, [r3, #0]
			return true;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e00f      	b.n	8002b94 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002b74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba8 <io_virtual_read+0x78>)
 8002b76:	881b      	ldrh	r3, [r3, #0]
 8002b78:	88ba      	ldrh	r2, [r7, #4]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d301      	bcc.n	8002b82 <io_virtual_read+0x52>
				return false;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e008      	b.n	8002b94 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8002b82:	88bb      	ldrh	r3, [r7, #4]
 8002b84:	4a09      	ldr	r2, [pc, #36]	@ (8002bac <io_virtual_read+0x7c>)
 8002b86:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	801a      	strh	r2, [r3, #0]
			return true;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8002b92:	2300      	movs	r3, #0
		}
	}
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	20000f58 	.word	0x20000f58
 8002ba4:	20000ed8 	.word	0x20000ed8
 8002ba8:	2000105c 	.word	0x2000105c
 8002bac:	20000f5c 	.word	0x20000f5c

08002bb0 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	71fb      	strb	r3, [r7, #7]
 8002bba:	460b      	mov	r3, r1
 8002bbc:	80bb      	strh	r3, [r7, #4]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <io_virtual_write+0x1e>
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d013      	beq.n	8002bf4 <io_virtual_write+0x44>
 8002bcc:	e020      	b.n	8002c10 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8002bce:	4b14      	ldr	r3, [pc, #80]	@ (8002c20 <io_virtual_write+0x70>)
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	88ba      	ldrh	r2, [r7, #4]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d301      	bcc.n	8002bdc <io_virtual_write+0x2c>
				return false;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	e01a      	b.n	8002c12 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8002bdc:	887b      	ldrh	r3, [r7, #2]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	bf14      	ite	ne
 8002be2:	2301      	movne	r3, #1
 8002be4:	2300      	moveq	r3, #0
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	88bb      	ldrh	r3, [r7, #4]
 8002bea:	4611      	mov	r1, r2
 8002bec:	4a0d      	ldr	r2, [pc, #52]	@ (8002c24 <io_virtual_write+0x74>)
 8002bee:	54d1      	strb	r1, [r2, r3]
			return true;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e00e      	b.n	8002c12 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <io_virtual_write+0x78>)
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	88ba      	ldrh	r2, [r7, #4]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d301      	bcc.n	8002c02 <io_virtual_write+0x52>
				return false;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e007      	b.n	8002c12 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8002c02:	88bb      	ldrh	r3, [r7, #4]
 8002c04:	4909      	ldr	r1, [pc, #36]	@ (8002c2c <io_virtual_write+0x7c>)
 8002c06:	887a      	ldrh	r2, [r7, #2]
 8002c08:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <io_virtual_write+0x62>
		}
		default: {
			return false;
 8002c10:	2300      	movs	r3, #0
		}
	}
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000f58 	.word	0x20000f58
 8002c24:	20000ed8 	.word	0x20000ed8
 8002c28:	2000105c 	.word	0x2000105c
 8002c2c:	20000f5c 	.word	0x20000f5c

08002c30 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b0e6      	sub	sp, #408	@ 0x198
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4602      	mov	r2, r0
 8002c38:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002c3c:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002c40:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8002c48:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c4c:	f107 0210 	add.w	r2, r7, #16
 8002c50:	4413      	add	r3, r2
 8002c52:	4a42      	ldr	r2, [pc, #264]	@ (8002d5c <io_virtual_save+0x12c>)
 8002c54:	8812      	ldrh	r2, [r2, #0]
 8002c56:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8002c58:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c5c:	3302      	adds	r3, #2
 8002c5e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8002c62:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c66:	f107 0210 	add.w	r2, r7, #16
 8002c6a:	4413      	add	r3, r2
 8002c6c:	4a3b      	ldr	r2, [pc, #236]	@ (8002d5c <io_virtual_save+0x12c>)
 8002c6e:	8812      	ldrh	r2, [r2, #0]
 8002c70:	493b      	ldr	r1, [pc, #236]	@ (8002d60 <io_virtual_save+0x130>)
 8002c72:	4618      	mov	r0, r3
 8002c74:	f00f ffa5 	bl	8012bc2 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8002c78:	4b38      	ldr	r3, [pc, #224]	@ (8002d5c <io_virtual_save+0x12c>)
 8002c7a:	881a      	ldrh	r2, [r3, #0]
 8002c7c:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c80:	4413      	add	r3, r2
 8002c82:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8002c86:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c8a:	f107 0210 	add.w	r2, r7, #16
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a34      	ldr	r2, [pc, #208]	@ (8002d64 <io_virtual_save+0x134>)
 8002c92:	8812      	ldrh	r2, [r2, #0]
 8002c94:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8002c96:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002c9a:	3302      	adds	r3, #2
 8002c9c:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8002ca0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002ca4:	f107 0210 	add.w	r2, r7, #16
 8002ca8:	4413      	add	r3, r2
 8002caa:	4a2e      	ldr	r2, [pc, #184]	@ (8002d64 <io_virtual_save+0x134>)
 8002cac:	8812      	ldrh	r2, [r2, #0]
 8002cae:	0052      	lsls	r2, r2, #1
 8002cb0:	492d      	ldr	r1, [pc, #180]	@ (8002d68 <io_virtual_save+0x138>)
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f00f ff85 	bl	8012bc2 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8002cb8:	4b2a      	ldr	r3, [pc, #168]	@ (8002d64 <io_virtual_save+0x134>)
 8002cba:	881b      	ldrh	r3, [r3, #0]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	b29a      	uxth	r2, r3
 8002cc0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002cca:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002cce:	f107 0110 	add.w	r1, r7, #16
 8002cd2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002cd6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002cda:	881b      	ldrh	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff f8aa 	bl	8001e36 <EEPROM_WriteBlock>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	f083 0301 	eor.w	r3, r3, #1
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <io_virtual_save+0xc2>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e02f      	b.n	8002d52 <io_virtual_save+0x122>
	baseAddress += offset;
 8002cf2:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002cf6:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002cfa:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8002cfe:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8002d02:	8811      	ldrh	r1, [r2, #0]
 8002d04:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002d08:	440a      	add	r2, r1
 8002d0a:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002d0c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8002d10:	f107 0310 	add.w	r3, r7, #16
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f001 fecc 	bl	8004ab4 <modbus_crc16>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	461a      	mov	r2, r3
 8002d20:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002d24:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8002d28:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002d2a:	f107 010e 	add.w	r1, r7, #14
 8002d2e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8002d32:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff f87b 	bl	8001e36 <EEPROM_WriteBlock>
 8002d40:	4603      	mov	r3, r0
 8002d42:	f083 0301 	eor.w	r3, r3, #1
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <io_virtual_save+0x120>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	e000      	b.n	8002d52 <io_virtual_save+0x122>

	return true;
 8002d50:	2301      	movs	r3, #1
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	20000f58 	.word	0x20000f58
 8002d60:	20000ed8 	.word	0x20000ed8
 8002d64:	2000105c 	.word	0x2000105c
 8002d68:	20000f5c 	.word	0x20000f5c

08002d6c <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	4602      	mov	r2, r0
 8002d76:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002d7a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002d7e:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8002d80:	2300      	movs	r3, #0
 8002d82:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8002d86:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8002d8a:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8002d8e:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8002d92:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8002d96:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002d9a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002d9e:	881b      	ldrh	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff f860 	bl	8001e66 <EEPROM_LoadBlock>
 8002da6:	4603      	mov	r3, r0
 8002da8:	f083 0301 	eor.w	r3, r3, #1
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <io_virtual_load+0x4a>
 8002db2:	2300      	movs	r3, #0
 8002db4:	e0bd      	b.n	8002f32 <io_virtual_load+0x1c6>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8002db6:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002dba:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002dbe:	4413      	add	r3, r2
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002dc8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002dcc:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8002dce:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002dd2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002dd6:	881b      	ldrh	r3, [r3, #0]
 8002dd8:	2b80      	cmp	r3, #128	@ 0x80
 8002dda:	d901      	bls.n	8002de0 <io_virtual_load+0x74>
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e0a8      	b.n	8002f32 <io_virtual_load+0x1c6>
	offset += sizeof(temp_coil_count);
 8002de0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002de4:	3302      	adds	r3, #2
 8002de6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002dea:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002dee:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002df2:	18d1      	adds	r1, r2, r3
 8002df4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002df8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002dfc:	881b      	ldrh	r3, [r3, #0]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002e04:	4618      	mov	r0, r3
 8002e06:	f00f fedc 	bl	8012bc2 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8002e0a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e0e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002e12:	881a      	ldrh	r2, [r3, #0]
 8002e14:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e18:	4413      	add	r3, r2
 8002e1a:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8002e1e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e22:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002e26:	4413      	add	r3, r2
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	b29a      	uxth	r2, r3
 8002e2c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e30:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e34:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8002e36:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e3a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	2b80      	cmp	r3, #128	@ 0x80
 8002e42:	d901      	bls.n	8002e48 <io_virtual_load+0xdc>
 8002e44:	2300      	movs	r3, #0
 8002e46:	e074      	b.n	8002f32 <io_virtual_load+0x1c6>
	offset += sizeof(temp_holding_count);
 8002e48:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e4c:	3302      	adds	r3, #2
 8002e4e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002e52:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e56:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8002e5a:	18d1      	adds	r1, r2, r3
 8002e5c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e60:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e64:	881b      	ldrh	r3, [r3, #0]
 8002e66:	005a      	lsls	r2, r3, #1
 8002e68:	f107 030c 	add.w	r3, r7, #12
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f00f fea8 	bl	8012bc2 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8002e72:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e76:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002e7a:	881b      	ldrh	r3, [r3, #0]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	b29a      	uxth	r2, r3
 8002e80:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e84:	4413      	add	r3, r2
 8002e86:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8002e8a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002e8e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8002e92:	881a      	ldrh	r2, [r3, #0]
 8002e94:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8002e98:	4413      	add	r3, r2
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	f107 010a 	add.w	r1, r7, #10
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe ffdf 	bl	8001e66 <EEPROM_LoadBlock>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f083 0301 	eor.w	r3, r3, #1
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <io_virtual_load+0x14c>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e03c      	b.n	8002f32 <io_virtual_load+0x1c6>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002eb8:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8002ebc:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f001 fdf6 	bl	8004ab4 <modbus_crc16>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8002ece:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ed2:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 8002ed6:	881b      	ldrh	r3, [r3, #0]
 8002ed8:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d001      	beq.n	8002ee4 <io_virtual_load+0x178>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	e026      	b.n	8002f32 <io_virtual_load+0x1c6>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 8002ee4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ee8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002eec:	881a      	ldrh	r2, [r3, #0]
 8002eee:	4b13      	ldr	r3, [pc, #76]	@ (8002f3c <io_virtual_load+0x1d0>)
 8002ef0:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 8002ef2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002ef6:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002f02:	4619      	mov	r1, r3
 8002f04:	480e      	ldr	r0, [pc, #56]	@ (8002f40 <io_virtual_load+0x1d4>)
 8002f06:	f00f fe5c 	bl	8012bc2 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8002f0a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f0e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f12:	881a      	ldrh	r2, [r3, #0]
 8002f14:	4b0b      	ldr	r3, [pc, #44]	@ (8002f44 <io_virtual_load+0x1d8>)
 8002f16:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8002f18:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8002f1c:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002f20:	881b      	ldrh	r3, [r3, #0]
 8002f22:	005a      	lsls	r2, r3, #1
 8002f24:	f107 030c 	add.w	r3, r7, #12
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4807      	ldr	r0, [pc, #28]	@ (8002f48 <io_virtual_load+0x1dc>)
 8002f2c:	f00f fe49 	bl	8012bc2 <memcpy>

	return true;
 8002f30:	2301      	movs	r3, #1
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20000f58 	.word	0x20000f58
 8002f40:	20000ed8 	.word	0x20000ed8
 8002f44:	2000105c 	.word	0x2000105c
 8002f48:	20000f5c 	.word	0x20000f5c

08002f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b096      	sub	sp, #88	@ 0x58
 8002f50:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f52:	f003 f82c 	bl	8005fae <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f56:	f000 f95f 	bl	8003218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f5a:	f000 fb63 	bl	8003624 <MX_GPIO_Init>
  MX_DMA_Init();
 8002f5e:	f000 fb2f 	bl	80035c0 <MX_DMA_Init>
  MX_I2C1_Init();
 8002f62:	f000 fa61 	bl	8003428 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002f66:	f000 fadd 	bl	8003524 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002f6a:	f000 f9a1 	bl	80032b0 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002f6e:	f000 fa17 	bl	80033a0 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8002f72:	f00e facf 	bl	8011514 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8002f76:	f000 fa97 	bl	80034a8 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002f7a:	f00c fdbb 	bl	800faf4 <MX_FATFS_Init>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <main+0x3c>
    Error_Handler();
 8002f84:	f000 fbec 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8002f88:	f7fe fba2 	bl	80016d0 <display_Setup>
	display_Boot();
 8002f8c:	f7fe fba6 	bl	80016dc <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8002f90:	2001      	movs	r0, #1
 8002f92:	f000 ffb9 	bl	8003f08 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8002f96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f9e:	f002 fcf3 	bl	8005988 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8002fa2:	4889      	ldr	r0, [pc, #548]	@ (80031c8 <main+0x27c>)
 8002fa4:	f7fe ff72 	bl	8001e8c <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002fa8:	4887      	ldr	r0, [pc, #540]	@ (80031c8 <main+0x27c>)
 8002faa:	f7ff f815 	bl	8001fd8 <INA226_Init>
  	automation_Init();
 8002fae:	f7fe f907 	bl	80011c0 <automation_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8002fb2:	4a86      	ldr	r2, [pc, #536]	@ (80031cc <main+0x280>)
 8002fb4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002fb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002fbc:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8002fc0:	4a83      	ldr	r2, [pc, #524]	@ (80031d0 <main+0x284>)
 8002fc2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002fc6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002fca:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8002fce:	4a81      	ldr	r2, [pc, #516]	@ (80031d4 <main+0x288>)
 8002fd0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002fd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002fd8:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8002fdc:	4a7e      	ldr	r2, [pc, #504]	@ (80031d8 <main+0x28c>)
 8002fde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002fe2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002fe6:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8002fea:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002fee:	4619      	mov	r1, r3
 8002ff0:	487a      	ldr	r0, [pc, #488]	@ (80031dc <main+0x290>)
 8002ff2:	f7ff fa87 	bl	8002504 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8002ff6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4877      	ldr	r0, [pc, #476]	@ (80031dc <main+0x290>)
 8002ffe:	f7ff fa81 	bl	8002504 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003002:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003006:	4619      	mov	r1, r3
 8003008:	4874      	ldr	r0, [pc, #464]	@ (80031dc <main+0x290>)
 800300a:	f7ff fa7b 	bl	8002504 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 800300e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003012:	4619      	mov	r1, r3
 8003014:	4871      	ldr	r0, [pc, #452]	@ (80031dc <main+0x290>)
 8003016:	f7ff fa75 	bl	8002504 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800301a:	4a71      	ldr	r2, [pc, #452]	@ (80031e0 <main+0x294>)
 800301c:	f107 031c 	add.w	r3, r7, #28
 8003020:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003024:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003028:	4a6e      	ldr	r2, [pc, #440]	@ (80031e4 <main+0x298>)
 800302a:	f107 0314 	add.w	r3, r7, #20
 800302e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003032:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003036:	4a6c      	ldr	r2, [pc, #432]	@ (80031e8 <main+0x29c>)
 8003038:	f107 030c 	add.w	r3, r7, #12
 800303c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003040:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003044:	4a69      	ldr	r2, [pc, #420]	@ (80031ec <main+0x2a0>)
 8003046:	1d3b      	adds	r3, r7, #4
 8003048:	e892 0003 	ldmia.w	r2, {r0, r1}
 800304c:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003050:	f107 031c 	add.w	r3, r7, #28
 8003054:	4619      	mov	r1, r3
 8003056:	4866      	ldr	r0, [pc, #408]	@ (80031f0 <main+0x2a4>)
 8003058:	f7ff fb1c 	bl	8002694 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4619      	mov	r1, r3
 8003062:	4863      	ldr	r0, [pc, #396]	@ (80031f0 <main+0x2a4>)
 8003064:	f7ff fb16 	bl	8002694 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003068:	f107 030c 	add.w	r3, r7, #12
 800306c:	4619      	mov	r1, r3
 800306e:	4860      	ldr	r0, [pc, #384]	@ (80031f0 <main+0x2a4>)
 8003070:	f7ff fb10 	bl	8002694 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003074:	1d3b      	adds	r3, r7, #4
 8003076:	4619      	mov	r1, r3
 8003078:	485d      	ldr	r0, [pc, #372]	@ (80031f0 <main+0x2a4>)
 800307a:	f7ff fb0b 	bl	8002694 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1);
 800307e:	2100      	movs	r1, #0
 8003080:	485c      	ldr	r0, [pc, #368]	@ (80031f4 <main+0x2a8>)
 8003082:	f7ff fb71 	bl	8002768 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2);
 8003086:	2110      	movs	r1, #16
 8003088:	485a      	ldr	r0, [pc, #360]	@ (80031f4 <main+0x2a8>)
 800308a:	f7ff fb6d 	bl	8002768 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 800308e:	495a      	ldr	r1, [pc, #360]	@ (80031f8 <main+0x2ac>)
 8003090:	485a      	ldr	r0, [pc, #360]	@ (80031fc <main+0x2b0>)
 8003092:	f7ff fc3f 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8003096:	495a      	ldr	r1, [pc, #360]	@ (8003200 <main+0x2b4>)
 8003098:	4858      	ldr	r0, [pc, #352]	@ (80031fc <main+0x2b0>)
 800309a:	f7ff fc3b 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 800309e:	4959      	ldr	r1, [pc, #356]	@ (8003204 <main+0x2b8>)
 80030a0:	4856      	ldr	r0, [pc, #344]	@ (80031fc <main+0x2b0>)
 80030a2:	f7ff fc37 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 80030a6:	4958      	ldr	r1, [pc, #352]	@ (8003208 <main+0x2bc>)
 80030a8:	4854      	ldr	r0, [pc, #336]	@ (80031fc <main+0x2b0>)
 80030aa:	f7ff fc33 	bl	8002914 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 80030ae:	4946      	ldr	r1, [pc, #280]	@ (80031c8 <main+0x27c>)
 80030b0:	4856      	ldr	r0, [pc, #344]	@ (800320c <main+0x2c0>)
 80030b2:	f7ff fc2f 	bl	8002914 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 80030b6:	4944      	ldr	r1, [pc, #272]	@ (80031c8 <main+0x27c>)
 80030b8:	4855      	ldr	r0, [pc, #340]	@ (8003210 <main+0x2c4>)
 80030ba:	f7ff fc2b 	bl	8002914 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80030be:	2201      	movs	r2, #1
 80030c0:	2140      	movs	r1, #64	@ 0x40
 80030c2:	4854      	ldr	r0, [pc, #336]	@ (8003214 <main+0x2c8>)
 80030c4:	f005 fc88 	bl	80089d8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80030c8:	203c      	movs	r0, #60	@ 0x3c
 80030ca:	f002 ffe1 	bl	8006090 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80030ce:	2200      	movs	r2, #0
 80030d0:	2140      	movs	r1, #64	@ 0x40
 80030d2:	4850      	ldr	r0, [pc, #320]	@ (8003214 <main+0x2c8>)
 80030d4:	f005 fc80 	bl	80089d8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80030d8:	203c      	movs	r0, #60	@ 0x3c
 80030da:	f002 ffd9 	bl	8006090 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80030de:	2201      	movs	r2, #1
 80030e0:	2140      	movs	r1, #64	@ 0x40
 80030e2:	484c      	ldr	r0, [pc, #304]	@ (8003214 <main+0x2c8>)
 80030e4:	f005 fc78 	bl	80089d8 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80030e8:	203c      	movs	r0, #60	@ 0x3c
 80030ea:	f002 ffd1 	bl	8006090 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80030ee:	2200      	movs	r2, #0
 80030f0:	2140      	movs	r1, #64	@ 0x40
 80030f2:	4848      	ldr	r0, [pc, #288]	@ (8003214 <main+0x2c8>)
 80030f4:	f005 fc70 	bl	80089d8 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 80030f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80030fc:	f002 ffc8 	bl	8006090 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8003100:	f7fe fb16 	bl	8001730 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003104:	2300      	movs	r3, #0
 8003106:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint32_t lastButtonPress = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	653b      	str	r3, [r7, #80]	@ 0x50

	uint32_t loopCounter = 0;
 800310e:	2300      	movs	r3, #0
 8003110:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003112:	f002 ffb1 	bl	8006078 <HAL_GetTick>
 8003116:	64b8      	str	r0, [r7, #72]	@ 0x48

  while (1)
  {
	  loopCounter++;
 8003118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800311a:	3301      	adds	r3, #1
 800311c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800311e:	f002 fd41 	bl	8005ba4 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003122:	f002 fd83 	bl	8005c2c <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003126:	f7fe f851 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800312a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800312e:	4839      	ldr	r0, [pc, #228]	@ (8003214 <main+0x2c8>)
 8003130:	f005 fc3a 	bl	80089a8 <HAL_GPIO_ReadPin>
 8003134:	4603      	mov	r3, r0
 8003136:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (btn1 == GPIO_PIN_SET) {
 800313a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800313e:	2b01      	cmp	r3, #1
 8003140:	d113      	bne.n	800316a <main+0x21e>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003142:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8003146:	2b00      	cmp	r3, #0
 8003148:	d116      	bne.n	8003178 <main+0x22c>
 800314a:	f002 ff95 	bl	8006078 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b32      	cmp	r3, #50	@ 0x32
 8003156:	d90f      	bls.n	8003178 <main+0x22c>
			  display_BtnPress();
 8003158:	f7fe fdb0 	bl	8001cbc <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 800315c:	f002 ff8c 	bl	8006078 <HAL_GetTick>
 8003160:	6538      	str	r0, [r7, #80]	@ 0x50
			  btn1status = 1;
 8003162:	2301      	movs	r3, #1
 8003164:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8003168:	e006      	b.n	8003178 <main+0x22c>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800316a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800316e:	2b00      	cmp	r3, #0
 8003170:	d102      	bne.n	8003178 <main+0x22c>
		  btn1status = 0;
 8003172:	2300      	movs	r3, #0
 8003174:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8003178:	f002 ff7e 	bl	8006078 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003186:	d205      	bcs.n	8003194 <main+0x248>
 8003188:	f002 ff76 	bl	8006078 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003190:	4293      	cmp	r3, r2
 8003192:	d906      	bls.n	80031a2 <main+0x256>
		  lastTimeTick = HAL_GetTick();
 8003194:	f002 ff70 	bl	8006078 <HAL_GetTick>
 8003198:	64b8      	str	r0, [r7, #72]	@ 0x48
		  loopCounter = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		  // Update display
		  display_StatusPage();
 800319e:	f7fe fac7 	bl	8001730 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80031a2:	f002 ff69 	bl	8006078 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	f242 720f 	movw	r2, #9999	@ 0x270f
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d805      	bhi.n	80031c0 <main+0x274>
 80031b4:	f002 ff60 	bl	8006078 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031bc:	4293      	cmp	r3, r2
 80031be:	d9ab      	bls.n	8003118 <main+0x1cc>
		  display_setPage(0);
 80031c0:	2000      	movs	r0, #0
 80031c2:	f7fe fd95 	bl	8001cf0 <display_setPage>
  {
 80031c6:	e7a7      	b.n	8003118 <main+0x1cc>
 80031c8:	200010e0 	.word	0x200010e0
 80031cc:	08014d48 	.word	0x08014d48
 80031d0:	08014d50 	.word	0x08014d50
 80031d4:	08014d58 	.word	0x08014d58
 80031d8:	08014d60 	.word	0x08014d60
 80031dc:	0800266d 	.word	0x0800266d
 80031e0:	08014d68 	.word	0x08014d68
 80031e4:	08014d70 	.word	0x08014d70
 80031e8:	08014d78 	.word	0x08014d78
 80031ec:	08014d80 	.word	0x08014d80
 80031f0:	08002741 	.word	0x08002741
 80031f4:	080028cd 	.word	0x080028cd
 80031f8:	04300002 	.word	0x04300002
 80031fc:	080029c1 	.word	0x080029c1
 8003200:	08600004 	.word	0x08600004
 8003204:	2e300800 	.word	0x2e300800
 8003208:	3ac04000 	.word	0x3ac04000
 800320c:	08002011 	.word	0x08002011
 8003210:	08002051 	.word	0x08002051
 8003214:	48000800 	.word	0x48000800

08003218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b094      	sub	sp, #80	@ 0x50
 800321c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800321e:	f107 0318 	add.w	r3, r7, #24
 8003222:	2238      	movs	r2, #56	@ 0x38
 8003224:	2100      	movs	r1, #0
 8003226:	4618      	mov	r0, r3
 8003228:	f00f fc4b 	bl	8012ac2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800322c:	1d3b      	adds	r3, r7, #4
 800322e:	2200      	movs	r2, #0
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	605a      	str	r2, [r3, #4]
 8003234:	609a      	str	r2, [r3, #8]
 8003236:	60da      	str	r2, [r3, #12]
 8003238:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800323a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800323e:	f008 f833 	bl	800b2a8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003242:	2302      	movs	r3, #2
 8003244:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003246:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800324a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800324c:	2340      	movs	r3, #64	@ 0x40
 800324e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003250:	2302      	movs	r3, #2
 8003252:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003254:	2302      	movs	r3, #2
 8003256:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003258:	2301      	movs	r3, #1
 800325a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 800325c:	230c      	movs	r3, #12
 800325e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003260:	2302      	movs	r3, #2
 8003262:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8003264:	2304      	movs	r3, #4
 8003266:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003268:	2302      	movs	r3, #2
 800326a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800326c:	f107 0318 	add.w	r3, r7, #24
 8003270:	4618      	mov	r0, r3
 8003272:	f008 f8cd 	bl	800b410 <HAL_RCC_OscConfig>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800327c:	f000 fa70 	bl	8003760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003280:	230f      	movs	r3, #15
 8003282:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003284:	2301      	movs	r3, #1
 8003286:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800328c:	2300      	movs	r3, #0
 800328e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003290:	2300      	movs	r3, #0
 8003292:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003294:	1d3b      	adds	r3, r7, #4
 8003296:	2100      	movs	r1, #0
 8003298:	4618      	mov	r0, r3
 800329a:	f008 fbcb 	bl	800ba34 <HAL_RCC_ClockConfig>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80032a4:	f000 fa5c 	bl	8003760 <Error_Handler>
  }
}
 80032a8:	bf00      	nop
 80032aa:	3750      	adds	r7, #80	@ 0x50
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b08c      	sub	sp, #48	@ 0x30
 80032b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80032b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032ba:	2200      	movs	r2, #0
 80032bc:	601a      	str	r2, [r3, #0]
 80032be:	605a      	str	r2, [r3, #4]
 80032c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80032c2:	1d3b      	adds	r3, r7, #4
 80032c4:	2220      	movs	r2, #32
 80032c6:	2100      	movs	r1, #0
 80032c8:	4618      	mov	r0, r3
 80032ca:	f00f fbfa 	bl	8012ac2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80032ce:	4b32      	ldr	r3, [pc, #200]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032d0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80032d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80032d6:	4b30      	ldr	r3, [pc, #192]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80032dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80032de:	4b2e      	ldr	r3, [pc, #184]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80032ea:	4b2b      	ldr	r3, [pc, #172]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80032f0:	4b29      	ldr	r3, [pc, #164]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80032f6:	4b28      	ldr	r3, [pc, #160]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032f8:	2204      	movs	r2, #4
 80032fa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80032fc:	4b26      	ldr	r3, [pc, #152]	@ (8003398 <MX_ADC1_Init+0xe8>)
 80032fe:	2200      	movs	r2, #0
 8003300:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003302:	4b25      	ldr	r3, [pc, #148]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003304:	2200      	movs	r2, #0
 8003306:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003308:	4b23      	ldr	r3, [pc, #140]	@ (8003398 <MX_ADC1_Init+0xe8>)
 800330a:	2201      	movs	r2, #1
 800330c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800330e:	4b22      	ldr	r3, [pc, #136]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003316:	4b20      	ldr	r3, [pc, #128]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003318:	2200      	movs	r2, #0
 800331a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800331c:	4b1e      	ldr	r3, [pc, #120]	@ (8003398 <MX_ADC1_Init+0xe8>)
 800331e:	2200      	movs	r2, #0
 8003320:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003322:	4b1d      	ldr	r3, [pc, #116]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800332a:	4b1b      	ldr	r3, [pc, #108]	@ (8003398 <MX_ADC1_Init+0xe8>)
 800332c:	2200      	movs	r2, #0
 800332e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003330:	4b19      	ldr	r3, [pc, #100]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003338:	4817      	ldr	r0, [pc, #92]	@ (8003398 <MX_ADC1_Init+0xe8>)
 800333a:	f003 f945 	bl	80065c8 <HAL_ADC_Init>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003344:	f000 fa0c 	bl	8003760 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003348:	2300      	movs	r3, #0
 800334a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800334c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003350:	4619      	mov	r1, r3
 8003352:	4811      	ldr	r0, [pc, #68]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003354:	f004 fa4a 	bl	80077ec <HAL_ADCEx_MultiModeConfigChannel>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800335e:	f000 f9ff 	bl	8003760 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003362:	4b0e      	ldr	r3, [pc, #56]	@ (800339c <MX_ADC1_Init+0xec>)
 8003364:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003366:	2306      	movs	r3, #6
 8003368:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800336e:	237f      	movs	r3, #127	@ 0x7f
 8003370:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003372:	2304      	movs	r3, #4
 8003374:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003376:	2300      	movs	r3, #0
 8003378:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800337a:	1d3b      	adds	r3, r7, #4
 800337c:	4619      	mov	r1, r3
 800337e:	4806      	ldr	r0, [pc, #24]	@ (8003398 <MX_ADC1_Init+0xe8>)
 8003380:	f003 fc7c 	bl	8006c7c <HAL_ADC_ConfigChannel>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800338a:	f000 f9e9 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800338e:	bf00      	nop
 8003390:	3730      	adds	r7, #48	@ 0x30
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20001060 	.word	0x20001060
 800339c:	04300002 	.word	0x04300002

080033a0 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08c      	sub	sp, #48	@ 0x30
 80033a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80033a6:	463b      	mov	r3, r7
 80033a8:	2230      	movs	r2, #48	@ 0x30
 80033aa:	2100      	movs	r1, #0
 80033ac:	4618      	mov	r0, r3
 80033ae:	f00f fb88 	bl	8012ac2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80033b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003420 <MX_DAC1_Init+0x80>)
 80033b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003424 <MX_DAC1_Init+0x84>)
 80033b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80033b8:	4819      	ldr	r0, [pc, #100]	@ (8003420 <MX_DAC1_Init+0x80>)
 80033ba:	f004 fbca 	bl	8007b52 <HAL_DAC_Init>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80033c4:	f000 f9cc 	bl	8003760 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80033c8:	2302      	movs	r3, #2
 80033ca:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80033cc:	2300      	movs	r3, #0
 80033ce:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80033d0:	2300      	movs	r3, #0
 80033d2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80033d4:	2300      	movs	r3, #0
 80033d6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80033d8:	2300      	movs	r3, #0
 80033da:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80033dc:	2300      	movs	r3, #0
 80033de:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80033e0:	2300      	movs	r3, #0
 80033e2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80033e4:	2301      	movs	r3, #1
 80033e6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80033ec:	463b      	mov	r3, r7
 80033ee:	2200      	movs	r2, #0
 80033f0:	4619      	mov	r1, r3
 80033f2:	480b      	ldr	r0, [pc, #44]	@ (8003420 <MX_DAC1_Init+0x80>)
 80033f4:	f004 fc6a 	bl	8007ccc <HAL_DAC_ConfigChannel>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80033fe:	f000 f9af 	bl	8003760 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003402:	463b      	mov	r3, r7
 8003404:	2210      	movs	r2, #16
 8003406:	4619      	mov	r1, r3
 8003408:	4805      	ldr	r0, [pc, #20]	@ (8003420 <MX_DAC1_Init+0x80>)
 800340a:	f004 fc5f 	bl	8007ccc <HAL_DAC_ConfigChannel>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003414:	f000 f9a4 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003418:	bf00      	nop
 800341a:	3730      	adds	r7, #48	@ 0x30
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	200010cc 	.word	0x200010cc
 8003424:	50000800 	.word	0x50000800

08003428 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800342c:	4b1b      	ldr	r3, [pc, #108]	@ (800349c <MX_I2C1_Init+0x74>)
 800342e:	4a1c      	ldr	r2, [pc, #112]	@ (80034a0 <MX_I2C1_Init+0x78>)
 8003430:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8003432:	4b1a      	ldr	r3, [pc, #104]	@ (800349c <MX_I2C1_Init+0x74>)
 8003434:	4a1b      	ldr	r2, [pc, #108]	@ (80034a4 <MX_I2C1_Init+0x7c>)
 8003436:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003438:	4b18      	ldr	r3, [pc, #96]	@ (800349c <MX_I2C1_Init+0x74>)
 800343a:	2200      	movs	r2, #0
 800343c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800343e:	4b17      	ldr	r3, [pc, #92]	@ (800349c <MX_I2C1_Init+0x74>)
 8003440:	2201      	movs	r2, #1
 8003442:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003444:	4b15      	ldr	r3, [pc, #84]	@ (800349c <MX_I2C1_Init+0x74>)
 8003446:	2200      	movs	r2, #0
 8003448:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800344a:	4b14      	ldr	r3, [pc, #80]	@ (800349c <MX_I2C1_Init+0x74>)
 800344c:	2200      	movs	r2, #0
 800344e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003450:	4b12      	ldr	r3, [pc, #72]	@ (800349c <MX_I2C1_Init+0x74>)
 8003452:	2200      	movs	r2, #0
 8003454:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003456:	4b11      	ldr	r3, [pc, #68]	@ (800349c <MX_I2C1_Init+0x74>)
 8003458:	2200      	movs	r2, #0
 800345a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800345c:	4b0f      	ldr	r3, [pc, #60]	@ (800349c <MX_I2C1_Init+0x74>)
 800345e:	2200      	movs	r2, #0
 8003460:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003462:	480e      	ldr	r0, [pc, #56]	@ (800349c <MX_I2C1_Init+0x74>)
 8003464:	f005 fad0 	bl	8008a08 <HAL_I2C_Init>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800346e:	f000 f977 	bl	8003760 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003472:	2100      	movs	r1, #0
 8003474:	4809      	ldr	r0, [pc, #36]	@ (800349c <MX_I2C1_Init+0x74>)
 8003476:	f006 f97f 	bl	8009778 <HAL_I2CEx_ConfigAnalogFilter>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003480:	f000 f96e 	bl	8003760 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003484:	2100      	movs	r1, #0
 8003486:	4805      	ldr	r0, [pc, #20]	@ (800349c <MX_I2C1_Init+0x74>)
 8003488:	f006 f9c1 	bl	800980e <HAL_I2CEx_ConfigDigitalFilter>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003492:	f000 f965 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003496:	bf00      	nop
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	200010e0 	.word	0x200010e0
 80034a0:	40005400 	.word	0x40005400
 80034a4:	00300617 	.word	0x00300617

080034a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80034ac:	4b1b      	ldr	r3, [pc, #108]	@ (800351c <MX_SPI1_Init+0x74>)
 80034ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003520 <MX_SPI1_Init+0x78>)
 80034b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80034b2:	4b1a      	ldr	r3, [pc, #104]	@ (800351c <MX_SPI1_Init+0x74>)
 80034b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80034b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80034ba:	4b18      	ldr	r3, [pc, #96]	@ (800351c <MX_SPI1_Init+0x74>)
 80034bc:	2200      	movs	r2, #0
 80034be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80034c0:	4b16      	ldr	r3, [pc, #88]	@ (800351c <MX_SPI1_Init+0x74>)
 80034c2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80034c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80034c8:	4b14      	ldr	r3, [pc, #80]	@ (800351c <MX_SPI1_Init+0x74>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80034ce:	4b13      	ldr	r3, [pc, #76]	@ (800351c <MX_SPI1_Init+0x74>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80034d4:	4b11      	ldr	r3, [pc, #68]	@ (800351c <MX_SPI1_Init+0x74>)
 80034d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034dc:	4b0f      	ldr	r3, [pc, #60]	@ (800351c <MX_SPI1_Init+0x74>)
 80034de:	2200      	movs	r2, #0
 80034e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80034e2:	4b0e      	ldr	r3, [pc, #56]	@ (800351c <MX_SPI1_Init+0x74>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80034e8:	4b0c      	ldr	r3, [pc, #48]	@ (800351c <MX_SPI1_Init+0x74>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034ee:	4b0b      	ldr	r3, [pc, #44]	@ (800351c <MX_SPI1_Init+0x74>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80034f4:	4b09      	ldr	r3, [pc, #36]	@ (800351c <MX_SPI1_Init+0x74>)
 80034f6:	2207      	movs	r2, #7
 80034f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80034fa:	4b08      	ldr	r3, [pc, #32]	@ (800351c <MX_SPI1_Init+0x74>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003500:	4b06      	ldr	r3, [pc, #24]	@ (800351c <MX_SPI1_Init+0x74>)
 8003502:	2208      	movs	r2, #8
 8003504:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003506:	4805      	ldr	r0, [pc, #20]	@ (800351c <MX_SPI1_Init+0x74>)
 8003508:	f008 fea0 	bl	800c24c <HAL_SPI_Init>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d001      	beq.n	8003516 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003512:	f000 f925 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003516:	bf00      	nop
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	20001134 	.word	0x20001134
 8003520:	40013000 	.word	0x40013000

08003524 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003528:	4b23      	ldr	r3, [pc, #140]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 800352a:	4a24      	ldr	r2, [pc, #144]	@ (80035bc <MX_USART1_UART_Init+0x98>)
 800352c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800352e:	4b22      	ldr	r3, [pc, #136]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003530:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003534:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003536:	4b20      	ldr	r3, [pc, #128]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 800353c:	4b1e      	ldr	r3, [pc, #120]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 800353e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003542:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003544:	4b1c      	ldr	r3, [pc, #112]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003546:	2200      	movs	r2, #0
 8003548:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800354a:	4b1b      	ldr	r3, [pc, #108]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 800354c:	220c      	movs	r2, #12
 800354e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003550:	4b19      	ldr	r3, [pc, #100]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003552:	2200      	movs	r2, #0
 8003554:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003556:	4b18      	ldr	r3, [pc, #96]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003558:	2200      	movs	r2, #0
 800355a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800355c:	4b16      	ldr	r3, [pc, #88]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 800355e:	2200      	movs	r2, #0
 8003560:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003562:	4b15      	ldr	r3, [pc, #84]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003564:	2200      	movs	r2, #0
 8003566:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003568:	4b13      	ldr	r3, [pc, #76]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 800356a:	2200      	movs	r2, #0
 800356c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800356e:	4812      	ldr	r0, [pc, #72]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003570:	f008 ff17 	bl	800c3a2 <HAL_UART_Init>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800357a:	f000 f8f1 	bl	8003760 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800357e:	2100      	movs	r1, #0
 8003580:	480d      	ldr	r0, [pc, #52]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003582:	f00a fb00 	bl	800db86 <HAL_UARTEx_SetTxFifoThreshold>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 800358c:	f000 f8e8 	bl	8003760 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003590:	2100      	movs	r1, #0
 8003592:	4809      	ldr	r0, [pc, #36]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 8003594:	f00a fb35 	bl	800dc02 <HAL_UARTEx_SetRxFifoThreshold>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800359e:	f000 f8df 	bl	8003760 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80035a2:	4805      	ldr	r0, [pc, #20]	@ (80035b8 <MX_USART1_UART_Init+0x94>)
 80035a4:	f00a fab6 	bl	800db14 <HAL_UARTEx_DisableFifoMode>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80035ae:	f000 f8d7 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	20001198 	.word	0x20001198
 80035bc:	40013800 	.word	0x40013800

080035c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80035c6:	4b16      	ldr	r3, [pc, #88]	@ (8003620 <MX_DMA_Init+0x60>)
 80035c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ca:	4a15      	ldr	r2, [pc, #84]	@ (8003620 <MX_DMA_Init+0x60>)
 80035cc:	f043 0304 	orr.w	r3, r3, #4
 80035d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80035d2:	4b13      	ldr	r3, [pc, #76]	@ (8003620 <MX_DMA_Init+0x60>)
 80035d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035d6:	f003 0304 	and.w	r3, r3, #4
 80035da:	607b      	str	r3, [r7, #4]
 80035dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035de:	4b10      	ldr	r3, [pc, #64]	@ (8003620 <MX_DMA_Init+0x60>)
 80035e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e2:	4a0f      	ldr	r2, [pc, #60]	@ (8003620 <MX_DMA_Init+0x60>)
 80035e4:	f043 0301 	orr.w	r3, r3, #1
 80035e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80035ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003620 <MX_DMA_Init+0x60>)
 80035ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	603b      	str	r3, [r7, #0]
 80035f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80035f6:	2200      	movs	r2, #0
 80035f8:	2100      	movs	r1, #0
 80035fa:	200b      	movs	r0, #11
 80035fc:	f004 fa75 	bl	8007aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003600:	200b      	movs	r0, #11
 8003602:	f004 fa8c 	bl	8007b1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003606:	2200      	movs	r2, #0
 8003608:	2100      	movs	r1, #0
 800360a:	200c      	movs	r0, #12
 800360c:	f004 fa6d 	bl	8007aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003610:	200c      	movs	r0, #12
 8003612:	f004 fa84 	bl	8007b1e <HAL_NVIC_EnableIRQ>

}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40021000 	.word	0x40021000

08003624 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b088      	sub	sp, #32
 8003628:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800362a:	f107 030c 	add.w	r3, r7, #12
 800362e:	2200      	movs	r2, #0
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	605a      	str	r2, [r3, #4]
 8003634:	609a      	str	r2, [r3, #8]
 8003636:	60da      	str	r2, [r3, #12]
 8003638:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800363a:	4b46      	ldr	r3, [pc, #280]	@ (8003754 <MX_GPIO_Init+0x130>)
 800363c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363e:	4a45      	ldr	r2, [pc, #276]	@ (8003754 <MX_GPIO_Init+0x130>)
 8003640:	f043 0304 	orr.w	r3, r3, #4
 8003644:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003646:	4b43      	ldr	r3, [pc, #268]	@ (8003754 <MX_GPIO_Init+0x130>)
 8003648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800364a:	f003 0304 	and.w	r3, r3, #4
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003652:	4b40      	ldr	r3, [pc, #256]	@ (8003754 <MX_GPIO_Init+0x130>)
 8003654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003656:	4a3f      	ldr	r2, [pc, #252]	@ (8003754 <MX_GPIO_Init+0x130>)
 8003658:	f043 0301 	orr.w	r3, r3, #1
 800365c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800365e:	4b3d      	ldr	r3, [pc, #244]	@ (8003754 <MX_GPIO_Init+0x130>)
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	607b      	str	r3, [r7, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800366a:	4b3a      	ldr	r3, [pc, #232]	@ (8003754 <MX_GPIO_Init+0x130>)
 800366c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366e:	4a39      	ldr	r2, [pc, #228]	@ (8003754 <MX_GPIO_Init+0x130>)
 8003670:	f043 0302 	orr.w	r3, r3, #2
 8003674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003676:	4b37      	ldr	r3, [pc, #220]	@ (8003754 <MX_GPIO_Init+0x130>)
 8003678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8003682:	2200      	movs	r2, #0
 8003684:	2150      	movs	r1, #80	@ 0x50
 8003686:	4834      	ldr	r0, [pc, #208]	@ (8003758 <MX_GPIO_Init+0x134>)
 8003688:	f005 f9a6 	bl	80089d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 800368c:	2200      	movs	r2, #0
 800368e:	2107      	movs	r1, #7
 8003690:	4832      	ldr	r0, [pc, #200]	@ (800375c <MX_GPIO_Init+0x138>)
 8003692:	f005 f9a1 	bl	80089d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8003696:	2200      	movs	r2, #0
 8003698:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 800369c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036a0:	f005 f99a 	bl	80089d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80036a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036aa:	2300      	movs	r3, #0
 80036ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80036ae:	2302      	movs	r3, #2
 80036b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80036b2:	f107 030c 	add.w	r3, r7, #12
 80036b6:	4619      	mov	r1, r3
 80036b8:	4827      	ldr	r0, [pc, #156]	@ (8003758 <MX_GPIO_Init+0x134>)
 80036ba:	f004 fff3 	bl	80086a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 80036be:	f242 030c 	movw	r3, #8204	@ 0x200c
 80036c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036c4:	2300      	movs	r3, #0
 80036c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c8:	2300      	movs	r3, #0
 80036ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036cc:	f107 030c 	add.w	r3, r7, #12
 80036d0:	4619      	mov	r1, r3
 80036d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80036d6:	f004 ffe5 	bl	80086a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 80036da:	2350      	movs	r3, #80	@ 0x50
 80036dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036de:	2301      	movs	r3, #1
 80036e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e2:	2300      	movs	r3, #0
 80036e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e6:	2300      	movs	r3, #0
 80036e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036ea:	f107 030c 	add.w	r3, r7, #12
 80036ee:	4619      	mov	r1, r3
 80036f0:	4819      	ldr	r0, [pc, #100]	@ (8003758 <MX_GPIO_Init+0x134>)
 80036f2:	f004 ffd7 	bl	80086a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80036f6:	2307      	movs	r3, #7
 80036f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036fa:	2301      	movs	r3, #1
 80036fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036fe:	2300      	movs	r3, #0
 8003700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003702:	2300      	movs	r3, #0
 8003704:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003706:	f107 030c 	add.w	r3, r7, #12
 800370a:	4619      	mov	r1, r3
 800370c:	4813      	ldr	r0, [pc, #76]	@ (800375c <MX_GPIO_Init+0x138>)
 800370e:	f004 ffc9 	bl	80086a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8003712:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003716:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003718:	2300      	movs	r3, #0
 800371a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371c:	2300      	movs	r3, #0
 800371e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003720:	f107 030c 	add.w	r3, r7, #12
 8003724:	4619      	mov	r1, r3
 8003726:	480d      	ldr	r0, [pc, #52]	@ (800375c <MX_GPIO_Init+0x138>)
 8003728:	f004 ffbc 	bl	80086a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 800372c:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8003730:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003732:	2301      	movs	r3, #1
 8003734:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003736:	2300      	movs	r3, #0
 8003738:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373a:	2300      	movs	r3, #0
 800373c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800373e:	f107 030c 	add.w	r3, r7, #12
 8003742:	4619      	mov	r1, r3
 8003744:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003748:	f004 ffac 	bl	80086a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800374c:	bf00      	nop
 800374e:	3720      	adds	r7, #32
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40021000 	.word	0x40021000
 8003758:	48000800 	.word	0x48000800
 800375c:	48000400 	.word	0x48000400

08003760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003764:	b672      	cpsid	i
}
 8003766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003768:	bf00      	nop
 800376a:	e7fd      	b.n	8003768 <Error_Handler+0x8>

0800376c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003772:	4b0f      	ldr	r3, [pc, #60]	@ (80037b0 <HAL_MspInit+0x44>)
 8003774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003776:	4a0e      	ldr	r2, [pc, #56]	@ (80037b0 <HAL_MspInit+0x44>)
 8003778:	f043 0301 	orr.w	r3, r3, #1
 800377c:	6613      	str	r3, [r2, #96]	@ 0x60
 800377e:	4b0c      	ldr	r3, [pc, #48]	@ (80037b0 <HAL_MspInit+0x44>)
 8003780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	607b      	str	r3, [r7, #4]
 8003788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800378a:	4b09      	ldr	r3, [pc, #36]	@ (80037b0 <HAL_MspInit+0x44>)
 800378c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378e:	4a08      	ldr	r2, [pc, #32]	@ (80037b0 <HAL_MspInit+0x44>)
 8003790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003794:	6593      	str	r3, [r2, #88]	@ 0x58
 8003796:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <HAL_MspInit+0x44>)
 8003798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800379a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800379e:	603b      	str	r3, [r7, #0]
 80037a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80037a2:	f007 fe25 	bl	800b3f0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037a6:	bf00      	nop
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	40021000 	.word	0x40021000

080037b4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b09c      	sub	sp, #112	@ 0x70
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037bc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	605a      	str	r2, [r3, #4]
 80037c6:	609a      	str	r2, [r3, #8]
 80037c8:	60da      	str	r2, [r3, #12]
 80037ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80037cc:	f107 0318 	add.w	r3, r7, #24
 80037d0:	2244      	movs	r2, #68	@ 0x44
 80037d2:	2100      	movs	r1, #0
 80037d4:	4618      	mov	r0, r3
 80037d6:	f00f f974 	bl	8012ac2 <memset>
  if(hadc->Instance==ADC1)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037e2:	d14d      	bne.n	8003880 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80037e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80037ea:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80037ee:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037f0:	f107 0318 	add.w	r3, r7, #24
 80037f4:	4618      	mov	r0, r3
 80037f6:	f008 fb39 	bl	800be6c <HAL_RCCEx_PeriphCLKConfig>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003800:	f7ff ffae 	bl	8003760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003804:	4b20      	ldr	r3, [pc, #128]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 8003806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003808:	4a1f      	ldr	r2, [pc, #124]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 800380a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800380e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003810:	4b1d      	ldr	r3, [pc, #116]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 8003812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003814:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003818:	617b      	str	r3, [r7, #20]
 800381a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800381c:	4b1a      	ldr	r3, [pc, #104]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 800381e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003820:	4a19      	ldr	r2, [pc, #100]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 8003822:	f043 0301 	orr.w	r3, r3, #1
 8003826:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003828:	4b17      	ldr	r3, [pc, #92]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 800382a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003834:	4b14      	ldr	r3, [pc, #80]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 8003836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003838:	4a13      	ldr	r2, [pc, #76]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 800383a:	f043 0302 	orr.w	r3, r3, #2
 800383e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003840:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <HAL_ADC_MspInit+0xd4>)
 8003842:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	60fb      	str	r3, [r7, #12]
 800384a:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 800384c:	2303      	movs	r3, #3
 800384e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003850:	2303      	movs	r3, #3
 8003852:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003854:	2300      	movs	r3, #0
 8003856:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003858:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800385c:	4619      	mov	r1, r3
 800385e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003862:	f004 ff1f 	bl	80086a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8003866:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800386a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800386c:	2303      	movs	r3, #3
 800386e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003870:	2300      	movs	r3, #0
 8003872:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003874:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003878:	4619      	mov	r1, r3
 800387a:	4804      	ldr	r0, [pc, #16]	@ (800388c <HAL_ADC_MspInit+0xd8>)
 800387c:	f004 ff12 	bl	80086a4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003880:	bf00      	nop
 8003882:	3770      	adds	r7, #112	@ 0x70
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40021000 	.word	0x40021000
 800388c:	48000400 	.word	0x48000400

08003890 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	@ 0x28
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003898:	f107 0314 	add.w	r3, r7, #20
 800389c:	2200      	movs	r2, #0
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	605a      	str	r2, [r3, #4]
 80038a2:	609a      	str	r2, [r3, #8]
 80038a4:	60da      	str	r2, [r3, #12]
 80038a6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a15      	ldr	r2, [pc, #84]	@ (8003904 <HAL_DAC_MspInit+0x74>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d124      	bne.n	80038fc <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80038b2:	4b15      	ldr	r3, [pc, #84]	@ (8003908 <HAL_DAC_MspInit+0x78>)
 80038b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038b6:	4a14      	ldr	r2, [pc, #80]	@ (8003908 <HAL_DAC_MspInit+0x78>)
 80038b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038be:	4b12      	ldr	r3, [pc, #72]	@ (8003908 <HAL_DAC_MspInit+0x78>)
 80038c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038c6:	613b      	str	r3, [r7, #16]
 80038c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003908 <HAL_DAC_MspInit+0x78>)
 80038cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ce:	4a0e      	ldr	r2, [pc, #56]	@ (8003908 <HAL_DAC_MspInit+0x78>)
 80038d0:	f043 0301 	orr.w	r3, r3, #1
 80038d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003908 <HAL_DAC_MspInit+0x78>)
 80038d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038da:	f003 0301 	and.w	r3, r3, #1
 80038de:	60fb      	str	r3, [r7, #12]
 80038e0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 80038e2:	2330      	movs	r3, #48	@ 0x30
 80038e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038e6:	2303      	movs	r3, #3
 80038e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ea:	2300      	movs	r3, #0
 80038ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ee:	f107 0314 	add.w	r3, r7, #20
 80038f2:	4619      	mov	r1, r3
 80038f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038f8:	f004 fed4 	bl	80086a4 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80038fc:	bf00      	nop
 80038fe:	3728      	adds	r7, #40	@ 0x28
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	50000800 	.word	0x50000800
 8003908:	40021000 	.word	0x40021000

0800390c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b09c      	sub	sp, #112	@ 0x70
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003914:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	605a      	str	r2, [r3, #4]
 800391e:	609a      	str	r2, [r3, #8]
 8003920:	60da      	str	r2, [r3, #12]
 8003922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003924:	f107 0318 	add.w	r3, r7, #24
 8003928:	2244      	movs	r2, #68	@ 0x44
 800392a:	2100      	movs	r1, #0
 800392c:	4618      	mov	r0, r3
 800392e:	f00f f8c8 	bl	8012ac2 <memset>
  if(hi2c->Instance==I2C1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a2d      	ldr	r2, [pc, #180]	@ (80039ec <HAL_I2C_MspInit+0xe0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d153      	bne.n	80039e4 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800393c:	2340      	movs	r3, #64	@ 0x40
 800393e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003940:	2300      	movs	r3, #0
 8003942:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003944:	f107 0318 	add.w	r3, r7, #24
 8003948:	4618      	mov	r0, r3
 800394a:	f008 fa8f 	bl	800be6c <HAL_RCCEx_PeriphCLKConfig>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003954:	f7ff ff04 	bl	8003760 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003958:	4b25      	ldr	r3, [pc, #148]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 800395a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800395c:	4a24      	ldr	r2, [pc, #144]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 800395e:	f043 0301 	orr.w	r3, r3, #1
 8003962:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003964:	4b22      	ldr	r3, [pc, #136]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 8003966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	617b      	str	r3, [r7, #20]
 800396e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003970:	4b1f      	ldr	r3, [pc, #124]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 8003972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003974:	4a1e      	ldr	r2, [pc, #120]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 8003976:	f043 0302 	orr.w	r3, r3, #2
 800397a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800397c:	4b1c      	ldr	r3, [pc, #112]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 800397e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	613b      	str	r3, [r7, #16]
 8003986:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003988:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800398c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800398e:	2312      	movs	r3, #18
 8003990:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003992:	2300      	movs	r3, #0
 8003994:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003996:	2300      	movs	r3, #0
 8003998:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800399a:	2304      	movs	r3, #4
 800399c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800399e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039a2:	4619      	mov	r1, r3
 80039a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039a8:	f004 fe7c 	bl	80086a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80039ac:	2380      	movs	r3, #128	@ 0x80
 80039ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039b0:	2312      	movs	r3, #18
 80039b2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b4:	2300      	movs	r3, #0
 80039b6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039b8:	2300      	movs	r3, #0
 80039ba:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80039bc:	2304      	movs	r3, #4
 80039be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039c0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039c4:	4619      	mov	r1, r3
 80039c6:	480b      	ldr	r0, [pc, #44]	@ (80039f4 <HAL_I2C_MspInit+0xe8>)
 80039c8:	f004 fe6c 	bl	80086a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80039cc:	4b08      	ldr	r3, [pc, #32]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 80039ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d0:	4a07      	ldr	r2, [pc, #28]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 80039d2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80039d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d8:	4b05      	ldr	r3, [pc, #20]	@ (80039f0 <HAL_I2C_MspInit+0xe4>)
 80039da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80039e4:	bf00      	nop
 80039e6:	3770      	adds	r7, #112	@ 0x70
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40005400 	.word	0x40005400
 80039f0:	40021000 	.word	0x40021000
 80039f4:	48000400 	.word	0x48000400

080039f8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08a      	sub	sp, #40	@ 0x28
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a00:	f107 0314 	add.w	r3, r7, #20
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	605a      	str	r2, [r3, #4]
 8003a0a:	609a      	str	r2, [r3, #8]
 8003a0c:	60da      	str	r2, [r3, #12]
 8003a0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a25      	ldr	r2, [pc, #148]	@ (8003aac <HAL_SPI_MspInit+0xb4>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d144      	bne.n	8003aa4 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a1a:	4b25      	ldr	r3, [pc, #148]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1e:	4a24      	ldr	r2, [pc, #144]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a24:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a26:	4b22      	ldr	r3, [pc, #136]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a2e:	613b      	str	r3, [r7, #16]
 8003a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a32:	4b1f      	ldr	r3, [pc, #124]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a36:	4a1e      	ldr	r2, [pc, #120]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a38:	f043 0301 	orr.w	r3, r3, #1
 8003a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4a:	4b19      	ldr	r3, [pc, #100]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a4e:	4a18      	ldr	r2, [pc, #96]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a50:	f043 0302 	orr.w	r3, r3, #2
 8003a54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a56:	4b16      	ldr	r3, [pc, #88]	@ (8003ab0 <HAL_SPI_MspInit+0xb8>)
 8003a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	60bb      	str	r3, [r7, #8]
 8003a60:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003a62:	23c0      	movs	r3, #192	@ 0xc0
 8003a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a66:	2302      	movs	r3, #2
 8003a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a72:	2305      	movs	r3, #5
 8003a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a76:	f107 0314 	add.w	r3, r7, #20
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a80:	f004 fe10 	bl	80086a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a84:	2308      	movs	r3, #8
 8003a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a88:	2302      	movs	r3, #2
 8003a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a90:	2300      	movs	r3, #0
 8003a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a94:	2305      	movs	r3, #5
 8003a96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a98:	f107 0314 	add.w	r3, r7, #20
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4805      	ldr	r0, [pc, #20]	@ (8003ab4 <HAL_SPI_MspInit+0xbc>)
 8003aa0:	f004 fe00 	bl	80086a4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003aa4:	bf00      	nop
 8003aa6:	3728      	adds	r7, #40	@ 0x28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	40013000 	.word	0x40013000
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	48000400 	.word	0x48000400

08003ab8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b09a      	sub	sp, #104	@ 0x68
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ad0:	f107 0310 	add.w	r3, r7, #16
 8003ad4:	2244      	movs	r2, #68	@ 0x44
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f00e fff2 	bl	8012ac2 <memset>
  if(huart->Instance==USART1)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a4d      	ldr	r2, [pc, #308]	@ (8003c18 <HAL_UART_MspInit+0x160>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	f040 8093 	bne.w	8003c10 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003aea:	2301      	movs	r3, #1
 8003aec:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003aee:	2300      	movs	r3, #0
 8003af0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003af2:	f107 0310 	add.w	r3, r7, #16
 8003af6:	4618      	mov	r0, r3
 8003af8:	f008 f9b8 	bl	800be6c <HAL_RCCEx_PeriphCLKConfig>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003b02:	f7ff fe2d 	bl	8003760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b06:	4b45      	ldr	r3, [pc, #276]	@ (8003c1c <HAL_UART_MspInit+0x164>)
 8003b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b0a:	4a44      	ldr	r2, [pc, #272]	@ (8003c1c <HAL_UART_MspInit+0x164>)
 8003b0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b10:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b12:	4b42      	ldr	r3, [pc, #264]	@ (8003c1c <HAL_UART_MspInit+0x164>)
 8003b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b1e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c1c <HAL_UART_MspInit+0x164>)
 8003b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b22:	4a3e      	ldr	r2, [pc, #248]	@ (8003c1c <HAL_UART_MspInit+0x164>)
 8003b24:	f043 0301 	orr.w	r3, r3, #1
 8003b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b2a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c1c <HAL_UART_MspInit+0x164>)
 8003b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	60bb      	str	r3, [r7, #8]
 8003b34:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8003b36:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003b3a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b40:	2300      	movs	r3, #0
 8003b42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b44:	2300      	movs	r3, #0
 8003b46:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003b48:	2307      	movs	r3, #7
 8003b4a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003b50:	4619      	mov	r1, r3
 8003b52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003b56:	f004 fda5 	bl	80086a4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003b5a:	4b31      	ldr	r3, [pc, #196]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b5c:	4a31      	ldr	r2, [pc, #196]	@ (8003c24 <HAL_UART_MspInit+0x16c>)
 8003b5e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003b60:	4b2f      	ldr	r3, [pc, #188]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b62:	2218      	movs	r2, #24
 8003b64:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b66:	4b2e      	ldr	r3, [pc, #184]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b6c:	4b2c      	ldr	r3, [pc, #176]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b72:	4b2b      	ldr	r3, [pc, #172]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b74:	2280      	movs	r2, #128	@ 0x80
 8003b76:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b78:	4b29      	ldr	r3, [pc, #164]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b7e:	4b28      	ldr	r3, [pc, #160]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b80:	2200      	movs	r2, #0
 8003b82:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003b84:	4b26      	ldr	r3, [pc, #152]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003b8a:	4b25      	ldr	r3, [pc, #148]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003b90:	4823      	ldr	r0, [pc, #140]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003b92:	f004 fa55 	bl	8008040 <HAL_DMA_Init>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8003b9c:	f7ff fde0 	bl	8003760 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003ba4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c20 <HAL_UART_MspInit+0x168>)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003bae:	4b1e      	ldr	r3, [pc, #120]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bb0:	4a1e      	ldr	r2, [pc, #120]	@ (8003c2c <HAL_UART_MspInit+0x174>)
 8003bb2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bb6:	2219      	movs	r2, #25
 8003bb8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bba:	4b1b      	ldr	r3, [pc, #108]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bbc:	2210      	movs	r2, #16
 8003bbe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bc0:	4b19      	ldr	r3, [pc, #100]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003bc6:	4b18      	ldr	r3, [pc, #96]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bc8:	2280      	movs	r2, #128	@ 0x80
 8003bca:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bcc:	4b16      	ldr	r3, [pc, #88]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bd2:	4b15      	ldr	r3, [pc, #84]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003bd8:	4b13      	ldr	r3, [pc, #76]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003bde:	4b12      	ldr	r3, [pc, #72]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003be4:	4810      	ldr	r0, [pc, #64]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003be6:	f004 fa2b 	bl	8008040 <HAL_DMA_Init>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8003bf0:	f7ff fdb6 	bl	8003760 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bf8:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003bfa:	4a0b      	ldr	r2, [pc, #44]	@ (8003c28 <HAL_UART_MspInit+0x170>)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003c00:	2200      	movs	r2, #0
 8003c02:	2100      	movs	r1, #0
 8003c04:	2025      	movs	r0, #37	@ 0x25
 8003c06:	f003 ff70 	bl	8007aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003c0a:	2025      	movs	r0, #37	@ 0x25
 8003c0c:	f003 ff87 	bl	8007b1e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003c10:	bf00      	nop
 8003c12:	3768      	adds	r7, #104	@ 0x68
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40013800 	.word	0x40013800
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	2000122c 	.word	0x2000122c
 8003c24:	40020008 	.word	0x40020008
 8003c28:	2000128c 	.word	0x2000128c
 8003c2c:	4002001c 	.word	0x4002001c

08003c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c34:	bf00      	nop
 8003c36:	e7fd      	b.n	8003c34 <NMI_Handler+0x4>

08003c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c3c:	bf00      	nop
 8003c3e:	e7fd      	b.n	8003c3c <HardFault_Handler+0x4>

08003c40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c44:	bf00      	nop
 8003c46:	e7fd      	b.n	8003c44 <MemManage_Handler+0x4>

08003c48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c4c:	bf00      	nop
 8003c4e:	e7fd      	b.n	8003c4c <BusFault_Handler+0x4>

08003c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c54:	bf00      	nop
 8003c56:	e7fd      	b.n	8003c54 <UsageFault_Handler+0x4>

08003c58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c5c:	bf00      	nop
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c66:	b480      	push	{r7}
 8003c68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c6a:	bf00      	nop
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c78:	bf00      	nop
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c86:	f002 f9e5 	bl	8006054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c8a:	bf00      	nop
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003c94:	4802      	ldr	r0, [pc, #8]	@ (8003ca0 <DMA1_Channel1_IRQHandler+0x10>)
 8003c96:	f004 fbb6 	bl	8008406 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003c9a:	bf00      	nop
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	2000122c 	.word	0x2000122c

08003ca4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003ca8:	4802      	ldr	r0, [pc, #8]	@ (8003cb4 <DMA1_Channel2_IRQHandler+0x10>)
 8003caa:	f004 fbac 	bl	8008406 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003cae:	bf00      	nop
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	2000128c 	.word	0x2000128c

08003cb8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003cbc:	4802      	ldr	r0, [pc, #8]	@ (8003cc8 <USB_LP_IRQHandler+0x10>)
 8003cbe:	f005 fee2 	bl	8009a86 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003cc2:	bf00      	nop
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	2000310c 	.word	0x2000310c

08003ccc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003cd0:	480c      	ldr	r0, [pc, #48]	@ (8003d04 <USART1_IRQHandler+0x38>)
 8003cd2:	f008 fc37 	bl	800c544 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8003cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d04 <USART1_IRQHandler+0x38>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69db      	ldr	r3, [r3, #28]
 8003cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce0:	2b40      	cmp	r3, #64	@ 0x40
 8003ce2:	d10d      	bne.n	8003d00 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8003ce4:	4b07      	ldr	r3, [pc, #28]	@ (8003d04 <USART1_IRQHandler+0x38>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2240      	movs	r2, #64	@ 0x40
 8003cea:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003cec:	4b05      	ldr	r3, [pc, #20]	@ (8003d04 <USART1_IRQHandler+0x38>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	4b04      	ldr	r3, [pc, #16]	@ (8003d04 <USART1_IRQHandler+0x38>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cfa:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8003cfc:	f001 ff34 	bl	8005b68 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8003d00:	bf00      	nop
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	20001198 	.word	0x20001198

08003d08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  return 1;
 8003d0c:	2301      	movs	r3, #1
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <_kill>:

int _kill(int pid, int sig)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d22:	f00e ff21 	bl	8012b68 <__errno>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2216      	movs	r2, #22
 8003d2a:	601a      	str	r2, [r3, #0]
  return -1;
 8003d2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <_exit>:

void _exit (int status)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d40:	f04f 31ff 	mov.w	r1, #4294967295
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7ff ffe7 	bl	8003d18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003d4a:	bf00      	nop
 8003d4c:	e7fd      	b.n	8003d4a <_exit+0x12>

08003d4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b086      	sub	sp, #24
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	60f8      	str	r0, [r7, #12]
 8003d56:	60b9      	str	r1, [r7, #8]
 8003d58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	617b      	str	r3, [r7, #20]
 8003d5e:	e00a      	b.n	8003d76 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d60:	f3af 8000 	nop.w
 8003d64:	4601      	mov	r1, r0
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	1c5a      	adds	r2, r3, #1
 8003d6a:	60ba      	str	r2, [r7, #8]
 8003d6c:	b2ca      	uxtb	r2, r1
 8003d6e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	3301      	adds	r3, #1
 8003d74:	617b      	str	r3, [r7, #20]
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	dbf0      	blt.n	8003d60 <_read+0x12>
  }

  return len;
 8003d7e:	687b      	ldr	r3, [r7, #4]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d94:	2300      	movs	r3, #0
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	e009      	b.n	8003dae <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	1c5a      	adds	r2, r3, #1
 8003d9e:	60ba      	str	r2, [r7, #8]
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	3301      	adds	r3, #1
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	dbf1      	blt.n	8003d9a <_write+0x12>
  }
  return len;
 8003db6:	687b      	ldr	r3, [r7, #4]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <_close>:

int _close(int file)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003dc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003de8:	605a      	str	r2, [r3, #4]
  return 0;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <_isatty>:

int _isatty(int file)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e00:	2301      	movs	r3, #1
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b085      	sub	sp, #20
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e30:	4a14      	ldr	r2, [pc, #80]	@ (8003e84 <_sbrk+0x5c>)
 8003e32:	4b15      	ldr	r3, [pc, #84]	@ (8003e88 <_sbrk+0x60>)
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e3c:	4b13      	ldr	r3, [pc, #76]	@ (8003e8c <_sbrk+0x64>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d102      	bne.n	8003e4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e44:	4b11      	ldr	r3, [pc, #68]	@ (8003e8c <_sbrk+0x64>)
 8003e46:	4a12      	ldr	r2, [pc, #72]	@ (8003e90 <_sbrk+0x68>)
 8003e48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e4a:	4b10      	ldr	r3, [pc, #64]	@ (8003e8c <_sbrk+0x64>)
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4413      	add	r3, r2
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d207      	bcs.n	8003e68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e58:	f00e fe86 	bl	8012b68 <__errno>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	220c      	movs	r2, #12
 8003e60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e62:	f04f 33ff 	mov.w	r3, #4294967295
 8003e66:	e009      	b.n	8003e7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e68:	4b08      	ldr	r3, [pc, #32]	@ (8003e8c <_sbrk+0x64>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e6e:	4b07      	ldr	r3, [pc, #28]	@ (8003e8c <_sbrk+0x64>)
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4413      	add	r3, r2
 8003e76:	4a05      	ldr	r2, [pc, #20]	@ (8003e8c <_sbrk+0x64>)
 8003e78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3718      	adds	r7, #24
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	20008000 	.word	0x20008000
 8003e88:	00000400 	.word	0x00000400
 8003e8c:	200012ec 	.word	0x200012ec
 8003e90:	20003758 	.word	0x20003758

08003e94 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003e98:	4b06      	ldr	r3, [pc, #24]	@ (8003eb4 <SystemInit+0x20>)
 8003e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e9e:	4a05      	ldr	r2, [pc, #20]	@ (8003eb4 <SystemInit+0x20>)
 8003ea0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ea4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ea8:	bf00      	nop
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	e000ed00 	.word	0xe000ed00

08003eb8 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f7fc f9fd 	bl	80002c0 <strlen>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003eca:	89fb      	ldrh	r3, [r7, #14]
 8003ecc:	4619      	mov	r1, r3
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f00d fbde 	bl	8011690 <CDC_Transmit_FS>
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b0a2      	sub	sp, #136	@ 0x88
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8003ee4:	f107 0008 	add.w	r0, r7, #8
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	4a06      	ldr	r2, [pc, #24]	@ (8003f04 <usb_serial_println+0x28>)
 8003eec:	2180      	movs	r1, #128	@ 0x80
 8003eee:	f00e fd33 	bl	8012958 <sniprintf>
	usb_serial_print(buffer);
 8003ef2:	f107 0308 	add.w	r3, r7, #8
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7ff ffde 	bl	8003eb8 <usb_serial_print>
}
 8003efc:	bf00      	nop
 8003efe:	3788      	adds	r7, #136	@ 0x88
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	08014d88 	.word	0x08014d88

08003f08 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	4603      	mov	r3, r0
 8003f10:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8003f12:	4a04      	ldr	r2, [pc, #16]	@ (8003f24 <modbus_Setup+0x1c>)
 8003f14:	79fb      	ldrb	r3, [r7, #7]
 8003f16:	7013      	strb	r3, [r2, #0]
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	200012f0 	.word	0x200012f0

08003f28 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b0e0      	sub	sp, #384	@ 0x180
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f32:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f36:	6018      	str	r0, [r3, #0]
 8003f38:	460a      	mov	r2, r1
 8003f3a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f3e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003f42:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8003f44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f48:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003f4c:	881b      	ldrh	r3, [r3, #0]
 8003f4e:	2b05      	cmp	r3, #5
 8003f50:	f240 85a5 	bls.w	8004a9e <modbus_handle_frame+0xb76>

	uint8_t address = frame[0];
 8003f54:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f58:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8003f64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f68:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	785b      	ldrb	r3, [r3, #1]
 8003f70:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8003f74:	4bcb      	ldr	r3, [pc, #812]	@ (80042a4 <modbus_handle_frame+0x37c>)
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	f040 8590 	bne.w	8004aa2 <modbus_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003f82:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003f86:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003f92:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003f96:	6812      	ldr	r2, [r2, #0]
 8003f98:	4413      	add	r3, r2
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	b21b      	sxth	r3, r3
 8003f9e:	021b      	lsls	r3, r3, #8
 8003fa0:	b21a      	sxth	r2, r3
 8003fa2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fa6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003faa:	881b      	ldrh	r3, [r3, #0]
 8003fac:	3b02      	subs	r3, #2
 8003fae:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003fb2:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003fb6:	6809      	ldr	r1, [r1, #0]
 8003fb8:	440b      	add	r3, r1
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	b21b      	sxth	r3, r3
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	b21b      	sxth	r3, r3
 8003fc2:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8003fc6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fca:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003fce:	881b      	ldrh	r3, [r3, #0]
 8003fd0:	3b02      	subs	r3, #2
 8003fd2:	b29a      	uxth	r2, r3
 8003fd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003fd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003fdc:	4611      	mov	r1, r2
 8003fde:	6818      	ldr	r0, [r3, #0]
 8003fe0:	f000 fd68 	bl	8004ab4 <modbus_crc16>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8003fea:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8003fee:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	f040 8557 	bne.w	8004aa6 <modbus_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8003ff8:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	2b0f      	cmp	r3, #15
 8004000:	f200 853f 	bhi.w	8004a82 <modbus_handle_frame+0xb5a>
 8004004:	a201      	add	r2, pc, #4	@ (adr r2, 800400c <modbus_handle_frame+0xe4>)
 8004006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800400a:	bf00      	nop
 800400c:	0800404d 	.word	0x0800404d
 8004010:	080041f5 	.word	0x080041f5
 8004014:	080043a9 	.word	0x080043a9
 8004018:	08004513 	.word	0x08004513
 800401c:	08004689 	.word	0x08004689
 8004020:	08004735 	.word	0x08004735
 8004024:	08004a83 	.word	0x08004a83
 8004028:	08004a83 	.word	0x08004a83
 800402c:	08004a83 	.word	0x08004a83
 8004030:	08004a83 	.word	0x08004a83
 8004034:	08004a83 	.word	0x08004a83
 8004038:	08004a83 	.word	0x08004a83
 800403c:	08004a83 	.word	0x08004a83
 8004040:	08004a83 	.word	0x08004a83
 8004044:	080047cd 	.word	0x080047cd
 8004048:	08004941 	.word	0x08004941
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800404c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004050:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	3302      	adds	r3, #2
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	b21b      	sxth	r3, r3
 800405c:	021b      	lsls	r3, r3, #8
 800405e:	b21a      	sxth	r2, r3
 8004060:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004064:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	3303      	adds	r3, #3
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	b21b      	sxth	r3, r3
 8004070:	4313      	orrs	r3, r2
 8004072:	b21b      	sxth	r3, r3
 8004074:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004078:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800407c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	3304      	adds	r3, #4
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	b21b      	sxth	r3, r3
 8004088:	021b      	lsls	r3, r3, #8
 800408a:	b21a      	sxth	r2, r3
 800408c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004090:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	3305      	adds	r3, #5
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	b21b      	sxth	r3, r3
 800409c:	4313      	orrs	r3, r2
 800409e:	b21b      	sxth	r3, r3
 80040a0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80040a4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d003      	beq.n	80040b4 <modbus_handle_frame+0x18c>
 80040ac:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d909      	bls.n	80040c8 <modbus_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80040b4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80040b8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80040bc:	2203      	movs	r2, #3
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 fd60 	bl	8004b84 <modbus_send_exception>
				return;
 80040c4:	f000 bcf0 	b.w	8004aa8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80040c8:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80040cc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80040d0:	4413      	add	r3, r2
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	3b01      	subs	r3, #1
 80040d6:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80040da:	4b73      	ldr	r3, [pc, #460]	@ (80042a8 <modbus_handle_frame+0x380>)
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d309      	bcc.n	80040fa <modbus_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80040e6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80040ea:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80040ee:	2202      	movs	r2, #2
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 fd47 	bl	8004b84 <modbus_send_exception>
				return;
 80040f6:	f000 bcd7 	b.w	8004aa8 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80040fa:	4b6a      	ldr	r3, [pc, #424]	@ (80042a4 <modbus_handle_frame+0x37c>)
 80040fc:	781a      	ldrb	r2, [r3, #0]
 80040fe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004102:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004106:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004108:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800410c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004110:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004114:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8004116:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800411a:	3307      	adds	r3, #7
 800411c:	2b00      	cmp	r3, #0
 800411e:	da00      	bge.n	8004122 <modbus_handle_frame+0x1fa>
 8004120:	3307      	adds	r3, #7
 8004122:	10db      	asrs	r3, r3, #3
 8004124:	b2da      	uxtb	r2, r3
 8004126:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800412a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800412e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004130:	2303      	movs	r3, #3
 8004132:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004136:	2300      	movs	r3, #0
 8004138:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 800413c:	2300      	movs	r3, #0
 800413e:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8004142:	2300      	movs	r3, #0
 8004144:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004148:	e044      	b.n	80041d4 <modbus_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800414a:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800414e:	4618      	mov	r0, r3
 8004150:	f7fe fa2c 	bl	80025ac <io_coil_read>
 8004154:	4603      	mov	r3, r0
 8004156:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800415a:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 800415e:	2b01      	cmp	r3, #1
 8004160:	d10b      	bne.n	800417a <modbus_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004162:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004166:	2201      	movs	r2, #1
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	b25a      	sxtb	r2, r3
 800416e:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8004172:	4313      	orrs	r3, r2
 8004174:	b25b      	sxtb	r3, r3
 8004176:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800417a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800417e:	3301      	adds	r3, #1
 8004180:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8004184:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004188:	2b08      	cmp	r3, #8
 800418a:	d006      	beq.n	800419a <modbus_handle_frame+0x272>
 800418c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004190:	3b01      	subs	r3, #1
 8004192:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004196:	429a      	cmp	r2, r3
 8004198:	d112      	bne.n	80041c0 <modbus_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800419a:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80041a4:	4619      	mov	r1, r3
 80041a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80041ae:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80041b2:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80041b4:	2300      	movs	r3, #0
 80041b6:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80041ba:	2300      	movs	r3, #0
 80041bc:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80041c0:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80041c4:	3301      	adds	r3, #1
 80041c6:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80041ca:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80041ce:	3301      	adds	r3, #1
 80041d0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80041d4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80041d8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80041dc:	429a      	cmp	r2, r3
 80041de:	dbb4      	blt.n	800414a <modbus_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 80041e0:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80041e4:	f107 030c 	add.w	r3, r7, #12
 80041e8:	4611      	mov	r1, r2
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 fca0 	bl	8004b30 <modbus_send_response>
 80041f0:	f000 bc5a 	b.w	8004aa8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80041f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80041f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3302      	adds	r3, #2
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	b21b      	sxth	r3, r3
 8004204:	021b      	lsls	r3, r3, #8
 8004206:	b21a      	sxth	r2, r3
 8004208:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800420c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	3303      	adds	r3, #3
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	b21b      	sxth	r3, r3
 8004218:	4313      	orrs	r3, r2
 800421a:	b21b      	sxth	r3, r3
 800421c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8004220:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004224:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	3304      	adds	r3, #4
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	b21b      	sxth	r3, r3
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	b21a      	sxth	r2, r3
 8004234:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004238:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	3305      	adds	r3, #5
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	b21b      	sxth	r3, r3
 8004244:	4313      	orrs	r3, r2
 8004246:	b21b      	sxth	r3, r3
 8004248:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 800424c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004250:	2b00      	cmp	r3, #0
 8004252:	d003      	beq.n	800425c <modbus_handle_frame+0x334>
 8004254:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004258:	2b04      	cmp	r3, #4
 800425a:	d909      	bls.n	8004270 <modbus_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800425c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004260:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004264:	2203      	movs	r2, #3
 8004266:	4618      	mov	r0, r3
 8004268:	f000 fc8c 	bl	8004b84 <modbus_send_exception>
				return;
 800426c:	f000 bc1c 	b.w	8004aa8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8004270:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8004274:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004278:	4413      	add	r3, r2
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b01      	subs	r3, #1
 800427e:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8004282:	4b0a      	ldr	r3, [pc, #40]	@ (80042ac <modbus_handle_frame+0x384>)
 8004284:	881b      	ldrh	r3, [r3, #0]
 8004286:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800428a:	429a      	cmp	r2, r3
 800428c:	d310      	bcc.n	80042b0 <modbus_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800428e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004292:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004296:	2202      	movs	r2, #2
 8004298:	4618      	mov	r0, r3
 800429a:	f000 fc73 	bl	8004b84 <modbus_send_exception>
				return;
 800429e:	f000 bc03 	b.w	8004aa8 <modbus_handle_frame+0xb80>
 80042a2:	bf00      	nop
 80042a4:	200012f0 	.word	0x200012f0
 80042a8:	20000c28 	.word	0x20000c28
 80042ac:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80042b0:	4bc3      	ldr	r3, [pc, #780]	@ (80045c0 <modbus_handle_frame+0x698>)
 80042b2:	781a      	ldrb	r2, [r3, #0]
 80042b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042b8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042bc:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80042be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042c6:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80042ca:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80042cc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80042d0:	3307      	adds	r3, #7
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	da00      	bge.n	80042d8 <modbus_handle_frame+0x3b0>
 80042d6:	3307      	adds	r3, #7
 80042d8:	10db      	asrs	r3, r3, #3
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80042e0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80042e4:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80042e6:	2303      	movs	r3, #3
 80042e8:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80042f2:	2300      	movs	r3, #0
 80042f4:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80042f8:	2300      	movs	r3, #0
 80042fa:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80042fe:	e044      	b.n	800438a <modbus_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8004300:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004304:	4618      	mov	r0, r3
 8004306:	f7fe f9fb 	bl	8002700 <io_discrete_in_read>
 800430a:	4603      	mov	r3, r0
 800430c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8004310:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8004314:	2b01      	cmp	r3, #1
 8004316:	d10b      	bne.n	8004330 <modbus_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004318:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800431c:	2201      	movs	r2, #1
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	b25a      	sxtb	r2, r3
 8004324:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8004328:	4313      	orrs	r3, r2
 800432a:	b25b      	sxtb	r3, r3
 800432c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8004330:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004334:	3301      	adds	r3, #1
 8004336:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800433a:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800433e:	2b08      	cmp	r3, #8
 8004340:	d006      	beq.n	8004350 <modbus_handle_frame+0x428>
 8004342:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004346:	3b01      	subs	r3, #1
 8004348:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800434c:	429a      	cmp	r2, r3
 800434e:	d112      	bne.n	8004376 <modbus_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8004350:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800435a:	4619      	mov	r1, r3
 800435c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004360:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004364:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8004368:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800436a:	2300      	movs	r3, #0
 800436c:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8004370:	2300      	movs	r3, #0
 8004372:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8004376:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800437a:	3301      	adds	r3, #1
 800437c:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8004380:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8004384:	3301      	adds	r3, #1
 8004386:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800438a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800438e:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8004392:	429a      	cmp	r2, r3
 8004394:	dbb4      	blt.n	8004300 <modbus_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8004396:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800439a:	f107 030c 	add.w	r3, r7, #12
 800439e:	4611      	mov	r1, r2
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fbc5 	bl	8004b30 <modbus_send_response>
 80043a6:	e37f      	b.n	8004aa8 <modbus_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80043a8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043ac:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	3302      	adds	r3, #2
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	b21b      	sxth	r3, r3
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	b21a      	sxth	r2, r3
 80043bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043c0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3303      	adds	r3, #3
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	b21b      	sxth	r3, r3
 80043cc:	4313      	orrs	r3, r2
 80043ce:	b21b      	sxth	r3, r3
 80043d0:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80043d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	3304      	adds	r3, #4
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	b21b      	sxth	r3, r3
 80043e4:	021b      	lsls	r3, r3, #8
 80043e6:	b21a      	sxth	r2, r3
 80043e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80043ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	3305      	adds	r3, #5
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	b21b      	sxth	r3, r3
 80043f8:	4313      	orrs	r3, r2
 80043fa:	b21b      	sxth	r3, r3
 80043fc:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8004400:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <modbus_handle_frame+0x4ec>
 8004408:	4b6e      	ldr	r3, [pc, #440]	@ (80045c4 <modbus_handle_frame+0x69c>)
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8004410:	429a      	cmp	r2, r3
 8004412:	d908      	bls.n	8004426 <modbus_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004414:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004418:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800441c:	2203      	movs	r2, #3
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fbb0 	bl	8004b84 <modbus_send_exception>
				return;
 8004424:	e340      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004426:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800442a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800442e:	4413      	add	r3, r2
 8004430:	b29b      	uxth	r3, r3
 8004432:	3b01      	subs	r3, #1
 8004434:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8004438:	4b62      	ldr	r3, [pc, #392]	@ (80045c4 <modbus_handle_frame+0x69c>)
 800443a:	881b      	ldrh	r3, [r3, #0]
 800443c:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8004440:	429a      	cmp	r2, r3
 8004442:	d308      	bcc.n	8004456 <modbus_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004444:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004448:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800444c:	2202      	movs	r2, #2
 800444e:	4618      	mov	r0, r3
 8004450:	f000 fb98 	bl	8004b84 <modbus_send_exception>
				return;
 8004454:	e328      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004456:	4b5a      	ldr	r3, [pc, #360]	@ (80045c0 <modbus_handle_frame+0x698>)
 8004458:	781a      	ldrb	r2, [r3, #0]
 800445a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800445e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004462:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004464:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004468:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800446c:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004470:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8004472:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8004476:	b2db      	uxtb	r3, r3
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	b2da      	uxtb	r2, r3
 800447c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004480:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004484:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004486:	2303      	movs	r3, #3
 8004488:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800448c:	2300      	movs	r3, #0
 800448e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004492:	e02f      	b.n	80044f4 <modbus_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8004494:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8004498:	4618      	mov	r0, r3
 800449a:	f7fe f9b9 	bl	8002810 <io_holding_reg_read>
 800449e:	4603      	mov	r3, r0
 80044a0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80044a4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80044a8:	0a1b      	lsrs	r3, r3, #8
 80044aa:	b299      	uxth	r1, r3
 80044ac:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80044b6:	461a      	mov	r2, r3
 80044b8:	b2c9      	uxtb	r1, r1
 80044ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80044c2:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80044c4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80044ce:	461a      	mov	r2, r3
 80044d0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80044d4:	b2d9      	uxtb	r1, r3
 80044d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80044da:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80044de:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80044e0:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80044e4:	3301      	adds	r3, #1
 80044e6:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80044ea:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80044ee:	3301      	adds	r3, #1
 80044f0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80044f4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80044f8:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80044fc:	429a      	cmp	r2, r3
 80044fe:	dbc9      	blt.n	8004494 <modbus_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8004500:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8004504:	f107 030c 	add.w	r3, r7, #12
 8004508:	4611      	mov	r1, r2
 800450a:	4618      	mov	r0, r3
 800450c:	f000 fb10 	bl	8004b30 <modbus_send_response>
 8004510:	e2ca      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004512:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004516:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	3302      	adds	r3, #2
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	b21b      	sxth	r3, r3
 8004522:	021b      	lsls	r3, r3, #8
 8004524:	b21a      	sxth	r2, r3
 8004526:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800452a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3303      	adds	r3, #3
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	b21b      	sxth	r3, r3
 8004536:	4313      	orrs	r3, r2
 8004538:	b21b      	sxth	r3, r3
 800453a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800453e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004542:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	3304      	adds	r3, #4
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	b21b      	sxth	r3, r3
 800454e:	021b      	lsls	r3, r3, #8
 8004550:	b21a      	sxth	r2, r3
 8004552:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004556:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	3305      	adds	r3, #5
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	b21b      	sxth	r3, r3
 8004562:	4313      	orrs	r3, r2
 8004564:	b21b      	sxth	r3, r3
 8004566:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800456a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800456e:	2b00      	cmp	r3, #0
 8004570:	d005      	beq.n	800457e <modbus_handle_frame+0x656>
 8004572:	4b15      	ldr	r3, [pc, #84]	@ (80045c8 <modbus_handle_frame+0x6a0>)
 8004574:	881b      	ldrh	r3, [r3, #0]
 8004576:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800457a:	429a      	cmp	r2, r3
 800457c:	d908      	bls.n	8004590 <modbus_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800457e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004582:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004586:	2203      	movs	r2, #3
 8004588:	4618      	mov	r0, r3
 800458a:	f000 fafb 	bl	8004b84 <modbus_send_exception>
				return;
 800458e:	e28b      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8004590:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8004594:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004598:	4413      	add	r3, r2
 800459a:	b29b      	uxth	r3, r3
 800459c:	3b01      	subs	r3, #1
 800459e:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80045a2:	4b09      	ldr	r3, [pc, #36]	@ (80045c8 <modbus_handle_frame+0x6a0>)
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d30e      	bcc.n	80045cc <modbus_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80045ae:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80045b2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80045b6:	2202      	movs	r2, #2
 80045b8:	4618      	mov	r0, r3
 80045ba:	f000 fae3 	bl	8004b84 <modbus_send_exception>
				return;
 80045be:	e273      	b.n	8004aa8 <modbus_handle_frame+0xb80>
 80045c0:	200012f0 	.word	0x200012f0
 80045c4:	20000dd0 	.word	0x20000dd0
 80045c8:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80045cc:	4bb2      	ldr	r3, [pc, #712]	@ (8004898 <modbus_handle_frame+0x970>)
 80045ce:	781a      	ldrb	r2, [r3, #0]
 80045d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045d4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045d8:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80045da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045e2:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80045e6:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80045e8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80045f6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80045fa:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80045fc:	2303      	movs	r3, #3
 80045fe:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8004602:	2300      	movs	r3, #0
 8004604:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004608:	e02f      	b.n	800466a <modbus_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 800460a:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800460e:	4618      	mov	r0, r3
 8004610:	f7fe f9b6 	bl	8002980 <io_input_reg_read>
 8004614:	4603      	mov	r3, r0
 8004616:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 800461a:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800461e:	0a1b      	lsrs	r3, r3, #8
 8004620:	b299      	uxth	r1, r3
 8004622:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004626:	1c5a      	adds	r2, r3, #1
 8004628:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800462c:	461a      	mov	r2, r3
 800462e:	b2c9      	uxtb	r1, r1
 8004630:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004634:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004638:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 800463a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800463e:	1c5a      	adds	r2, r3, #1
 8004640:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8004644:	461a      	mov	r2, r3
 8004646:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800464a:	b2d9      	uxtb	r1, r3
 800464c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004650:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004654:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8004656:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800465a:	3301      	adds	r3, #1
 800465c:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8004660:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8004664:	3301      	adds	r3, #1
 8004666:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800466a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800466e:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8004672:	429a      	cmp	r2, r3
 8004674:	dbc9      	blt.n	800460a <modbus_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8004676:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800467a:	f107 030c 	add.w	r3, r7, #12
 800467e:	4611      	mov	r1, r2
 8004680:	4618      	mov	r0, r3
 8004682:	f000 fa55 	bl	8004b30 <modbus_send_response>
 8004686:	e20f      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8004688:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800468c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3302      	adds	r3, #2
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	b21b      	sxth	r3, r3
 8004698:	021b      	lsls	r3, r3, #8
 800469a:	b21a      	sxth	r2, r3
 800469c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	3303      	adds	r3, #3
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	b21b      	sxth	r3, r3
 80046ac:	4313      	orrs	r3, r2
 80046ae:	b21b      	sxth	r3, r3
 80046b0:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80046b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3304      	adds	r3, #4
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	b21b      	sxth	r3, r3
 80046c4:	021b      	lsls	r3, r3, #8
 80046c6:	b21a      	sxth	r2, r3
 80046c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80046cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	3305      	adds	r3, #5
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	b21b      	sxth	r3, r3
 80046d8:	4313      	orrs	r3, r2
 80046da:	b21b      	sxth	r3, r3
 80046dc:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80046e0:	4b6e      	ldr	r3, [pc, #440]	@ (800489c <modbus_handle_frame+0x974>)
 80046e2:	881b      	ldrh	r3, [r3, #0]
 80046e4:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d308      	bcc.n	80046fe <modbus_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80046ec:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80046f0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80046f4:	2202      	movs	r2, #2
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 fa44 	bl	8004b84 <modbus_send_exception>
				return;
 80046fc:	e1d4      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80046fe:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8004702:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8004706:	bf0c      	ite	eq
 8004708:	2301      	moveq	r3, #1
 800470a:	2300      	movne	r3, #0
 800470c:	b2db      	uxtb	r3, r3
 800470e:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8004712:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8004716:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 800471a:	4611      	mov	r1, r2
 800471c:	4618      	mov	r0, r3
 800471e:	f7fd ff65 	bl	80025ec <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8004722:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004726:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800472a:	2106      	movs	r1, #6
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	f000 f9ff 	bl	8004b30 <modbus_send_response>
			break;
 8004732:	e1b9      	b.n	8004aa8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8004734:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004738:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	3302      	adds	r3, #2
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	b21b      	sxth	r3, r3
 8004744:	021b      	lsls	r3, r3, #8
 8004746:	b21a      	sxth	r2, r3
 8004748:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800474c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	3303      	adds	r3, #3
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	b21b      	sxth	r3, r3
 8004758:	4313      	orrs	r3, r2
 800475a:	b21b      	sxth	r3, r3
 800475c:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8004760:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004764:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3304      	adds	r3, #4
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	b21b      	sxth	r3, r3
 8004770:	021b      	lsls	r3, r3, #8
 8004772:	b21a      	sxth	r2, r3
 8004774:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004778:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	3305      	adds	r3, #5
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	b21b      	sxth	r3, r3
 8004784:	4313      	orrs	r3, r2
 8004786:	b21b      	sxth	r3, r3
 8004788:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 800478c:	4b44      	ldr	r3, [pc, #272]	@ (80048a0 <modbus_handle_frame+0x978>)
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8004794:	429a      	cmp	r2, r3
 8004796:	d308      	bcc.n	80047aa <modbus_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004798:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800479c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80047a0:	2202      	movs	r2, #2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 f9ee 	bl	8004b84 <modbus_send_exception>
				return;
 80047a8:	e17e      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80047aa:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80047ae:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80047b2:	4611      	mov	r1, r2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7fe f84b 	bl	8002850 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80047ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047be:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047c2:	2106      	movs	r1, #6
 80047c4:	6818      	ldr	r0, [r3, #0]
 80047c6:	f000 f9b3 	bl	8004b30 <modbus_send_response>
			break;
 80047ca:	e16d      	b.n	8004aa8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80047cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3302      	adds	r3, #2
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	b21b      	sxth	r3, r3
 80047dc:	021b      	lsls	r3, r3, #8
 80047de:	b21a      	sxth	r2, r3
 80047e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	3303      	adds	r3, #3
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	b21b      	sxth	r3, r3
 80047f0:	4313      	orrs	r3, r2
 80047f2:	b21b      	sxth	r3, r3
 80047f4:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80047f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80047fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	3304      	adds	r3, #4
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	b21b      	sxth	r3, r3
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	b21a      	sxth	r2, r3
 800480c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004810:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3305      	adds	r3, #5
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	b21b      	sxth	r3, r3
 800481c:	4313      	orrs	r3, r2
 800481e:	b21b      	sxth	r3, r3
 8004820:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8004824:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004828:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	799b      	ldrb	r3, [r3, #6]
 8004830:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8004834:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8004838:	3307      	adds	r3, #7
 800483a:	2b00      	cmp	r3, #0
 800483c:	da00      	bge.n	8004840 <modbus_handle_frame+0x918>
 800483e:	3307      	adds	r3, #7
 8004840:	10db      	asrs	r3, r3, #3
 8004842:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004846:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 800484a:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800484e:	4413      	add	r3, r2
 8004850:	4a12      	ldr	r2, [pc, #72]	@ (800489c <modbus_handle_frame+0x974>)
 8004852:	8812      	ldrh	r2, [r2, #0]
 8004854:	4293      	cmp	r3, r2
 8004856:	dd08      	ble.n	800486a <modbus_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004858:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800485c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004860:	2202      	movs	r2, #2
 8004862:	4618      	mov	r0, r3
 8004864:	f000 f98e 	bl	8004b84 <modbus_send_exception>
				return;
 8004868:	e11e      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 800486a:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800486e:	b29b      	uxth	r3, r3
 8004870:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8004874:	429a      	cmp	r2, r3
 8004876:	d008      	beq.n	800488a <modbus_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004878:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800487c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004880:	2203      	movs	r2, #3
 8004882:	4618      	mov	r0, r3
 8004884:	f000 f97e 	bl	8004b84 <modbus_send_exception>
				return;
 8004888:	e10e      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 800488a:	2307      	movs	r3, #7
 800488c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8004890:	2300      	movs	r3, #0
 8004892:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004896:	e044      	b.n	8004922 <modbus_handle_frame+0x9fa>
 8004898:	200012f0 	.word	0x200012f0
 800489c:	20000c28 	.word	0x20000c28
 80048a0:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 80048a4:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80048a8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80048ac:	4413      	add	r3, r2
 80048ae:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 80048b2:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80048b6:	08db      	lsrs	r3, r3, #3
 80048b8:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 80048bc:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80048c0:	f003 0307 	and.w	r3, r3, #7
 80048c4:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80048c8:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80048cc:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80048d0:	4413      	add	r3, r2
 80048d2:	461a      	mov	r2, r3
 80048d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80048d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4413      	add	r3, r2
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	461a      	mov	r2, r3
 80048e4:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80048e8:	fa42 f303 	asr.w	r3, r2, r3
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80048f6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	bf14      	ite	ne
 80048fe:	2301      	movne	r3, #1
 8004900:	2300      	moveq	r3, #0
 8004902:	b2db      	uxtb	r3, r3
 8004904:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8004908:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800490c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8004910:	4611      	mov	r1, r2
 8004912:	4618      	mov	r0, r3
 8004914:	f7fd fe6a 	bl	80025ec <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8004918:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800491c:	3301      	adds	r3, #1
 800491e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8004922:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8004926:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800492a:	429a      	cmp	r2, r3
 800492c:	d3ba      	bcc.n	80048a4 <modbus_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800492e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004932:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004936:	2106      	movs	r1, #6
 8004938:	6818      	ldr	r0, [r3, #0]
 800493a:	f000 f8f9 	bl	8004b30 <modbus_send_response>
			break;
 800493e:	e0b3      	b.n	8004aa8 <modbus_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004940:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004944:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	3302      	adds	r3, #2
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	b21b      	sxth	r3, r3
 8004950:	021b      	lsls	r3, r3, #8
 8004952:	b21a      	sxth	r2, r3
 8004954:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004958:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	3303      	adds	r3, #3
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	b21b      	sxth	r3, r3
 8004964:	4313      	orrs	r3, r2
 8004966:	b21b      	sxth	r3, r3
 8004968:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800496c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004970:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	3304      	adds	r3, #4
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	b21b      	sxth	r3, r3
 800497c:	021b      	lsls	r3, r3, #8
 800497e:	b21a      	sxth	r2, r3
 8004980:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004984:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	3305      	adds	r3, #5
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	b21b      	sxth	r3, r3
 8004990:	4313      	orrs	r3, r2
 8004992:	b21b      	sxth	r3, r3
 8004994:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8004998:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800499c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	799b      	ldrb	r3, [r3, #6]
 80049a4:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 80049a8:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 80049ac:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80049b0:	4413      	add	r3, r2
 80049b2:	4a3f      	ldr	r2, [pc, #252]	@ (8004ab0 <modbus_handle_frame+0xb88>)
 80049b4:	8812      	ldrh	r2, [r2, #0]
 80049b6:	4293      	cmp	r3, r2
 80049b8:	dd08      	ble.n	80049cc <modbus_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80049ba:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80049be:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80049c2:	2202      	movs	r2, #2
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 f8dd 	bl	8004b84 <modbus_send_exception>
				return;
 80049ca:	e06d      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80049cc:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 80049d0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80049d4:	005b      	lsls	r3, r3, #1
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d008      	beq.n	80049ec <modbus_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80049da:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80049de:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80049e2:	2203      	movs	r2, #3
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 f8cd 	bl	8004b84 <modbus_send_exception>
				return;
 80049ea:	e05d      	b.n	8004aa8 <modbus_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80049ec:	2307      	movs	r3, #7
 80049ee:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80049f2:	2300      	movs	r3, #0
 80049f4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80049f8:	e034      	b.n	8004a64 <modbus_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80049fa:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8004a04:	4413      	add	r3, r2
 8004a06:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8004a0a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004a0e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004a12:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004a16:	6812      	ldr	r2, [r2, #0]
 8004a18:	4413      	add	r3, r2
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	b21b      	sxth	r3, r3
 8004a1e:	021b      	lsls	r3, r3, #8
 8004a20:	b21a      	sxth	r2, r3
 8004a22:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004a26:	3301      	adds	r3, #1
 8004a28:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004a2c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004a30:	6809      	ldr	r1, [r1, #0]
 8004a32:	440b      	add	r3, r1
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	b21b      	sxth	r3, r3
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	b21b      	sxth	r3, r3
 8004a3c:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8004a40:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8004a44:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8004a48:	4611      	mov	r1, r2
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7fd ff00 	bl	8002850 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8004a50:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004a54:	3302      	adds	r3, #2
 8004a56:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8004a5a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8004a5e:	3301      	adds	r3, #1
 8004a60:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004a64:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8004a68:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	dbc4      	blt.n	80049fa <modbus_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8004a70:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a74:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a78:	2106      	movs	r1, #6
 8004a7a:	6818      	ldr	r0, [r3, #0]
 8004a7c:	f000 f858 	bl	8004b30 <modbus_send_response>
			break;
 8004a80:	e012      	b.n	8004aa8 <modbus_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8004a82:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a86:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004a8a:	881a      	ldrh	r2, [r3, #0]
 8004a8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004a90:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004a94:	4611      	mov	r1, r2
 8004a96:	6818      	ldr	r0, [r3, #0]
 8004a98:	f000 f8ac 	bl	8004bf4 <modbus_vendor_handle_frame>
			break;
 8004a9c:	e004      	b.n	8004aa8 <modbus_handle_frame+0xb80>
	if (len < 6) return;
 8004a9e:	bf00      	nop
 8004aa0:	e002      	b.n	8004aa8 <modbus_handle_frame+0xb80>
	if (address != slave_address) return;
 8004aa2:	bf00      	nop
 8004aa4:	e000      	b.n	8004aa8 <modbus_handle_frame+0xb80>
		return;
 8004aa6:	bf00      	nop
		}
	}
}
 8004aa8:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	20000dd0 	.word	0x20000dd0

08004ab4 <modbus_crc16>:


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8004ac0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ac4:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	81bb      	strh	r3, [r7, #12]
 8004aca:	e026      	b.n	8004b1a <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8004acc:	89bb      	ldrh	r3, [r7, #12]
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	89fb      	ldrh	r3, [r7, #14]
 8004ad8:	4053      	eors	r3, r2
 8004ada:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004adc:	2300      	movs	r3, #0
 8004ade:	72fb      	strb	r3, [r7, #11]
 8004ae0:	e015      	b.n	8004b0e <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8004ae2:	89fb      	ldrh	r3, [r7, #14]
 8004ae4:	f003 0301 	and.w	r3, r3, #1
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00a      	beq.n	8004b02 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8004aec:	89fb      	ldrh	r3, [r7, #14]
 8004aee:	085b      	lsrs	r3, r3, #1
 8004af0:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8004af2:	89fb      	ldrh	r3, [r7, #14]
 8004af4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8004af8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8004afc:	43db      	mvns	r3, r3
 8004afe:	81fb      	strh	r3, [r7, #14]
 8004b00:	e002      	b.n	8004b08 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8004b02:	89fb      	ldrh	r3, [r7, #14]
 8004b04:	085b      	lsrs	r3, r3, #1
 8004b06:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8004b08:	7afb      	ldrb	r3, [r7, #11]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	72fb      	strb	r3, [r7, #11]
 8004b0e:	7afb      	ldrb	r3, [r7, #11]
 8004b10:	2b07      	cmp	r3, #7
 8004b12:	d9e6      	bls.n	8004ae2 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8004b14:	89bb      	ldrh	r3, [r7, #12]
 8004b16:	3301      	adds	r3, #1
 8004b18:	81bb      	strh	r3, [r7, #12]
 8004b1a:	89ba      	ldrh	r2, [r7, #12]
 8004b1c:	887b      	ldrh	r3, [r7, #2]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d3d4      	bcc.n	8004acc <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8004b22:	89fb      	ldrh	r3, [r7, #14]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b084      	sub	sp, #16
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	460b      	mov	r3, r1
 8004b3a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8004b3c:	887b      	ldrh	r3, [r7, #2]
 8004b3e:	4619      	mov	r1, r3
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f7ff ffb7 	bl	8004ab4 <modbus_crc16>
 8004b46:	4603      	mov	r3, r0
 8004b48:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8004b4a:	887b      	ldrh	r3, [r7, #2]
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	807a      	strh	r2, [r7, #2]
 8004b50:	461a      	mov	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4413      	add	r3, r2
 8004b56:	89fa      	ldrh	r2, [r7, #14]
 8004b58:	b2d2      	uxtb	r2, r2
 8004b5a:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8004b5c:	89fb      	ldrh	r3, [r7, #14]
 8004b5e:	0a1b      	lsrs	r3, r3, #8
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	887b      	ldrh	r3, [r7, #2]
 8004b64:	1c59      	adds	r1, r3, #1
 8004b66:	8079      	strh	r1, [r7, #2]
 8004b68:	4619      	mov	r1, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	440b      	add	r3, r1
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8004b72:	887b      	ldrh	r3, [r7, #2]
 8004b74:	4619      	mov	r1, r3
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 ff40 	bl	80059fc <RS485_Transmit>
}
 8004b7c:	bf00      	nop
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	71fb      	strb	r3, [r7, #7]
 8004b8e:	460b      	mov	r3, r1
 8004b90:	71bb      	strb	r3, [r7, #6]
 8004b92:	4613      	mov	r3, r2
 8004b94:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8004b96:	79fb      	ldrb	r3, [r7, #7]
 8004b98:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8004b9a:	79bb      	ldrb	r3, [r7, #6]
 8004b9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8004ba4:	797b      	ldrb	r3, [r7, #5]
 8004ba6:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8004ba8:	f107 0308 	add.w	r3, r7, #8
 8004bac:	2103      	movs	r1, #3
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff ff80 	bl	8004ab4 <modbus_crc16>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8004bb8:	89fb      	ldrh	r3, [r7, #14]
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8004bbe:	89fb      	ldrh	r3, [r7, #14]
 8004bc0:	0a1b      	lsrs	r3, r3, #8
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8004bc8:	f107 0308 	add.w	r3, r7, #8
 8004bcc:	2105      	movs	r1, #5
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 ff14 	bl	80059fc <RS485_Transmit>
}
 8004bd4:	bf00      	nop
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
	return slave_address;
 8004be0:	4b03      	ldr	r3, [pc, #12]	@ (8004bf0 <modbusGetSlaveAddress+0x14>)
 8004be2:	781b      	ldrb	r3, [r3, #0]
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	200012f0 	.word	0x200012f0

08004bf4 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b0ee      	sub	sp, #440	@ 0x1b8
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004bfe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004c02:	6018      	str	r0, [r3, #0]
 8004c04:	460a      	mov	r2, r1
 8004c06:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c0a:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004c0e:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 8004c10:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c14:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	785b      	ldrb	r3, [r3, #1]
 8004c1c:	f887 31ab 	strb.w	r3, [r7, #427]	@ 0x1ab
	uint8_t slave_address = modbusGetSlaveAddress();
 8004c20:	f7ff ffdc 	bl	8004bdc <modbusGetSlaveAddress>
 8004c24:	4603      	mov	r3, r0
 8004c26:	f887 31aa 	strb.w	r3, [r7, #426]	@ 0x1aa

	switch (function) {
 8004c2a:	f897 31ab 	ldrb.w	r3, [r7, #427]	@ 0x1ab
 8004c2e:	3b65      	subs	r3, #101	@ 0x65
 8004c30:	2b14      	cmp	r3, #20
 8004c32:	f200 866b 	bhi.w	800590c <modbus_vendor_handle_frame+0xd18>
 8004c36:	a201      	add	r2, pc, #4	@ (adr r2, 8004c3c <modbus_vendor_handle_frame+0x48>)
 8004c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3c:	08004c91 	.word	0x08004c91
 8004c40:	0800501b 	.word	0x0800501b
 8004c44:	08005089 	.word	0x08005089
 8004c48:	080052d9 	.word	0x080052d9
 8004c4c:	0800590d 	.word	0x0800590d
 8004c50:	0800590d 	.word	0x0800590d
 8004c54:	0800590d 	.word	0x0800590d
 8004c58:	0800590d 	.word	0x0800590d
 8004c5c:	0800590d 	.word	0x0800590d
 8004c60:	0800590d 	.word	0x0800590d
 8004c64:	0800590d 	.word	0x0800590d
 8004c68:	0800590d 	.word	0x0800590d
 8004c6c:	0800590d 	.word	0x0800590d
 8004c70:	0800590d 	.word	0x0800590d
 8004c74:	0800590d 	.word	0x0800590d
 8004c78:	0800590d 	.word	0x0800590d
 8004c7c:	08005393 	.word	0x08005393
 8004c80:	08005459 	.word	0x08005459
 8004c84:	080055db 	.word	0x080055db
 8004c88:	08005713 	.word	0x08005713
 8004c8c:	08005815 	.word	0x08005815
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 8004c90:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004c94:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8004c98:	881b      	ldrh	r3, [r3, #0]
 8004c9a:	2b16      	cmp	r3, #22
 8004c9c:	d009      	beq.n	8004cb2 <modbus_vendor_handle_frame+0xbe>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004c9e:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004ca2:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004ca6:	2203      	movs	r2, #3
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff ff6b 	bl	8004b84 <modbus_send_exception>
				return;
 8004cae:	f000 be36 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 8004cb2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cb6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	789b      	ldrb	r3, [r3, #2]
 8004cbe:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 8004cc2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cc6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3303      	adds	r3, #3
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	b21b      	sxth	r3, r3
 8004cd2:	021b      	lsls	r3, r3, #8
 8004cd4:	b21a      	sxth	r2, r3
 8004cd6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cda:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	3304      	adds	r3, #4
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	b21b      	sxth	r3, r3
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	b21b      	sxth	r3, r3
 8004cea:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op1Raw = frame[5];
 8004cee:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004cf2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	795b      	ldrb	r3, [r3, #5]
 8004cfa:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 8004cfe:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d02:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	3306      	adds	r3, #6
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	b21b      	sxth	r3, r3
 8004d0e:	021b      	lsls	r3, r3, #8
 8004d10:	b21a      	sxth	r2, r3
 8004d12:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d16:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3307      	adds	r3, #7
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	b21b      	sxth	r3, r3
 8004d22:	4313      	orrs	r3, r2
 8004d24:	b21b      	sxth	r3, r3
 8004d26:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t input_type2Raw = frame[8];
 8004d2a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d2e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	7a1b      	ldrb	r3, [r3, #8]
 8004d36:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 8004d3a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d3e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	3309      	adds	r3, #9
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	b21b      	sxth	r3, r3
 8004d4a:	021b      	lsls	r3, r3, #8
 8004d4c:	b21a      	sxth	r2, r3
 8004d4e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d52:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	330a      	adds	r3, #10
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	b21b      	sxth	r3, r3
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	b21b      	sxth	r3, r3
 8004d62:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint8_t op2Raw = frame[11];
 8004d66:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d6a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	7adb      	ldrb	r3, [r3, #11]
 8004d72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8004d76:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d7a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	330c      	adds	r3, #12
 8004d82:	781b      	ldrb	r3, [r3, #0]
 8004d84:	b21b      	sxth	r3, r3
 8004d86:	021b      	lsls	r3, r3, #8
 8004d88:	b21a      	sxth	r2, r3
 8004d8a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004d8e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	330d      	adds	r3, #13
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	b21b      	sxth	r3, r3
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	b21b      	sxth	r3, r3
 8004d9e:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158
			uint8_t joinRaw = frame[14];
 8004da2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004da6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	7b9b      	ldrb	r3, [r3, #14]
 8004dae:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			uint8_t output_typeRaw = frame[15];
 8004db2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004db6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	7bdb      	ldrb	r3, [r3, #15]
 8004dbe:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8004dc2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004dc6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	3310      	adds	r3, #16
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	b21b      	sxth	r3, r3
 8004dd2:	021b      	lsls	r3, r3, #8
 8004dd4:	b21a      	sxth	r2, r3
 8004dd6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004dda:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3311      	adds	r3, #17
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	b21b      	sxth	r3, r3
 8004de6:	4313      	orrs	r3, r2
 8004de8:	b21b      	sxth	r3, r3
 8004dea:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8004dee:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004df2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	3312      	adds	r3, #18
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	b21b      	sxth	r3, r3
 8004dfe:	021b      	lsls	r3, r3, #8
 8004e00:	b21a      	sxth	r2, r3
 8004e02:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004e06:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	3313      	adds	r3, #19
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b21b      	sxth	r3, r3
 8004e12:	4313      	orrs	r3, r2
 8004e14:	b21b      	sxth	r3, r3
 8004e16:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8004e1a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00b      	beq.n	8004e3a <modbus_vendor_handle_frame+0x246>
 8004e22:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004e26:	2b06      	cmp	r3, #6
 8004e28:	d807      	bhi.n	8004e3a <modbus_vendor_handle_frame+0x246>
 8004e2a:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d003      	beq.n	8004e3a <modbus_vendor_handle_frame+0x246>
 8004e32:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004e36:	2b06      	cmp	r3, #6
 8004e38:	d909      	bls.n	8004e4e <modbus_vendor_handle_frame+0x25a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e3a:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004e3e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004e42:	2203      	movs	r2, #3
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff fe9d 	bl	8004b84 <modbus_send_exception>
				return;
 8004e4a:	f000 bd68 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8004e4e:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d011      	beq.n	8004e7a <modbus_vendor_handle_frame+0x286>
 8004e56:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <modbus_vendor_handle_frame+0x272>
 8004e5e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004e62:	2b06      	cmp	r3, #6
 8004e64:	d909      	bls.n	8004e7a <modbus_vendor_handle_frame+0x286>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e66:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004e6a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004e6e:	2203      	movs	r2, #3
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7ff fe87 	bl	8004b84 <modbus_send_exception>
				return;
 8004e76:	f000 bd52 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8004e7a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <modbus_vendor_handle_frame+0x296>
 8004e82:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004e86:	2b06      	cmp	r3, #6
 8004e88:	d909      	bls.n	8004e9e <modbus_vendor_handle_frame+0x2aa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004e8a:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004e8e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004e92:	2203      	movs	r2, #3
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7ff fe75 	bl	8004b84 <modbus_send_exception>
				return;
 8004e9a:	f000 bd40 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8004e9e:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d011      	beq.n	8004eca <modbus_vendor_handle_frame+0x2d6>
 8004ea6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d003      	beq.n	8004eb6 <modbus_vendor_handle_frame+0x2c2>
 8004eae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004eb2:	2b06      	cmp	r3, #6
 8004eb4:	d909      	bls.n	8004eca <modbus_vendor_handle_frame+0x2d6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004eb6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004eba:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f7ff fe5f 	bl	8004b84 <modbus_send_exception>
				return;
 8004ec6:	f000 bd2a 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8004eca:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <modbus_vendor_handle_frame+0x2e6>
 8004ed2:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004ed6:	2b03      	cmp	r3, #3
 8004ed8:	d909      	bls.n	8004eee <modbus_vendor_handle_frame+0x2fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004eda:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8004ede:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff fe4d 	bl	8004b84 <modbus_send_exception>
				return;
 8004eea:	f000 bd18 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8004eee:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	f887 3151 	strb.w	r3, [r7, #337]	@ 0x151
			RegisterType output_type = output_typeRaw - 1;
 8004ef8:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8004efc:	3b01      	subs	r3, #1
 8004efe:	f887 3150 	strb.w	r3, [r7, #336]	@ 0x150
			ComparisonOp op1 = op1Raw - 1;
 8004f02:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8004f06:	3b01      	subs	r3, #1
 8004f08:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			LogicJoin join = joinRaw - 1;
 8004f0c:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004f10:	3b01      	subs	r3, #1
 8004f12:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

			RegisterType input_type2 = 0;
 8004f16:	2300      	movs	r3, #0
 8004f18:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
			ComparisonOp op2 = 0;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	f887 31ae 	strb.w	r3, [r7, #430]	@ 0x1ae
			if (joinRaw != 1) {
 8004f22:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d009      	beq.n	8004f3e <modbus_vendor_handle_frame+0x34a>
				input_type2 = input_type2Raw - 1;
 8004f2a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
				op2 = op2Raw - 1;
 8004f34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f38:	3b01      	subs	r3, #1
 8004f3a:	f887 31ae 	strb.w	r3, [r7, #430]	@ 0x1ae
			}


			LogicRule newRule = {
 8004f3e:	f897 3151 	ldrb.w	r3, [r7, #337]	@ 0x151
 8004f42:	f887 3134 	strb.w	r3, [r7, #308]	@ 0x134
 8004f46:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8004f4a:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
 8004f4e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004f52:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8004f56:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8004f5a:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8004f5e:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8004f62:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8004f66:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8004f6a:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8004f6e:	f897 31ae 	ldrb.w	r3, [r7, #430]	@ 0x1ae
 8004f72:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8004f76:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8004f7a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8004f7e:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004f82:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8004f86:	f897 3150 	ldrb.w	r3, [r7, #336]	@ 0x150
 8004f8a:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
 8004f8e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8004f92:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8004f96:	f8b7 3152 	ldrh.w	r3, [r7, #338]	@ 0x152
 8004f9a:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			bool status = automation_add_rule(newRule);
 8004fa4:	466b      	mov	r3, sp
 8004fa6:	f507 72a2 	add.w	r2, r7, #324	@ 0x144
 8004faa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004fae:	6018      	str	r0, [r3, #0]
 8004fb0:	3304      	adds	r3, #4
 8004fb2:	8019      	strh	r1, [r3, #0]
 8004fb4:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8004fb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004fba:	f7fc f927 	bl	800120c <automation_add_rule>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
			if (status == false) {
 8004fc4:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8004fc8:	f083 0301 	eor.w	r3, r3, #1
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d002      	beq.n	8004fd8 <modbus_vendor_handle_frame+0x3e4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004fd8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004fdc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004fe0:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8004fe4:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8004fe6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004fea:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004fee:	2265      	movs	r2, #101	@ 0x65
 8004ff0:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8004ff2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8004ff6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8004ffa:	f897 21ad 	ldrb.w	r2, [r7, #429]	@ 0x1ad
 8004ffe:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005000:	2303      	movs	r3, #3
 8005002:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

			modbus_send_response(responseData, responseLen);
 8005006:	f8b7 214a 	ldrh.w	r2, [r7, #330]	@ 0x14a
 800500a:	f107 030c 	add.w	r3, r7, #12
 800500e:	4611      	mov	r1, r2
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff fd8d 	bl	8004b30 <modbus_send_response>
 8005016:	f000 bc82 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 800501a:	f7fc f937 	bl	800128c <automation_get_rule_count>
 800501e:	4603      	mov	r3, r0
 8005020:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a

			responseData[0] = slave_address; // the address of us
 8005024:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005028:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800502c:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005030:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005032:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005036:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800503a:	2265      	movs	r2, #101	@ 0x65
 800503c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 800503e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005042:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005046:	2202      	movs	r2, #2
 8005048:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 800504a:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 800504e:	0a1b      	lsrs	r3, r3, #8
 8005050:	b29b      	uxth	r3, r3
 8005052:	b2da      	uxtb	r2, r3
 8005054:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005058:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800505c:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 800505e:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8005062:	b2da      	uxtb	r2, r3
 8005064:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005068:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800506c:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 800506e:	2305      	movs	r3, #5
 8005070:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			modbus_send_response(responseData, responseLen);
 8005074:	f8b7 2168 	ldrh.w	r2, [r7, #360]	@ 0x168
 8005078:	f107 030c 	add.w	r3, r7, #12
 800507c:	4611      	mov	r1, r2
 800507e:	4618      	mov	r0, r3
 8005080:	f7ff fd56 	bl	8004b30 <modbus_send_response>
			break;
 8005084:	f000 bc4b 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005088:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800508c:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8005090:	881b      	ldrh	r3, [r3, #0]
 8005092:	2b06      	cmp	r3, #6
 8005094:	d009      	beq.n	80050aa <modbus_vendor_handle_frame+0x4b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005096:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800509a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800509e:	2203      	movs	r2, #3
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7ff fd6f 	bl	8004b84 <modbus_send_exception>
				return;
 80050a6:	f000 bc3a 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80050aa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80050ae:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3302      	adds	r3, #2
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	b21b      	sxth	r3, r3
 80050ba:	021b      	lsls	r3, r3, #8
 80050bc:	b21a      	sxth	r2, r3
 80050be:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80050c2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3303      	adds	r3, #3
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	b21b      	sxth	r3, r3
 80050ce:	4313      	orrs	r3, r2
 80050d0:	b21b      	sxth	r3, r3
 80050d2:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 80050d6:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 80050da:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 80050de:	4611      	mov	r1, r2
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7fc f8df 	bl	80012a4 <automation_get_rule>
 80050e6:	4603      	mov	r3, r0
 80050e8:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			if (status == false) {
 80050ec:	f897 3183 	ldrb.w	r3, [r7, #387]	@ 0x183
 80050f0:	f083 0301 	eor.w	r3, r3, #1
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d009      	beq.n	800510e <modbus_vendor_handle_frame+0x51a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80050fa:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80050fe:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005102:	2204      	movs	r2, #4
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff fd3d 	bl	8004b84 <modbus_send_exception>
				return;
 800510a:	f000 bc08 	b.w	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 800510e:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8005112:	3301      	adds	r3, #1
 8005114:	f887 3182 	strb.w	r3, [r7, #386]	@ 0x182
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8005118:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800511c:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005120:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005124:	3301      	adds	r3, #1
 8005126:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 800512a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800512e:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8005132:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005136:	3301      	adds	r3, #1
 8005138:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 800513c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005140:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8005144:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8005148:	3301      	adds	r3, #1
 800514a:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 800514e:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005152:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8005156:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800515a:	3301      	adds	r3, #1
 800515c:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8005160:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 8005164:	3301      	adds	r3, #1
 8005166:	f887 3172 	strb.w	r3, [r7, #370]	@ 0x172
			uint16_t output_reg = (uint16_t)rule.output_reg;
 800516a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 800516e:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			uint16_t output_value = (uint16_t)rule.output_value;
 8005172:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8005176:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 800517a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800517e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005182:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005186:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8005188:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800518c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005190:	2267      	movs	r2, #103	@ 0x67
 8005192:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8005194:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005198:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800519c:	f897 2182 	ldrb.w	r2, [r7, #386]	@ 0x182
 80051a0:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 80051a2:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80051a6:	0a1b      	lsrs	r3, r3, #8
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	b2da      	uxtb	r2, r3
 80051ac:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051b0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051b4:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 80051b6:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80051ba:	b2da      	uxtb	r2, r3
 80051bc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051c0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051c4:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 80051c6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051ca:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051ce:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80051d2:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 80051d4:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80051d8:	0a1b      	lsrs	r3, r3, #8
 80051da:	b29b      	uxth	r3, r3
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051e2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051e6:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 80051e8:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80051ec:	b2da      	uxtb	r2, r3
 80051ee:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051f2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80051f6:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 80051f8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80051fc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005200:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005204:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8005206:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 800520a:	0a1b      	lsrs	r3, r3, #8
 800520c:	b29b      	uxth	r3, r3
 800520e:	b2da      	uxtb	r2, r3
 8005210:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005214:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005218:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 800521a:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 800521e:	b2da      	uxtb	r2, r3
 8005220:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005224:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005228:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 800522a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800522e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005232:	f897 2177 	ldrb.w	r2, [r7, #375]	@ 0x177
 8005236:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8005238:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 800523c:	0a1b      	lsrs	r3, r3, #8
 800523e:	b29b      	uxth	r3, r3
 8005240:	b2da      	uxtb	r2, r3
 8005242:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005246:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800524a:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 800524c:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8005250:	b2da      	uxtb	r2, r3
 8005252:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005256:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800525a:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 800525c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005260:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005264:	f897 2173 	ldrb.w	r2, [r7, #371]	@ 0x173
 8005268:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 800526a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800526e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005272:	f897 2172 	ldrb.w	r2, [r7, #370]	@ 0x172
 8005276:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8005278:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 800527c:	0a1b      	lsrs	r3, r3, #8
 800527e:	b29b      	uxth	r3, r3
 8005280:	b2da      	uxtb	r2, r3
 8005282:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005286:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800528a:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 800528c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005290:	b2da      	uxtb	r2, r3
 8005292:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005296:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800529a:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 800529c:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80052a0:	0a1b      	lsrs	r3, r3, #8
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	b2da      	uxtb	r2, r3
 80052a6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052aa:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80052ae:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 80052b0:	f8b7 316e 	ldrh.w	r3, [r7, #366]	@ 0x16e
 80052b4:	b2da      	uxtb	r2, r3
 80052b6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052ba:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80052be:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 80052c0:	2314      	movs	r3, #20
 80052c2:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			modbus_send_response(responseData, responseLen);
 80052c6:	f8b7 216c 	ldrh.w	r2, [r7, #364]	@ 0x16c
 80052ca:	f107 030c 	add.w	r3, r7, #12
 80052ce:	4611      	mov	r1, r2
 80052d0:	4618      	mov	r0, r3
 80052d2:	f7ff fc2d 	bl	8004b30 <modbus_send_response>
 80052d6:	e322      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 80052d8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052dc:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 80052e0:	881b      	ldrh	r3, [r3, #0]
 80052e2:	2b06      	cmp	r3, #6
 80052e4:	d008      	beq.n	80052f8 <modbus_vendor_handle_frame+0x704>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80052e6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80052ea:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80052ee:	2203      	movs	r2, #3
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff fc47 	bl	8004b84 <modbus_send_exception>
				return;
 80052f6:	e312      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 80052f8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80052fc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	3302      	adds	r3, #2
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	b21b      	sxth	r3, r3
 8005308:	021b      	lsls	r3, r3, #8
 800530a:	b21a      	sxth	r2, r3
 800530c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005310:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	3303      	adds	r3, #3
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	b21b      	sxth	r3, r3
 800531c:	4313      	orrs	r3, r2
 800531e:	b21b      	sxth	r3, r3
 8005320:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			bool status = automation_delete_rule(ruleIndex);
 8005324:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8005328:	4618      	mov	r0, r3
 800532a:	f7fb ffe7 	bl	80012fc <automation_delete_rule>
 800532e:	4603      	mov	r3, r0
 8005330:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			if (status == false) {
 8005334:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8005338:	f083 0301 	eor.w	r3, r3, #1
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <modbus_vendor_handle_frame+0x760>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005342:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005346:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800534a:	2204      	movs	r2, #4
 800534c:	4618      	mov	r0, r3
 800534e:	f7ff fc19 	bl	8004b84 <modbus_send_exception>
				return;
 8005352:	e2e4      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005354:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005358:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800535c:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005360:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8005362:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005366:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800536a:	2268      	movs	r2, #104	@ 0x68
 800536c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 800536e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005372:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005376:	2201      	movs	r2, #1
 8005378:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800537a:	2303      	movs	r3, #3
 800537c:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186

			modbus_send_response(responseData, responseLen);
 8005380:	f8b7 2186 	ldrh.w	r2, [r7, #390]	@ 0x186
 8005384:	f107 030c 	add.w	r3, r7, #12
 8005388:	4611      	mov	r1, r2
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff fbd0 	bl	8004b30 <modbus_send_response>
 8005390:	e2c5      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005392:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005396:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800539a:	881b      	ldrh	r3, [r3, #0]
 800539c:	2b06      	cmp	r3, #6
 800539e:	d008      	beq.n	80053b2 <modbus_vendor_handle_frame+0x7be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053a0:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80053a4:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80053a8:	2203      	movs	r2, #3
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7ff fbea 	bl	8004b84 <modbus_send_exception>
				return;
 80053b0:	e2b5      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 80053b2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053b6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3302      	adds	r3, #2
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d008      	beq.n	80053d6 <modbus_vendor_handle_frame+0x7e2>
 80053c4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053c8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	3302      	adds	r3, #2
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d908      	bls.n	80053e8 <modbus_vendor_handle_frame+0x7f4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80053d6:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80053da:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80053de:	2203      	movs	r2, #3
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff fbcf 	bl	8004b84 <modbus_send_exception>
				return;
 80053e6:	e29a      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80053e8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80053ec:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3302      	adds	r3, #2
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	3b01      	subs	r3, #1
 80053f8:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f

			bool status = io_virtual_add(registerType);
 80053fc:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8005400:	4618      	mov	r0, r3
 8005402:	f7fd fb21 	bl	8002a48 <io_virtual_add>
 8005406:	4603      	mov	r3, r0
 8005408:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
			if (status == false) {
 800540c:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8005410:	f083 0301 	eor.w	r3, r3, #1
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d008      	beq.n	800542c <modbus_vendor_handle_frame+0x838>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800541a:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800541e:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005422:	2204      	movs	r2, #4
 8005424:	4618      	mov	r0, r3
 8005426:	f7ff fbad 	bl	8004b84 <modbus_send_exception>
				return;
 800542a:	e278      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 800542c:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005430:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8005434:	2375      	movs	r3, #117	@ 0x75
 8005436:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 800543a:	2301      	movs	r3, #1
 800543c:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8005440:	2303      	movs	r3, #3
 8005442:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			modbus_send_response(responseData, responseLen);
 8005446:	f8b7 218c 	ldrh.w	r2, [r7, #396]	@ 0x18c
 800544a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800544e:	4611      	mov	r1, r2
 8005450:	4618      	mov	r0, r3
 8005452:	f7ff fb6d 	bl	8004b30 <modbus_send_response>
 8005456:	e262      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8005458:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800545c:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 8005460:	881b      	ldrh	r3, [r3, #0]
 8005462:	2b07      	cmp	r3, #7
 8005464:	d008      	beq.n	8005478 <modbus_vendor_handle_frame+0x884>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005466:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800546a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800546e:	2203      	movs	r2, #3
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff fb87 	bl	8004b84 <modbus_send_exception>
				return;
 8005476:	e252      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005478:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800547c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	3302      	adds	r3, #2
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d008      	beq.n	800549c <modbus_vendor_handle_frame+0x8a8>
 800548a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800548e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	3302      	adds	r3, #2
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	2b02      	cmp	r3, #2
 800549a:	d908      	bls.n	80054ae <modbus_vendor_handle_frame+0x8ba>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800549c:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80054a0:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80054a4:	2203      	movs	r2, #3
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7ff fb6c 	bl	8004b84 <modbus_send_exception>
				return;
 80054ac:	e237      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80054ae:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054b2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3302      	adds	r3, #2
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	3b01      	subs	r3, #1
 80054be:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 80054c2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054c6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	3303      	adds	r3, #3
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	b21b      	sxth	r3, r3
 80054d2:	021b      	lsls	r3, r3, #8
 80054d4:	b21a      	sxth	r2, r3
 80054d6:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80054da:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	3304      	adds	r3, #4
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	b21b      	sxth	r3, r3
 80054e6:	4313      	orrs	r3, r2
 80054e8:	b21b      	sxth	r3, r3
 80054ea:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 80054ee:	f507 728b 	add.w	r2, r7, #278	@ 0x116
 80054f2:	f8b7 1194 	ldrh.w	r1, [r7, #404]	@ 0x194
 80054f6:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fd fb18 	bl	8002b30 <io_virtual_read>
 8005500:	4603      	mov	r3, r0
 8005502:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193
			if (status == false) {
 8005506:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 800550a:	f083 0301 	eor.w	r3, r3, #1
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <modbus_vendor_handle_frame+0x932>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005514:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005518:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800551c:	2204      	movs	r2, #4
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff fb30 	bl	8004b84 <modbus_send_exception>
				return;
 8005524:	e1fb      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8005526:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 800552a:	2b00      	cmp	r3, #0
 800552c:	d002      	beq.n	8005534 <modbus_vendor_handle_frame+0x940>
 800552e:	2b01      	cmp	r3, #1
 8005530:	d004      	beq.n	800553c <modbus_vendor_handle_frame+0x948>
 8005532:	e007      	b.n	8005544 <modbus_vendor_handle_frame+0x950>
				case VIR_COIL:
					byteCount = 1;
 8005534:	2301      	movs	r3, #1
 8005536:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
					break;
 800553a:	e003      	b.n	8005544 <modbus_vendor_handle_frame+0x950>
				case VIR_HOLDING:
					byteCount = 2;
 800553c:	2302      	movs	r3, #2
 800553e:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
					break;
 8005542:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005544:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005548:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800554c:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 8005550:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8005552:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005556:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800555a:	2276      	movs	r2, #118	@ 0x76
 800555c:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 800555e:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005562:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005566:	f897 21ac 	ldrb.w	r2, [r7, #428]	@ 0x1ac
 800556a:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 800556c:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8005570:	2b00      	cmp	r3, #0
 8005572:	d002      	beq.n	800557a <modbus_vendor_handle_frame+0x986>
 8005574:	2b01      	cmp	r3, #1
 8005576:	d00e      	beq.n	8005596 <modbus_vendor_handle_frame+0x9a2>
 8005578:	e020      	b.n	80055bc <modbus_vendor_handle_frame+0x9c8>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 800557a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800557e:	2b00      	cmp	r3, #0
 8005580:	bf14      	ite	ne
 8005582:	2301      	movne	r3, #1
 8005584:	2300      	moveq	r3, #0
 8005586:	b2db      	uxtb	r3, r3
 8005588:	461a      	mov	r2, r3
 800558a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800558e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8005592:	70da      	strb	r2, [r3, #3]
					break;
 8005594:	e012      	b.n	80055bc <modbus_vendor_handle_frame+0x9c8>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8005596:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800559a:	0a1b      	lsrs	r3, r3, #8
 800559c:	b29b      	uxth	r3, r3
 800559e:	b2da      	uxtb	r2, r3
 80055a0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80055a4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80055a8:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 80055aa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80055ae:	b2da      	uxtb	r2, r3
 80055b0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80055b4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80055b8:	711a      	strb	r2, [r3, #4]
					break;
 80055ba:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 80055bc:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	3303      	adds	r3, #3
 80055c4:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			modbus_send_response(responseData, responseLen);
 80055c8:	f8b7 2190 	ldrh.w	r2, [r7, #400]	@ 0x190
 80055cc:	f107 030c 	add.w	r3, r7, #12
 80055d0:	4611      	mov	r1, r2
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7ff faac 	bl	8004b30 <modbus_send_response>
 80055d8:	e1a1      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 80055da:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80055de:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 80055e2:	881b      	ldrh	r3, [r3, #0]
 80055e4:	2b09      	cmp	r3, #9
 80055e6:	d008      	beq.n	80055fa <modbus_vendor_handle_frame+0xa06>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80055e8:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80055ec:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80055f0:	2203      	movs	r2, #3
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff fac6 	bl	8004b84 <modbus_send_exception>
				return;
 80055f8:	e191      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80055fa:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80055fe:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	3302      	adds	r3, #2
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d008      	beq.n	800561e <modbus_vendor_handle_frame+0xa2a>
 800560c:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005610:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3302      	adds	r3, #2
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	2b02      	cmp	r3, #2
 800561c:	d908      	bls.n	8005630 <modbus_vendor_handle_frame+0xa3c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800561e:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005622:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005626:	2203      	movs	r2, #3
 8005628:	4618      	mov	r0, r3
 800562a:	f7ff faab 	bl	8004b84 <modbus_send_exception>
				return;
 800562e:	e176      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005630:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005634:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3302      	adds	r3, #2
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	3b01      	subs	r3, #1
 8005640:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8005644:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005648:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	3303      	adds	r3, #3
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	b21b      	sxth	r3, r3
 8005654:	021b      	lsls	r3, r3, #8
 8005656:	b21a      	sxth	r2, r3
 8005658:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800565c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	3304      	adds	r3, #4
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	b21b      	sxth	r3, r3
 8005668:	4313      	orrs	r3, r2
 800566a:	b21b      	sxth	r3, r3
 800566c:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
			uint16_t value = (frame[5] << 8) | frame[6];
 8005670:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005674:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3305      	adds	r3, #5
 800567c:	781b      	ldrb	r3, [r3, #0]
 800567e:	b21b      	sxth	r3, r3
 8005680:	021b      	lsls	r3, r3, #8
 8005682:	b21a      	sxth	r2, r3
 8005684:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005688:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	3306      	adds	r3, #6
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	b21b      	sxth	r3, r3
 8005694:	4313      	orrs	r3, r2
 8005696:	b21b      	sxth	r3, r3
 8005698:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c


			bool status = io_virtual_write(registerType, address, value);
 800569c:	f8b7 219c 	ldrh.w	r2, [r7, #412]	@ 0x19c
 80056a0:	f8b7 119e 	ldrh.w	r1, [r7, #414]	@ 0x19e
 80056a4:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7fd fa81 	bl	8002bb0 <io_virtual_write>
 80056ae:	4603      	mov	r3, r0
 80056b0:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 80056b4:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 80056b8:	f083 0301 	eor.w	r3, r3, #1
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d008      	beq.n	80056d4 <modbus_vendor_handle_frame+0xae0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80056c2:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80056c6:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80056ca:	2204      	movs	r2, #4
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7ff fa59 	bl	8004b84 <modbus_send_exception>
				return;
 80056d2:	e124      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 80056d4:	2303      	movs	r3, #3
 80056d6:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80056da:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80056de:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80056e2:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 80056e6:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80056e8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80056ec:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80056f0:	2277      	movs	r2, #119	@ 0x77
 80056f2:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80056f4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80056f8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80056fc:	2201      	movs	r2, #1
 80056fe:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8005700:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8005704:	f107 030c 	add.w	r3, r7, #12
 8005708:	4611      	mov	r1, r2
 800570a:	4618      	mov	r0, r3
 800570c:	f7ff fa10 	bl	8004b30 <modbus_send_response>
 8005710:	e105      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8005712:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005716:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800571a:	881b      	ldrh	r3, [r3, #0]
 800571c:	2b06      	cmp	r3, #6
 800571e:	d008      	beq.n	8005732 <modbus_vendor_handle_frame+0xb3e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005720:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005724:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005728:	2203      	movs	r2, #3
 800572a:	4618      	mov	r0, r3
 800572c:	f7ff fa2a 	bl	8004b84 <modbus_send_exception>
				return;
 8005730:	e0f5      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8005732:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005736:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	3302      	adds	r3, #2
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d008      	beq.n	8005756 <modbus_vendor_handle_frame+0xb62>
 8005744:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005748:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	3302      	adds	r3, #2
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	2b02      	cmp	r3, #2
 8005754:	d908      	bls.n	8005768 <modbus_vendor_handle_frame+0xb74>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005756:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 800575a:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800575e:	2203      	movs	r2, #3
 8005760:	4618      	mov	r0, r3
 8005762:	f7ff fa0f 	bl	8004b84 <modbus_send_exception>
				return;
 8005766:	e0da      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8005768:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800576c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	3302      	adds	r3, #2
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	3b01      	subs	r3, #1
 8005778:	f887 31a5 	strb.w	r3, [r7, #421]	@ 0x1a5

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 800577c:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8005780:	f897 31a5 	ldrb.w	r3, [r7, #421]	@ 0x1a5
 8005784:	4611      	mov	r1, r2
 8005786:	4618      	mov	r0, r3
 8005788:	f7fd f9aa 	bl	8002ae0 <io_virtual_get_count>
 800578c:	4603      	mov	r3, r0
 800578e:	f887 31a4 	strb.w	r3, [r7, #420]	@ 0x1a4
			if (status == false) {
 8005792:	f897 31a4 	ldrb.w	r3, [r7, #420]	@ 0x1a4
 8005796:	f083 0301 	eor.w	r3, r3, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b00      	cmp	r3, #0
 800579e:	d008      	beq.n	80057b2 <modbus_vendor_handle_frame+0xbbe>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80057a0:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80057a4:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80057a8:	2204      	movs	r2, #4
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff f9ea 	bl	8004b84 <modbus_send_exception>
				return;
 80057b0:	e0b5      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80057b2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80057b6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80057ba:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 80057be:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 80057c0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80057c4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80057c8:	2278      	movs	r2, #120	@ 0x78
 80057ca:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 80057cc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80057d0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80057d4:	2202      	movs	r2, #2
 80057d6:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 80057d8:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80057dc:	0a1b      	lsrs	r3, r3, #8
 80057de:	b29b      	uxth	r3, r3
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80057e6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80057ea:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80057ec:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 80057f0:	b2da      	uxtb	r2, r3
 80057f2:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80057f6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80057fa:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80057fc:	2305      	movs	r3, #5
 80057fe:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2

			modbus_send_response(responseData, responseLen);
 8005802:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	@ 0x1a2
 8005806:	f107 030c 	add.w	r3, r7, #12
 800580a:	4611      	mov	r1, r2
 800580c:	4618      	mov	r0, r3
 800580e:	f7ff f98f 	bl	8004b30 <modbus_send_response>
 8005812:	e084      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8005814:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005818:	f5a3 73d7 	sub.w	r3, r3, #430	@ 0x1ae
 800581c:	881b      	ldrh	r3, [r3, #0]
 800581e:	2b0b      	cmp	r3, #11
 8005820:	d008      	beq.n	8005834 <modbus_vendor_handle_frame+0xc40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005822:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005826:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800582a:	2203      	movs	r2, #3
 800582c:	4618      	mov	r0, r3
 800582e:	f7ff f9a9 	bl	8004b84 <modbus_send_exception>
				return;
 8005832:	e074      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8005834:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005838:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	789b      	ldrb	r3, [r3, #2]
 8005840:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 8005844:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005848:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	78db      	ldrb	r3, [r3, #3]
 8005850:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 8005854:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005858:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	791b      	ldrb	r3, [r3, #4]
 8005860:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 8005864:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005868:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	795b      	ldrb	r3, [r3, #5]
 8005870:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 8005874:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005878:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	799b      	ldrb	r3, [r3, #6]
 8005880:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 8005884:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005888:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	79db      	ldrb	r3, [r3, #7]
 8005890:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8005894:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8005898:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	7a1b      	ldrb	r3, [r3, #8]
 80058a0:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 80058a4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 fb05 	bl	8005eb8 <DS3231_SetTime>
 80058ae:	4603      	mov	r3, r0
 80058b0:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9
			if (status != HAL_OK) {
 80058b4:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d008      	beq.n	80058ce <modbus_vendor_handle_frame+0xcda>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80058bc:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 80058c0:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 80058c4:	2204      	movs	r2, #4
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff f95c 	bl	8004b84 <modbus_send_exception>
				return;
 80058cc:	e027      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80058ce:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80058d2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80058d6:	f897 21aa 	ldrb.w	r2, [r7, #426]	@ 0x1aa
 80058da:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 80058dc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80058e0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80058e4:	2279      	movs	r2, #121	@ 0x79
 80058e6:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 80058e8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 80058ec:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80058f0:	2201      	movs	r2, #1
 80058f2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 80058f4:	2303      	movs	r3, #3
 80058f6:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6

			modbus_send_response(responseData, responseLen);
 80058fa:	f8b7 21a6 	ldrh.w	r2, [r7, #422]	@ 0x1a6
 80058fe:	f107 030c 	add.w	r3, r7, #12
 8005902:	4611      	mov	r1, r2
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff f913 	bl	8004b30 <modbus_send_response>
 800590a:	e008      	b.n	800591e <modbus_vendor_handle_frame+0xd2a>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800590c:	f897 11ab 	ldrb.w	r1, [r7, #427]	@ 0x1ab
 8005910:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 8005914:	2201      	movs	r2, #1
 8005916:	4618      	mov	r0, r3
 8005918:	f7ff f934 	bl	8004b84 <modbus_send_exception>
			break;
 800591c:	bf00      	nop
		}
	}
}
 800591e:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop

08005928 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800592c:	4b07      	ldr	r3, [pc, #28]	@ (800594c <RS485_SetTransmitMode+0x24>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a07      	ldr	r2, [pc, #28]	@ (8005950 <RS485_SetTransmitMode+0x28>)
 8005932:	8811      	ldrh	r1, [r2, #0]
 8005934:	2201      	movs	r2, #1
 8005936:	4618      	mov	r0, r3
 8005938:	f003 f84e 	bl	80089d8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800593c:	2201      	movs	r2, #1
 800593e:	2140      	movs	r1, #64	@ 0x40
 8005940:	4804      	ldr	r0, [pc, #16]	@ (8005954 <RS485_SetTransmitMode+0x2c>)
 8005942:	f003 f849 	bl	80089d8 <HAL_GPIO_WritePin>
#endif
}
 8005946:	bf00      	nop
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	200012f4 	.word	0x200012f4
 8005950:	200012f8 	.word	0x200012f8
 8005954:	48000800 	.word	0x48000800

08005958 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8005958:	b580      	push	{r7, lr}
 800595a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 800595c:	4b07      	ldr	r3, [pc, #28]	@ (800597c <RS485_SetReceiveMode+0x24>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a07      	ldr	r2, [pc, #28]	@ (8005980 <RS485_SetReceiveMode+0x28>)
 8005962:	8811      	ldrh	r1, [r2, #0]
 8005964:	2200      	movs	r2, #0
 8005966:	4618      	mov	r0, r3
 8005968:	f003 f836 	bl	80089d8 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800596c:	2200      	movs	r2, #0
 800596e:	2140      	movs	r1, #64	@ 0x40
 8005970:	4804      	ldr	r0, [pc, #16]	@ (8005984 <RS485_SetReceiveMode+0x2c>)
 8005972:	f003 f831 	bl	80089d8 <HAL_GPIO_WritePin>
#endif
}
 8005976:	bf00      	nop
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	200012f4 	.word	0x200012f4
 8005980:	200012f8 	.word	0x200012f8
 8005984:	48000800 	.word	0x48000800

08005988 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	460b      	mov	r3, r1
 8005992:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8005994:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8005998:	2100      	movs	r1, #0
 800599a:	4810      	ldr	r0, [pc, #64]	@ (80059dc <RS485_Setup+0x54>)
 800599c:	f00d f891 	bl	8012ac2 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80059a0:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80059a4:	2100      	movs	r1, #0
 80059a6:	480e      	ldr	r0, [pc, #56]	@ (80059e0 <RS485_Setup+0x58>)
 80059a8:	f00d f88b 	bl	8012ac2 <memset>
	rs485_tx_frame_head = 0;
 80059ac:	4b0d      	ldr	r3, [pc, #52]	@ (80059e4 <RS485_Setup+0x5c>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 80059b2:	4b0d      	ldr	r3, [pc, #52]	@ (80059e8 <RS485_Setup+0x60>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80059b8:	4a0c      	ldr	r2, [pc, #48]	@ (80059ec <RS485_Setup+0x64>)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80059be:	4a0c      	ldr	r2, [pc, #48]	@ (80059f0 <RS485_Setup+0x68>)
 80059c0:	887b      	ldrh	r3, [r7, #2]
 80059c2:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80059c4:	f7ff ffc8 	bl	8005958 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80059c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80059cc:	4909      	ldr	r1, [pc, #36]	@ (80059f4 <RS485_Setup+0x6c>)
 80059ce:	480a      	ldr	r0, [pc, #40]	@ (80059f8 <RS485_Setup+0x70>)
 80059d0:	f008 f955 	bl	800dc7e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80059d4:	bf00      	nop
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	200013fc 	.word	0x200013fc
 80059e0:	20001c0c 	.word	0x20001c0c
 80059e4:	2000241e 	.word	0x2000241e
 80059e8:	2000241f 	.word	0x2000241f
 80059ec:	200012f4 	.word	0x200012f4
 80059f0:	200012f8 	.word	0x200012f8
 80059f4:	200012fc 	.word	0x200012fc
 80059f8:	20001198 	.word	0x20001198

080059fc <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	460b      	mov	r3, r1
 8005a06:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005a08:	887b      	ldrh	r3, [r7, #2]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d03a      	beq.n	8005a84 <RS485_Transmit+0x88>
 8005a0e:	887b      	ldrh	r3, [r7, #2]
 8005a10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a14:	d836      	bhi.n	8005a84 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005a16:	4b1d      	ldr	r3, [pc, #116]	@ (8005a8c <RS485_Transmit+0x90>)
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	425a      	negs	r2, r3
 8005a20:	f003 0307 	and.w	r3, r3, #7
 8005a24:	f002 0207 	and.w	r2, r2, #7
 8005a28:	bf58      	it	pl
 8005a2a:	4253      	negpl	r3, r2
 8005a2c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8005a2e:	4b18      	ldr	r3, [pc, #96]	@ (8005a90 <RS485_Transmit+0x94>)
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	7bfa      	ldrb	r2, [r7, #15]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d020      	beq.n	8005a7c <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8005a3a:	4b14      	ldr	r3, [pc, #80]	@ (8005a8c <RS485_Transmit+0x90>)
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	461a      	mov	r2, r3
 8005a42:	4613      	mov	r3, r2
 8005a44:	01db      	lsls	r3, r3, #7
 8005a46:	4413      	add	r3, r2
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	4a12      	ldr	r2, [pc, #72]	@ (8005a94 <RS485_Transmit+0x98>)
 8005a4c:	4413      	add	r3, r2
 8005a4e:	887a      	ldrh	r2, [r7, #2]
 8005a50:	6879      	ldr	r1, [r7, #4]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f00d f8b5 	bl	8012bc2 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8005a58:	4b0c      	ldr	r3, [pc, #48]	@ (8005a8c <RS485_Transmit+0x90>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4a0c      	ldr	r2, [pc, #48]	@ (8005a94 <RS485_Transmit+0x98>)
 8005a62:	460b      	mov	r3, r1
 8005a64:	01db      	lsls	r3, r3, #7
 8005a66:	440b      	add	r3, r1
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005a70:	887a      	ldrh	r2, [r7, #2]
 8005a72:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8005a74:	4a05      	ldr	r2, [pc, #20]	@ (8005a8c <RS485_Transmit+0x90>)
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
 8005a78:	7013      	strb	r3, [r2, #0]
 8005a7a:	e004      	b.n	8005a86 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 8005a7c:	4806      	ldr	r0, [pc, #24]	@ (8005a98 <RS485_Transmit+0x9c>)
 8005a7e:	f7fe fa2d 	bl	8003edc <usb_serial_println>
 8005a82:	e000      	b.n	8005a86 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8005a84:	bf00      	nop
    }
}
 8005a86:	3710      	adds	r7, #16
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	2000241e 	.word	0x2000241e
 8005a90:	2000241f 	.word	0x2000241f
 8005a94:	20001c0c 	.word	0x20001c0c
 8005a98:	08014d90 	.word	0x08014d90

08005a9c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a26      	ldr	r2, [pc, #152]	@ (8005b48 <HAL_UARTEx_RxEventCallback+0xac>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d145      	bne.n	8005b3e <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8005ab2:	4b26      	ldr	r3, [pc, #152]	@ (8005b4c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	3301      	adds	r3, #1
 8005aba:	425a      	negs	r2, r3
 8005abc:	f003 0307 	and.w	r3, r3, #7
 8005ac0:	f002 0207 	and.w	r2, r2, #7
 8005ac4:	bf58      	it	pl
 8005ac6:	4253      	negpl	r3, r2
 8005ac8:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8005aca:	4b21      	ldr	r3, [pc, #132]	@ (8005b50 <HAL_UARTEx_RxEventCallback+0xb4>)
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	7bfa      	ldrb	r2, [r7, #15]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d024      	beq.n	8005b20 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8005ad6:	887b      	ldrh	r3, [r7, #2]
 8005ad8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005adc:	d823      	bhi.n	8005b26 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8005ade:	4b1b      	ldr	r3, [pc, #108]	@ (8005b4c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	01db      	lsls	r3, r3, #7
 8005aea:	4413      	add	r3, r2
 8005aec:	005b      	lsls	r3, r3, #1
 8005aee:	4a19      	ldr	r2, [pc, #100]	@ (8005b54 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005af0:	4413      	add	r3, r2
 8005af2:	887a      	ldrh	r2, [r7, #2]
 8005af4:	4918      	ldr	r1, [pc, #96]	@ (8005b58 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005af6:	4618      	mov	r0, r3
 8005af8:	f00d f863 	bl	8012bc2 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8005afc:	4b13      	ldr	r3, [pc, #76]	@ (8005b4c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	4619      	mov	r1, r3
 8005b04:	4a13      	ldr	r2, [pc, #76]	@ (8005b54 <HAL_UARTEx_RxEventCallback+0xb8>)
 8005b06:	460b      	mov	r3, r1
 8005b08:	01db      	lsls	r3, r3, #7
 8005b0a:	440b      	add	r3, r1
 8005b0c:	005b      	lsls	r3, r3, #1
 8005b0e:	4413      	add	r3, r2
 8005b10:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005b14:	887a      	ldrh	r2, [r7, #2]
 8005b16:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8005b18:	4a0c      	ldr	r2, [pc, #48]	@ (8005b4c <HAL_UARTEx_RxEventCallback+0xb0>)
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
 8005b1c:	7013      	strb	r3, [r2, #0]
 8005b1e:	e002      	b.n	8005b26 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8005b20:	480e      	ldr	r0, [pc, #56]	@ (8005b5c <HAL_UARTEx_RxEventCallback+0xc0>)
 8005b22:	f7fe f9db 	bl	8003edc <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8005b26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b2a:	490b      	ldr	r1, [pc, #44]	@ (8005b58 <HAL_UARTEx_RxEventCallback+0xbc>)
 8005b2c:	480c      	ldr	r0, [pc, #48]	@ (8005b60 <HAL_UARTEx_RxEventCallback+0xc4>)
 8005b2e:	f008 f8a6 	bl	800dc7e <HAL_UARTEx_ReceiveToIdle_DMA>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d002      	beq.n	8005b3e <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8005b38:	480a      	ldr	r0, [pc, #40]	@ (8005b64 <HAL_UARTEx_RxEventCallback+0xc8>)
 8005b3a:	f7fe f9cf 	bl	8003edc <usb_serial_println>
		}
	}
}
 8005b3e:	bf00      	nop
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	40013800 	.word	0x40013800
 8005b4c:	2000241c 	.word	0x2000241c
 8005b50:	2000241d 	.word	0x2000241d
 8005b54:	200013fc 	.word	0x200013fc
 8005b58:	200012fc 	.word	0x200012fc
 8005b5c:	08014da4 	.word	0x08014da4
 8005b60:	20001198 	.word	0x20001198
 8005b64:	08014db8 	.word	0x08014db8

08005b68 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8005b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8005b98 <RS485_TCCallback+0x30>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8005b72:	f7ff fef1 	bl	8005958 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005b76:	4b09      	ldr	r3, [pc, #36]	@ (8005b9c <RS485_TCCallback+0x34>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	4b07      	ldr	r3, [pc, #28]	@ (8005b9c <RS485_TCCallback+0x34>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b84:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005b86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b8a:	4905      	ldr	r1, [pc, #20]	@ (8005ba0 <RS485_TCCallback+0x38>)
 8005b8c:	4803      	ldr	r0, [pc, #12]	@ (8005b9c <RS485_TCCallback+0x34>)
 8005b8e:	f008 f876 	bl	800dc7e <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8005b92:	bf00      	nop
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20002420 	.word	0x20002420
 8005b9c:	20001198 	.word	0x20001198
 8005ba0:	200012fc 	.word	0x200012fc

08005ba4 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005baa:	e02b      	b.n	8005c04 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8005bac:	4b1c      	ldr	r3, [pc, #112]	@ (8005c20 <RS485_ProcessPendingFrames+0x7c>)
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	01db      	lsls	r3, r3, #7
 8005bb8:	4413      	add	r3, r2
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	4a19      	ldr	r2, [pc, #100]	@ (8005c24 <RS485_ProcessPendingFrames+0x80>)
 8005bbe:	4413      	add	r3, r2
 8005bc0:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8005bc2:	4b17      	ldr	r3, [pc, #92]	@ (8005c20 <RS485_ProcessPendingFrames+0x7c>)
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4a16      	ldr	r2, [pc, #88]	@ (8005c24 <RS485_ProcessPendingFrames+0x80>)
 8005bcc:	460b      	mov	r3, r1
 8005bce:	01db      	lsls	r3, r3, #7
 8005bd0:	440b      	add	r3, r1
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	4413      	add	r3, r2
 8005bd6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005bda:	881b      	ldrh	r3, [r3, #0]
 8005bdc:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8005bde:	887b      	ldrh	r3, [r7, #2]
 8005be0:	4619      	mov	r1, r3
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7fe f9a0 	bl	8003f28 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005be8:	4b0d      	ldr	r3, [pc, #52]	@ (8005c20 <RS485_ProcessPendingFrames+0x7c>)
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	3301      	adds	r3, #1
 8005bf0:	425a      	negs	r2, r3
 8005bf2:	f003 0307 	and.w	r3, r3, #7
 8005bf6:	f002 0207 	and.w	r2, r2, #7
 8005bfa:	bf58      	it	pl
 8005bfc:	4253      	negpl	r3, r2
 8005bfe:	b2da      	uxtb	r2, r3
 8005c00:	4b07      	ldr	r3, [pc, #28]	@ (8005c20 <RS485_ProcessPendingFrames+0x7c>)
 8005c02:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8005c04:	4b06      	ldr	r3, [pc, #24]	@ (8005c20 <RS485_ProcessPendingFrames+0x7c>)
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	b2da      	uxtb	r2, r3
 8005c0a:	4b07      	ldr	r3, [pc, #28]	@ (8005c28 <RS485_ProcessPendingFrames+0x84>)
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d1cb      	bne.n	8005bac <RS485_ProcessPendingFrames+0x8>
	}
}
 8005c14:	bf00      	nop
 8005c16:	bf00      	nop
 8005c18:	3708      	adds	r7, #8
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	2000241d 	.word	0x2000241d
 8005c24:	200013fc 	.word	0x200013fc
 8005c28:	2000241c 	.word	0x2000241c

08005c2c <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b082      	sub	sp, #8
 8005c30:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8005c32:	4b36      	ldr	r3, [pc, #216]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c38:	2b20      	cmp	r3, #32
 8005c3a:	d163      	bne.n	8005d04 <RS485_TransmitPendingFrames+0xd8>
 8005c3c:	4b34      	ldr	r3, [pc, #208]	@ (8005d10 <RS485_TransmitPendingFrames+0xe4>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d05f      	beq.n	8005d04 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8005c44:	4b33      	ldr	r3, [pc, #204]	@ (8005d14 <RS485_TransmitPendingFrames+0xe8>)
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	b2da      	uxtb	r2, r3
 8005c4a:	4b33      	ldr	r3, [pc, #204]	@ (8005d18 <RS485_TransmitPendingFrames+0xec>)
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d057      	beq.n	8005d04 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8005c54:	4b2e      	ldr	r3, [pc, #184]	@ (8005d10 <RS485_TransmitPendingFrames+0xe4>)
 8005c56:	2201      	movs	r2, #1
 8005c58:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8005c5a:	4b2e      	ldr	r3, [pc, #184]	@ (8005d14 <RS485_TransmitPendingFrames+0xe8>)
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	461a      	mov	r2, r3
 8005c62:	4613      	mov	r3, r2
 8005c64:	01db      	lsls	r3, r3, #7
 8005c66:	4413      	add	r3, r2
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	4a2c      	ldr	r2, [pc, #176]	@ (8005d1c <RS485_TransmitPendingFrames+0xf0>)
 8005c6c:	4413      	add	r3, r2
 8005c6e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8005c70:	4b28      	ldr	r3, [pc, #160]	@ (8005d14 <RS485_TransmitPendingFrames+0xe8>)
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	4619      	mov	r1, r3
 8005c78:	4a28      	ldr	r2, [pc, #160]	@ (8005d1c <RS485_TransmitPendingFrames+0xf0>)
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	01db      	lsls	r3, r3, #7
 8005c7e:	440b      	add	r3, r1
 8005c80:	005b      	lsls	r3, r3, #1
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005c88:	881b      	ldrh	r3, [r3, #0]
 8005c8a:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8005c8c:	f7ff fe4c 	bl	8005928 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005c90:	4b1e      	ldr	r3, [pc, #120]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	4b1d      	ldr	r3, [pc, #116]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c9e:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8005ca0:	887b      	ldrh	r3, [r7, #2]
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	6879      	ldr	r1, [r7, #4]
 8005ca6:	4819      	ldr	r0, [pc, #100]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005ca8:	f006 fbcc 	bl	800c444 <HAL_UART_Transmit_DMA>
 8005cac:	4603      	mov	r3, r0
 8005cae:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8005cb0:	4b16      	ldr	r3, [pc, #88]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	4b15      	ldr	r3, [pc, #84]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cbe:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8005cc0:	787b      	ldrb	r3, [r7, #1]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d010      	beq.n	8005ce8 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8005cc6:	f7ff fe47 	bl	8005958 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005cca:	4b10      	ldr	r3, [pc, #64]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cd8:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005cda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005cde:	4910      	ldr	r1, [pc, #64]	@ (8005d20 <RS485_TransmitPendingFrames+0xf4>)
 8005ce0:	480a      	ldr	r0, [pc, #40]	@ (8005d0c <RS485_TransmitPendingFrames+0xe0>)
 8005ce2:	f007 ffcc 	bl	800dc7e <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8005ce6:	e00d      	b.n	8005d04 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8005ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d14 <RS485_TransmitPendingFrames+0xe8>)
 8005cea:	781b      	ldrb	r3, [r3, #0]
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	3301      	adds	r3, #1
 8005cf0:	425a      	negs	r2, r3
 8005cf2:	f003 0307 	and.w	r3, r3, #7
 8005cf6:	f002 0207 	and.w	r2, r2, #7
 8005cfa:	bf58      	it	pl
 8005cfc:	4253      	negpl	r3, r2
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	4b04      	ldr	r3, [pc, #16]	@ (8005d14 <RS485_TransmitPendingFrames+0xe8>)
 8005d02:	701a      	strb	r2, [r3, #0]
}
 8005d04:	bf00      	nop
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	20001198 	.word	0x20001198
 8005d10:	20002420 	.word	0x20002420
 8005d14:	2000241f 	.word	0x2000241f
 8005d18:	2000241e 	.word	0x2000241e
 8005d1c:	20001c0c 	.word	0x20001c0c
 8005d20:	200012fc 	.word	0x200012fc

08005d24 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b082      	sub	sp, #8
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a07      	ldr	r2, [pc, #28]	@ (8005d50 <HAL_UART_ErrorCallback+0x2c>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d108      	bne.n	8005d48 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8005d36:	4807      	ldr	r0, [pc, #28]	@ (8005d54 <HAL_UART_ErrorCallback+0x30>)
 8005d38:	f7fe f8d0 	bl	8003edc <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8005d3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005d40:	4905      	ldr	r1, [pc, #20]	@ (8005d58 <HAL_UART_ErrorCallback+0x34>)
 8005d42:	4806      	ldr	r0, [pc, #24]	@ (8005d5c <HAL_UART_ErrorCallback+0x38>)
 8005d44:	f007 ff9b 	bl	800dc7e <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8005d48:	bf00      	nop
 8005d4a:	3708      	adds	r7, #8
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	40013800 	.word	0x40013800
 8005d54:	08014dd8 	.word	0x08014dd8
 8005d58:	200012fc 	.word	0x200012fc
 8005d5c:	20001198 	.word	0x20001198

08005d60 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	4603      	mov	r3, r0
 8005d68:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8005d6a:	79fb      	ldrb	r3, [r7, #7]
 8005d6c:	091b      	lsrs	r3, r3, #4
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	461a      	mov	r2, r3
 8005d72:	0092      	lsls	r2, r2, #2
 8005d74:	4413      	add	r3, r2
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	b2da      	uxtb	r2, r3
 8005d7a:	79fb      	ldrb	r3, [r7, #7]
 8005d7c:	f003 030f 	and.w	r3, r3, #15
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	4413      	add	r3, r2
 8005d84:	b2db      	uxtb	r3, r3
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	370c      	adds	r7, #12
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
	...

08005d94 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8005d94:	b480      	push	{r7}
 8005d96:	b083      	sub	sp, #12
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8005d9e:	79fb      	ldrb	r3, [r7, #7]
 8005da0:	4a0e      	ldr	r2, [pc, #56]	@ (8005ddc <DecimalToBCD+0x48>)
 8005da2:	fba2 2303 	umull	r2, r3, r2, r3
 8005da6:	08db      	lsrs	r3, r3, #3
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	b25b      	sxtb	r3, r3
 8005dac:	011b      	lsls	r3, r3, #4
 8005dae:	b258      	sxtb	r0, r3
 8005db0:	79fa      	ldrb	r2, [r7, #7]
 8005db2:	4b0a      	ldr	r3, [pc, #40]	@ (8005ddc <DecimalToBCD+0x48>)
 8005db4:	fba3 1302 	umull	r1, r3, r3, r2
 8005db8:	08d9      	lsrs	r1, r3, #3
 8005dba:	460b      	mov	r3, r1
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	440b      	add	r3, r1
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	1ad3      	subs	r3, r2, r3
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	b25b      	sxtb	r3, r3
 8005dc8:	4303      	orrs	r3, r0
 8005dca:	b25b      	sxtb	r3, r3
 8005dcc:	b2db      	uxtb	r3, r3
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	cccccccd 	.word	0xcccccccd

08005de0 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b088      	sub	sp, #32
 8005de4:	af02      	add	r7, sp, #8
 8005de6:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005de8:	2300      	movs	r3, #0
 8005dea:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8005dec:	f107 020f 	add.w	r2, r7, #15
 8005df0:	f04f 33ff 	mov.w	r3, #4294967295
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	2301      	movs	r3, #1
 8005df8:	21d0      	movs	r1, #208	@ 0xd0
 8005dfa:	482e      	ldr	r0, [pc, #184]	@ (8005eb4 <DS3231_ReadTime+0xd4>)
 8005dfc:	f002 fea0 	bl	8008b40 <HAL_I2C_Master_Transmit>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d001      	beq.n	8005e0a <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e050      	b.n	8005eac <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005e0a:	f107 0210 	add.w	r2, r7, #16
 8005e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	2307      	movs	r3, #7
 8005e16:	21d0      	movs	r1, #208	@ 0xd0
 8005e18:	4826      	ldr	r0, [pc, #152]	@ (8005eb4 <DS3231_ReadTime+0xd4>)
 8005e1a:	f002 ffa9 	bl	8008d70 <HAL_I2C_Master_Receive>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d001      	beq.n	8005e28 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e041      	b.n	8005eac <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8005e28:	7c3b      	ldrb	r3, [r7, #16]
 8005e2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7ff ff95 	bl	8005d60 <BCDToDecimal>
 8005e36:	4603      	mov	r3, r0
 8005e38:	461a      	mov	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8005e3e:	7c7b      	ldrb	r3, [r7, #17]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff ff8d 	bl	8005d60 <BCDToDecimal>
 8005e46:	4603      	mov	r3, r0
 8005e48:	461a      	mov	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8005e4e:	7cbb      	ldrb	r3, [r7, #18]
 8005e50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7ff ff82 	bl	8005d60 <BCDToDecimal>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	461a      	mov	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8005e64:	7cfb      	ldrb	r3, [r7, #19]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7ff ff7a 	bl	8005d60 <BCDToDecimal>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	461a      	mov	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8005e74:	7d3b      	ldrb	r3, [r7, #20]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7ff ff72 	bl	8005d60 <BCDToDecimal>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	461a      	mov	r2, r3
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8005e84:	7d7b      	ldrb	r3, [r7, #21]
 8005e86:	f003 031f 	and.w	r3, r3, #31
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7ff ff67 	bl	8005d60 <BCDToDecimal>
 8005e92:	4603      	mov	r3, r0
 8005e94:	461a      	mov	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8005e9a:	7dbb      	ldrb	r3, [r7, #22]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff ff5f 	bl	8005d60 <BCDToDecimal>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3718      	adds	r7, #24
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	200010e0 	.word	0x200010e0

08005eb8 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b088      	sub	sp, #32
 8005ebc:	af04      	add	r7, sp, #16
 8005ebe:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7ff ff63 	bl	8005d94 <DecimalToBCD>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	785b      	ldrb	r3, [r3, #1]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7ff ff5c 	bl	8005d94 <DecimalToBCD>
 8005edc:	4603      	mov	r3, r0
 8005ede:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	789b      	ldrb	r3, [r3, #2]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7ff ff55 	bl	8005d94 <DecimalToBCD>
 8005eea:	4603      	mov	r3, r0
 8005eec:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	78db      	ldrb	r3, [r3, #3]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7ff ff4e 	bl	8005d94 <DecimalToBCD>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	791b      	ldrb	r3, [r3, #4]
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7ff ff47 	bl	8005d94 <DecimalToBCD>
 8005f06:	4603      	mov	r3, r0
 8005f08:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	795b      	ldrb	r3, [r3, #5]
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7ff ff40 	bl	8005d94 <DecimalToBCD>
 8005f14:	4603      	mov	r3, r0
 8005f16:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	799b      	ldrb	r3, [r3, #6]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7ff ff39 	bl	8005d94 <DecimalToBCD>
 8005f22:	4603      	mov	r3, r0
 8005f24:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8005f26:	7bfb      	ldrb	r3, [r7, #15]
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f2e:	9302      	str	r3, [sp, #8]
 8005f30:	2307      	movs	r3, #7
 8005f32:	9301      	str	r3, [sp, #4]
 8005f34:	f107 0308 	add.w	r3, r7, #8
 8005f38:	9300      	str	r3, [sp, #0]
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	21d0      	movs	r1, #208	@ 0xd0
 8005f3e:	4806      	ldr	r0, [pc, #24]	@ (8005f58 <DS3231_SetTime+0xa0>)
 8005f40:	f003 f80c 	bl	8008f5c <HAL_I2C_Mem_Write>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e000      	b.n	8005f50 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8005f4e:	2300      	movs	r3, #0
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	3710      	adds	r7, #16
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	200010e0 	.word	0x200010e0

08005f5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005f5c:	480d      	ldr	r0, [pc, #52]	@ (8005f94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005f5e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8005f60:	f7fd ff98 	bl	8003e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005f64:	480c      	ldr	r0, [pc, #48]	@ (8005f98 <LoopForever+0x6>)
  ldr r1, =_edata
 8005f66:	490d      	ldr	r1, [pc, #52]	@ (8005f9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005f68:	4a0d      	ldr	r2, [pc, #52]	@ (8005fa0 <LoopForever+0xe>)
  movs r3, #0
 8005f6a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005f6c:	e002      	b.n	8005f74 <LoopCopyDataInit>

08005f6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f72:	3304      	adds	r3, #4

08005f74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f78:	d3f9      	bcc.n	8005f6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8005fa4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005f7c:	4c0a      	ldr	r4, [pc, #40]	@ (8005fa8 <LoopForever+0x16>)
  movs r3, #0
 8005f7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f80:	e001      	b.n	8005f86 <LoopFillZerobss>

08005f82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f84:	3204      	adds	r2, #4

08005f86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f88:	d3fb      	bcc.n	8005f82 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8005f8a:	f00c fdf3 	bl	8012b74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005f8e:	f7fc ffdd 	bl	8002f4c <main>

08005f92 <LoopForever>:

LoopForever:
    b LoopForever
 8005f92:	e7fe      	b.n	8005f92 <LoopForever>
  ldr   r0, =_estack
 8005f94:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8005f98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f9c:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8005fa0:	08016ce4 	.word	0x08016ce4
  ldr r2, =_sbss
 8005fa4:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8005fa8:	20003754 	.word	0x20003754

08005fac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005fac:	e7fe      	b.n	8005fac <ADC1_2_IRQHandler>

08005fae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005fae:	b580      	push	{r7, lr}
 8005fb0:	b082      	sub	sp, #8
 8005fb2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005fb8:	2003      	movs	r0, #3
 8005fba:	f001 fd8b 	bl	8007ad4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005fbe:	200f      	movs	r0, #15
 8005fc0:	f000 f80e 	bl	8005fe0 <HAL_InitTick>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	71fb      	strb	r3, [r7, #7]
 8005fce:	e001      	b.n	8005fd4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005fd0:	f7fd fbcc 	bl	800376c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005fd4:	79fb      	ldrb	r3, [r7, #7]

}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3708      	adds	r7, #8
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
	...

08005fe0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005fec:	4b16      	ldr	r3, [pc, #88]	@ (8006048 <HAL_InitTick+0x68>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d022      	beq.n	800603a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005ff4:	4b15      	ldr	r3, [pc, #84]	@ (800604c <HAL_InitTick+0x6c>)
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	4b13      	ldr	r3, [pc, #76]	@ (8006048 <HAL_InitTick+0x68>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006000:	fbb1 f3f3 	udiv	r3, r1, r3
 8006004:	fbb2 f3f3 	udiv	r3, r2, r3
 8006008:	4618      	mov	r0, r3
 800600a:	f001 fd96 	bl	8007b3a <HAL_SYSTICK_Config>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d10f      	bne.n	8006034 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2b0f      	cmp	r3, #15
 8006018:	d809      	bhi.n	800602e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800601a:	2200      	movs	r2, #0
 800601c:	6879      	ldr	r1, [r7, #4]
 800601e:	f04f 30ff 	mov.w	r0, #4294967295
 8006022:	f001 fd62 	bl	8007aea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006026:	4a0a      	ldr	r2, [pc, #40]	@ (8006050 <HAL_InitTick+0x70>)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6013      	str	r3, [r2, #0]
 800602c:	e007      	b.n	800603e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800602e:	2301      	movs	r3, #1
 8006030:	73fb      	strb	r3, [r7, #15]
 8006032:	e004      	b.n	800603e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	73fb      	strb	r3, [r7, #15]
 8006038:	e001      	b.n	800603e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800603e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	2000000c 	.word	0x2000000c
 800604c:	20000004 	.word	0x20000004
 8006050:	20000008 	.word	0x20000008

08006054 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006058:	4b05      	ldr	r3, [pc, #20]	@ (8006070 <HAL_IncTick+0x1c>)
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	4b05      	ldr	r3, [pc, #20]	@ (8006074 <HAL_IncTick+0x20>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4413      	add	r3, r2
 8006062:	4a03      	ldr	r2, [pc, #12]	@ (8006070 <HAL_IncTick+0x1c>)
 8006064:	6013      	str	r3, [r2, #0]
}
 8006066:	bf00      	nop
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	20002424 	.word	0x20002424
 8006074:	2000000c 	.word	0x2000000c

08006078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006078:	b480      	push	{r7}
 800607a:	af00      	add	r7, sp, #0
  return uwTick;
 800607c:	4b03      	ldr	r3, [pc, #12]	@ (800608c <HAL_GetTick+0x14>)
 800607e:	681b      	ldr	r3, [r3, #0]
}
 8006080:	4618      	mov	r0, r3
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	20002424 	.word	0x20002424

08006090 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006098:	f7ff ffee 	bl	8006078 <HAL_GetTick>
 800609c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a8:	d004      	beq.n	80060b4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80060aa:	4b09      	ldr	r3, [pc, #36]	@ (80060d0 <HAL_Delay+0x40>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	4413      	add	r3, r2
 80060b2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80060b4:	bf00      	nop
 80060b6:	f7ff ffdf 	bl	8006078 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	68fa      	ldr	r2, [r7, #12]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d8f7      	bhi.n	80060b6 <HAL_Delay+0x26>
  {
  }
}
 80060c6:	bf00      	nop
 80060c8:	bf00      	nop
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	2000000c 	.word	0x2000000c

080060d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	431a      	orrs	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	609a      	str	r2, [r3, #8]
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	609a      	str	r2, [r3, #8]
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006130:	4618      	mov	r0, r3
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	3360      	adds	r3, #96	@ 0x60
 800614e:	461a      	mov	r2, r3
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	4413      	add	r3, r2
 8006156:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	4b08      	ldr	r3, [pc, #32]	@ (8006180 <LL_ADC_SetOffset+0x44>)
 800615e:	4013      	ands	r3, r2
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	4313      	orrs	r3, r2
 800616c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006174:	bf00      	nop
 8006176:	371c      	adds	r7, #28
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr
 8006180:	03fff000 	.word	0x03fff000

08006184 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	3360      	adds	r3, #96	@ 0x60
 8006192:	461a      	mov	r2, r3
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	4413      	add	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3714      	adds	r7, #20
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	3360      	adds	r3, #96	@ 0x60
 80061c0:	461a      	mov	r2, r3
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	431a      	orrs	r2, r3
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80061da:	bf00      	nop
 80061dc:	371c      	adds	r7, #28
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr

080061e6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80061e6:	b480      	push	{r7}
 80061e8:	b087      	sub	sp, #28
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	60f8      	str	r0, [r7, #12]
 80061ee:	60b9      	str	r1, [r7, #8]
 80061f0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	3360      	adds	r3, #96	@ 0x60
 80061f6:	461a      	mov	r2, r3
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	4413      	add	r3, r2
 80061fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	431a      	orrs	r2, r3
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006210:	bf00      	nop
 8006212:	371c      	adds	r7, #28
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	3360      	adds	r3, #96	@ 0x60
 800622c:	461a      	mov	r2, r3
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4413      	add	r3, r2
 8006234:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	431a      	orrs	r2, r3
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006246:	bf00      	nop
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
 800625a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	695b      	ldr	r3, [r3, #20]
 8006260:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	615a      	str	r2, [r3, #20]
}
 800626c:	bf00      	nop
 800626e:	370c      	adds	r7, #12
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006288:	2b00      	cmp	r3, #0
 800628a:	d101      	bne.n	8006290 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800628c:	2301      	movs	r3, #1
 800628e:	e000      	b.n	8006292 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800629e:	b480      	push	{r7}
 80062a0:	b087      	sub	sp, #28
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	60f8      	str	r0, [r7, #12]
 80062a6:	60b9      	str	r1, [r7, #8]
 80062a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	3330      	adds	r3, #48	@ 0x30
 80062ae:	461a      	mov	r2, r3
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	0a1b      	lsrs	r3, r3, #8
 80062b4:	009b      	lsls	r3, r3, #2
 80062b6:	f003 030c 	and.w	r3, r3, #12
 80062ba:	4413      	add	r3, r2
 80062bc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	f003 031f 	and.w	r3, r3, #31
 80062c8:	211f      	movs	r1, #31
 80062ca:	fa01 f303 	lsl.w	r3, r1, r3
 80062ce:	43db      	mvns	r3, r3
 80062d0:	401a      	ands	r2, r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	0e9b      	lsrs	r3, r3, #26
 80062d6:	f003 011f 	and.w	r1, r3, #31
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	f003 031f 	and.w	r3, r3, #31
 80062e0:	fa01 f303 	lsl.w	r3, r1, r3
 80062e4:	431a      	orrs	r2, r3
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80062ea:	bf00      	nop
 80062ec:	371c      	adds	r7, #28
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b087      	sub	sp, #28
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	60f8      	str	r0, [r7, #12]
 80062fe:	60b9      	str	r1, [r7, #8]
 8006300:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	3314      	adds	r3, #20
 8006306:	461a      	mov	r2, r3
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	0e5b      	lsrs	r3, r3, #25
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	f003 0304 	and.w	r3, r3, #4
 8006312:	4413      	add	r3, r2
 8006314:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	0d1b      	lsrs	r3, r3, #20
 800631e:	f003 031f 	and.w	r3, r3, #31
 8006322:	2107      	movs	r1, #7
 8006324:	fa01 f303 	lsl.w	r3, r1, r3
 8006328:	43db      	mvns	r3, r3
 800632a:	401a      	ands	r2, r3
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	0d1b      	lsrs	r3, r3, #20
 8006330:	f003 031f 	and.w	r3, r3, #31
 8006334:	6879      	ldr	r1, [r7, #4]
 8006336:	fa01 f303 	lsl.w	r3, r1, r3
 800633a:	431a      	orrs	r2, r3
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006340:	bf00      	nop
 8006342:	371c      	adds	r7, #28
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	60b9      	str	r1, [r7, #8]
 8006356:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006364:	43db      	mvns	r3, r3
 8006366:	401a      	ands	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f003 0318 	and.w	r3, r3, #24
 800636e:	4908      	ldr	r1, [pc, #32]	@ (8006390 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006370:	40d9      	lsrs	r1, r3
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	400b      	ands	r3, r1
 8006376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800637a:	431a      	orrs	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006382:	bf00      	nop
 8006384:	3714      	adds	r7, #20
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	0007ffff 	.word	0x0007ffff

08006394 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f003 031f 	and.w	r3, r3, #31
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	370c      	adds	r7, #12
 80063a8:	46bd      	mov	sp, r7
 80063aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ae:	4770      	bx	lr

080063b0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80063dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	6093      	str	r3, [r2, #8]
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006404:	d101      	bne.n	800640a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006406:	2301      	movs	r3, #1
 8006408:	e000      	b.n	800640c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006428:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800642c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006450:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006454:	d101      	bne.n	800645a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006456:	2301      	movs	r3, #1
 8006458:	e000      	b.n	800645c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006478:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800647c:	f043 0201 	orr.w	r2, r3, #1
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006484:	bf00      	nop
 8006486:	370c      	adds	r7, #12
 8006488:	46bd      	mov	sp, r7
 800648a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648e:	4770      	bx	lr

08006490 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006490:	b480      	push	{r7}
 8006492:	b083      	sub	sp, #12
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80064a4:	f043 0202 	orr.w	r2, r3, #2
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80064ac:	bf00      	nop
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr

080064b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d101      	bne.n	80064d0 <LL_ADC_IsEnabled+0x18>
 80064cc:	2301      	movs	r3, #1
 80064ce:	e000      	b.n	80064d2 <LL_ADC_IsEnabled+0x1a>
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	370c      	adds	r7, #12
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80064de:	b480      	push	{r7}
 80064e0:	b083      	sub	sp, #12
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d101      	bne.n	80064f6 <LL_ADC_IsDisableOngoing+0x18>
 80064f2:	2301      	movs	r3, #1
 80064f4:	e000      	b.n	80064f8 <LL_ADC_IsDisableOngoing+0x1a>
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	370c      	adds	r7, #12
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006504:	b480      	push	{r7}
 8006506:	b083      	sub	sp, #12
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006514:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006518:	f043 0204 	orr.w	r2, r3, #4
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800653c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006540:	f043 0210 	orr.w	r2, r3, #16
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f003 0304 	and.w	r3, r3, #4
 8006564:	2b04      	cmp	r3, #4
 8006566:	d101      	bne.n	800656c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006568:	2301      	movs	r3, #1
 800656a:	e000      	b.n	800656e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	370c      	adds	r7, #12
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr

0800657a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800657a:	b480      	push	{r7}
 800657c:	b083      	sub	sp, #12
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800658a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800658e:	f043 0220 	orr.w	r2, r3, #32
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8006596:	bf00      	nop
 8006598:	370c      	adds	r7, #12
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr

080065a2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b083      	sub	sp, #12
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f003 0308 	and.w	r3, r3, #8
 80065b2:	2b08      	cmp	r3, #8
 80065b4:	d101      	bne.n	80065ba <LL_ADC_INJ_IsConversionOngoing+0x18>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e000      	b.n	80065bc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80065c8:	b590      	push	{r4, r7, lr}
 80065ca:	b089      	sub	sp, #36	@ 0x24
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065d0:	2300      	movs	r3, #0
 80065d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80065d4:	2300      	movs	r3, #0
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d101      	bne.n	80065e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e167      	b.n	80068b2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d109      	bne.n	8006604 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f7fd f8df 	bl	80037b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4618      	mov	r0, r3
 800660a:	f7ff fef1 	bl	80063f0 <LL_ADC_IsDeepPowerDownEnabled>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d004      	beq.n	800661e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4618      	mov	r0, r3
 800661a:	f7ff fed7 	bl	80063cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4618      	mov	r0, r3
 8006624:	f7ff ff0c 	bl	8006440 <LL_ADC_IsInternalRegulatorEnabled>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d115      	bne.n	800665a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4618      	mov	r0, r3
 8006634:	f7ff fef0 	bl	8006418 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006638:	4ba0      	ldr	r3, [pc, #640]	@ (80068bc <HAL_ADC_Init+0x2f4>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	099b      	lsrs	r3, r3, #6
 800663e:	4aa0      	ldr	r2, [pc, #640]	@ (80068c0 <HAL_ADC_Init+0x2f8>)
 8006640:	fba2 2303 	umull	r2, r3, r2, r3
 8006644:	099b      	lsrs	r3, r3, #6
 8006646:	3301      	adds	r3, #1
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800664c:	e002      	b.n	8006654 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	3b01      	subs	r3, #1
 8006652:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d1f9      	bne.n	800664e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4618      	mov	r0, r3
 8006660:	f7ff feee 	bl	8006440 <LL_ADC_IsInternalRegulatorEnabled>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10d      	bne.n	8006686 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800666e:	f043 0210 	orr.w	r2, r3, #16
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800667a:	f043 0201 	orr.w	r2, r3, #1
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4618      	mov	r0, r3
 800668c:	f7ff ff62 	bl	8006554 <LL_ADC_REG_IsConversionOngoing>
 8006690:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006696:	f003 0310 	and.w	r3, r3, #16
 800669a:	2b00      	cmp	r3, #0
 800669c:	f040 8100 	bne.w	80068a0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	f040 80fc 	bne.w	80068a0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80066b0:	f043 0202 	orr.w	r2, r3, #2
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4618      	mov	r0, r3
 80066be:	f7ff fefb 	bl	80064b8 <LL_ADC_IsEnabled>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d111      	bne.n	80066ec <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80066c8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80066cc:	f7ff fef4 	bl	80064b8 <LL_ADC_IsEnabled>
 80066d0:	4604      	mov	r4, r0
 80066d2:	487c      	ldr	r0, [pc, #496]	@ (80068c4 <HAL_ADC_Init+0x2fc>)
 80066d4:	f7ff fef0 	bl	80064b8 <LL_ADC_IsEnabled>
 80066d8:	4603      	mov	r3, r0
 80066da:	4323      	orrs	r3, r4
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d105      	bne.n	80066ec <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	4619      	mov	r1, r3
 80066e6:	4878      	ldr	r0, [pc, #480]	@ (80068c8 <HAL_ADC_Init+0x300>)
 80066e8:	f7ff fcf4 	bl	80060d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	7f5b      	ldrb	r3, [r3, #29]
 80066f0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80066f6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80066fc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006702:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800670a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800670c:	4313      	orrs	r3, r2
 800670e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006716:	2b01      	cmp	r3, #1
 8006718:	d106      	bne.n	8006728 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800671e:	3b01      	subs	r3, #1
 8006720:	045b      	lsls	r3, r3, #17
 8006722:	69ba      	ldr	r2, [r7, #24]
 8006724:	4313      	orrs	r3, r2
 8006726:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672c:	2b00      	cmp	r3, #0
 800672e:	d009      	beq.n	8006744 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006734:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800673c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800673e:	69ba      	ldr	r2, [r7, #24]
 8006740:	4313      	orrs	r3, r2
 8006742:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68da      	ldr	r2, [r3, #12]
 800674a:	4b60      	ldr	r3, [pc, #384]	@ (80068cc <HAL_ADC_Init+0x304>)
 800674c:	4013      	ands	r3, r2
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	6812      	ldr	r2, [r2, #0]
 8006752:	69b9      	ldr	r1, [r7, #24]
 8006754:	430b      	orrs	r3, r1
 8006756:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	430a      	orrs	r2, r1
 800676c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4618      	mov	r0, r3
 8006774:	f7ff ff15 	bl	80065a2 <LL_ADC_INJ_IsConversionOngoing>
 8006778:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d16d      	bne.n	800685c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d16a      	bne.n	800685c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800678a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006792:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006794:	4313      	orrs	r3, r2
 8006796:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067a2:	f023 0302 	bic.w	r3, r3, #2
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	6812      	ldr	r2, [r2, #0]
 80067aa:	69b9      	ldr	r1, [r7, #24]
 80067ac:	430b      	orrs	r3, r1
 80067ae:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	691b      	ldr	r3, [r3, #16]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d017      	beq.n	80067e8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	691a      	ldr	r2, [r3, #16]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80067c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80067d0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80067d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80067d8:	687a      	ldr	r2, [r7, #4]
 80067da:	6911      	ldr	r1, [r2, #16]
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6812      	ldr	r2, [r2, #0]
 80067e0:	430b      	orrs	r3, r1
 80067e2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80067e6:	e013      	b.n	8006810 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	691a      	ldr	r2, [r3, #16]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80067f6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	6812      	ldr	r2, [r2, #0]
 8006804:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006808:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800680c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006816:	2b01      	cmp	r3, #1
 8006818:	d118      	bne.n	800684c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	691b      	ldr	r3, [r3, #16]
 8006820:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006824:	f023 0304 	bic.w	r3, r3, #4
 8006828:	687a      	ldr	r2, [r7, #4]
 800682a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006830:	4311      	orrs	r1, r2
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006836:	4311      	orrs	r1, r2
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800683c:	430a      	orrs	r2, r1
 800683e:	431a      	orrs	r2, r3
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f042 0201 	orr.w	r2, r2, #1
 8006848:	611a      	str	r2, [r3, #16]
 800684a:	e007      	b.n	800685c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	691a      	ldr	r2, [r3, #16]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f022 0201 	bic.w	r2, r2, #1
 800685a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	695b      	ldr	r3, [r3, #20]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d10c      	bne.n	800687e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686a:	f023 010f 	bic.w	r1, r3, #15
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	1e5a      	subs	r2, r3, #1
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	430a      	orrs	r2, r1
 800687a:	631a      	str	r2, [r3, #48]	@ 0x30
 800687c:	e007      	b.n	800688e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f022 020f 	bic.w	r2, r2, #15
 800688c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006892:	f023 0303 	bic.w	r3, r3, #3
 8006896:	f043 0201 	orr.w	r2, r3, #1
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800689e:	e007      	b.n	80068b0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068a4:	f043 0210 	orr.w	r2, r3, #16
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80068b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3724      	adds	r7, #36	@ 0x24
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd90      	pop	{r4, r7, pc}
 80068ba:	bf00      	nop
 80068bc:	20000004 	.word	0x20000004
 80068c0:	053e2d63 	.word	0x053e2d63
 80068c4:	50000100 	.word	0x50000100
 80068c8:	50000300 	.word	0x50000300
 80068cc:	fff04007 	.word	0xfff04007

080068d0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80068d8:	4859      	ldr	r0, [pc, #356]	@ (8006a40 <HAL_ADC_Start+0x170>)
 80068da:	f7ff fd5b 	bl	8006394 <LL_ADC_GetMultimode>
 80068de:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f7ff fe35 	bl	8006554 <LL_ADC_REG_IsConversionOngoing>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f040 809f 	bne.w	8006a30 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_ADC_Start+0x30>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e09a      	b.n	8006a36 <HAL_ADC_Start+0x166>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fe63 	bl	80075d4 <ADC_Enable>
 800690e:	4603      	mov	r3, r0
 8006910:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006912:	7dfb      	ldrb	r3, [r7, #23]
 8006914:	2b00      	cmp	r3, #0
 8006916:	f040 8086 	bne.w	8006a26 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800691e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006922:	f023 0301 	bic.w	r3, r3, #1
 8006926:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a44      	ldr	r2, [pc, #272]	@ (8006a44 <HAL_ADC_Start+0x174>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d002      	beq.n	800693e <HAL_ADC_Start+0x6e>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	e001      	b.n	8006942 <HAL_ADC_Start+0x72>
 800693e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	6812      	ldr	r2, [r2, #0]
 8006946:	4293      	cmp	r3, r2
 8006948:	d002      	beq.n	8006950 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d105      	bne.n	800695c <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006954:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006960:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006964:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006968:	d106      	bne.n	8006978 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800696e:	f023 0206 	bic.w	r2, r3, #6
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	661a      	str	r2, [r3, #96]	@ 0x60
 8006976:	e002      	b.n	800697e <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	221c      	movs	r2, #28
 8006984:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a2c      	ldr	r2, [pc, #176]	@ (8006a44 <HAL_ADC_Start+0x174>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d002      	beq.n	800699e <HAL_ADC_Start+0xce>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	e001      	b.n	80069a2 <HAL_ADC_Start+0xd2>
 800699e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	6812      	ldr	r2, [r2, #0]
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d008      	beq.n	80069bc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d005      	beq.n	80069bc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	2b05      	cmp	r3, #5
 80069b4:	d002      	beq.n	80069bc <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	2b09      	cmp	r3, #9
 80069ba:	d114      	bne.n	80069e6 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d007      	beq.n	80069da <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80069d2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4618      	mov	r0, r3
 80069e0:	f7ff fd90 	bl	8006504 <LL_ADC_REG_StartConversion>
 80069e4:	e026      	b.n	8006a34 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ea:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a13      	ldr	r2, [pc, #76]	@ (8006a44 <HAL_ADC_Start+0x174>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d002      	beq.n	8006a02 <HAL_ADC_Start+0x132>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	e001      	b.n	8006a06 <HAL_ADC_Start+0x136>
 8006a02:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006a06:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00f      	beq.n	8006a34 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a18:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006a1c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006a24:	e006      	b.n	8006a34 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006a2e:	e001      	b.n	8006a34 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006a30:	2302      	movs	r3, #2
 8006a32:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	50000300 	.word	0x50000300
 8006a44:	50000100 	.word	0x50000100

08006a48 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d101      	bne.n	8006a5e <HAL_ADC_Stop+0x16>
 8006a5a:	2302      	movs	r3, #2
 8006a5c:	e023      	b.n	8006aa6 <HAL_ADC_Stop+0x5e>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006a66:	2103      	movs	r1, #3
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 fcf7 	bl	800745c <ADC_ConversionStop>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006a72:	7bfb      	ldrb	r3, [r7, #15]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d111      	bne.n	8006a9c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fe31 	bl	80076e0 <ADC_Disable>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d109      	bne.n	8006a9c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a8c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006a90:	f023 0301 	bic.w	r3, r3, #1
 8006a94:	f043 0201 	orr.w	r2, r3, #1
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3710      	adds	r7, #16
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}
	...

08006ab0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b088      	sub	sp, #32
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006aba:	4867      	ldr	r0, [pc, #412]	@ (8006c58 <HAL_ADC_PollForConversion+0x1a8>)
 8006abc:	f7ff fc6a 	bl	8006394 <LL_ADC_GetMultimode>
 8006ac0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	2b08      	cmp	r3, #8
 8006ac8:	d102      	bne.n	8006ad0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006aca:	2308      	movs	r3, #8
 8006acc:	61fb      	str	r3, [r7, #28]
 8006ace:	e02a      	b.n	8006b26 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d005      	beq.n	8006ae2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	2b05      	cmp	r3, #5
 8006ada:	d002      	beq.n	8006ae2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	2b09      	cmp	r3, #9
 8006ae0:	d111      	bne.n	8006b06 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	f003 0301 	and.w	r3, r3, #1
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d007      	beq.n	8006b00 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006af4:	f043 0220 	orr.w	r2, r3, #32
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e0a6      	b.n	8006c4e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006b00:	2304      	movs	r3, #4
 8006b02:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8006b04:	e00f      	b.n	8006b26 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006b06:	4854      	ldr	r0, [pc, #336]	@ (8006c58 <HAL_ADC_PollForConversion+0x1a8>)
 8006b08:	f7ff fc52 	bl	80063b0 <LL_ADC_GetMultiDMATransfer>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d007      	beq.n	8006b22 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b16:	f043 0220 	orr.w	r2, r3, #32
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e095      	b.n	8006c4e <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006b22:	2304      	movs	r3, #4
 8006b24:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006b26:	f7ff faa7 	bl	8006078 <HAL_GetTick>
 8006b2a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006b2c:	e021      	b.n	8006b72 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b34:	d01d      	beq.n	8006b72 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006b36:	f7ff fa9f 	bl	8006078 <HAL_GetTick>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d302      	bcc.n	8006b4c <HAL_ADC_PollForConversion+0x9c>
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d112      	bne.n	8006b72 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	4013      	ands	r3, r2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10b      	bne.n	8006b72 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b5e:	f043 0204 	orr.w	r2, r3, #4
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e06d      	b.n	8006c4e <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d0d6      	beq.n	8006b2e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7ff fb71 	bl	8006278 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d01c      	beq.n	8006bd6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	7f5b      	ldrb	r3, [r3, #29]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d118      	bne.n	8006bd6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0308 	and.w	r3, r3, #8
 8006bae:	2b08      	cmp	r3, #8
 8006bb0:	d111      	bne.n	8006bd6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bb6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d105      	bne.n	8006bd6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bce:	f043 0201 	orr.w	r2, r3, #1
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a20      	ldr	r2, [pc, #128]	@ (8006c5c <HAL_ADC_PollForConversion+0x1ac>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d002      	beq.n	8006be6 <HAL_ADC_PollForConversion+0x136>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	e001      	b.n	8006bea <HAL_ADC_PollForConversion+0x13a>
 8006be6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	6812      	ldr	r2, [r2, #0]
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d008      	beq.n	8006c04 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d005      	beq.n	8006c04 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	2b05      	cmp	r3, #5
 8006bfc:	d002      	beq.n	8006c04 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	2b09      	cmp	r3, #9
 8006c02:	d104      	bne.n	8006c0e <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	61bb      	str	r3, [r7, #24]
 8006c0c:	e00d      	b.n	8006c2a <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a12      	ldr	r2, [pc, #72]	@ (8006c5c <HAL_ADC_PollForConversion+0x1ac>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d002      	beq.n	8006c1e <HAL_ADC_PollForConversion+0x16e>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	e001      	b.n	8006c22 <HAL_ADC_PollForConversion+0x172>
 8006c1e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006c22:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	2b08      	cmp	r3, #8
 8006c2e:	d104      	bne.n	8006c3a <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2208      	movs	r2, #8
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	e008      	b.n	8006c4c <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d103      	bne.n	8006c4c <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	220c      	movs	r2, #12
 8006c4a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3720      	adds	r7, #32
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	50000300 	.word	0x50000300
 8006c5c:	50000100 	.word	0x50000100

08006c60 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr
	...

08006c7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b0b6      	sub	sp, #216	@ 0xd8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c86:	2300      	movs	r3, #0
 8006c88:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d101      	bne.n	8006c9e <HAL_ADC_ConfigChannel+0x22>
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	e3c8      	b.n	8007430 <HAL_ADC_ConfigChannel+0x7b4>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7ff fc52 	bl	8006554 <LL_ADC_REG_IsConversionOngoing>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f040 83ad 	bne.w	8007412 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6818      	ldr	r0, [r3, #0]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	6859      	ldr	r1, [r3, #4]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	f7ff faea 	bl	800629e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff fc40 	bl	8006554 <LL_ADC_REG_IsConversionOngoing>
 8006cd4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f7ff fc60 	bl	80065a2 <LL_ADC_INJ_IsConversionOngoing>
 8006ce2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006ce6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f040 81d9 	bne.w	80070a2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006cf0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	f040 81d4 	bne.w	80070a2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d02:	d10f      	bne.n	8006d24 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6818      	ldr	r0, [r3, #0]
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	4619      	mov	r1, r3
 8006d10:	f7ff faf1 	bl	80062f6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7ff fa98 	bl	8006252 <LL_ADC_SetSamplingTimeCommonConfig>
 8006d22:	e00e      	b.n	8006d42 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6818      	ldr	r0, [r3, #0]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	6819      	ldr	r1, [r3, #0]
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	461a      	mov	r2, r3
 8006d32:	f7ff fae0 	bl	80062f6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2100      	movs	r1, #0
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7ff fa88 	bl	8006252 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	695a      	ldr	r2, [r3, #20]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	68db      	ldr	r3, [r3, #12]
 8006d4c:	08db      	lsrs	r3, r3, #3
 8006d4e:	f003 0303 	and.w	r3, r3, #3
 8006d52:	005b      	lsls	r3, r3, #1
 8006d54:	fa02 f303 	lsl.w	r3, r2, r3
 8006d58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	2b04      	cmp	r3, #4
 8006d62:	d022      	beq.n	8006daa <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6818      	ldr	r0, [r3, #0]
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	6919      	ldr	r1, [r3, #16]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d74:	f7ff f9e2 	bl	800613c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6818      	ldr	r0, [r3, #0]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	6919      	ldr	r1, [r3, #16]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	699b      	ldr	r3, [r3, #24]
 8006d84:	461a      	mov	r2, r3
 8006d86:	f7ff fa2e 	bl	80061e6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6818      	ldr	r0, [r3, #0]
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d102      	bne.n	8006da0 <HAL_ADC_ConfigChannel+0x124>
 8006d9a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d9e:	e000      	b.n	8006da2 <HAL_ADC_ConfigChannel+0x126>
 8006da0:	2300      	movs	r3, #0
 8006da2:	461a      	mov	r2, r3
 8006da4:	f7ff fa3a 	bl	800621c <LL_ADC_SetOffsetSaturation>
 8006da8:	e17b      	b.n	80070a2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2100      	movs	r1, #0
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7ff f9e7 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006db6:	4603      	mov	r3, r0
 8006db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10a      	bne.n	8006dd6 <HAL_ADC_ConfigChannel+0x15a>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7ff f9dc 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	0e9b      	lsrs	r3, r3, #26
 8006dd0:	f003 021f 	and.w	r2, r3, #31
 8006dd4:	e01e      	b.n	8006e14 <HAL_ADC_ConfigChannel+0x198>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2100      	movs	r1, #0
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7ff f9d1 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006de2:	4603      	mov	r3, r0
 8006de4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006de8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006dec:	fa93 f3a3 	rbit	r3, r3
 8006df0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006df4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8006dfc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8006e04:	2320      	movs	r3, #32
 8006e06:	e004      	b.n	8006e12 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8006e08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e0c:	fab3 f383 	clz	r3, r3
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d105      	bne.n	8006e2c <HAL_ADC_ConfigChannel+0x1b0>
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	0e9b      	lsrs	r3, r3, #26
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	e018      	b.n	8006e5e <HAL_ADC_ConfigChannel+0x1e2>
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006e38:	fa93 f3a3 	rbit	r3, r3
 8006e3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8006e40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8006e48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d101      	bne.n	8006e54 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8006e50:	2320      	movs	r3, #32
 8006e52:	e004      	b.n	8006e5e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8006e54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006e58:	fab3 f383 	clz	r3, r3
 8006e5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d106      	bne.n	8006e70 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2200      	movs	r2, #0
 8006e68:	2100      	movs	r1, #0
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f7ff f9a0 	bl	80061b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2101      	movs	r1, #1
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7ff f984 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d10a      	bne.n	8006e9c <HAL_ADC_ConfigChannel+0x220>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2101      	movs	r1, #1
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7ff f979 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006e92:	4603      	mov	r3, r0
 8006e94:	0e9b      	lsrs	r3, r3, #26
 8006e96:	f003 021f 	and.w	r2, r3, #31
 8006e9a:	e01e      	b.n	8006eda <HAL_ADC_ConfigChannel+0x25e>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7ff f96e 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006eb2:	fa93 f3a3 	rbit	r3, r3
 8006eb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8006eba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ebe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8006ec2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d101      	bne.n	8006ece <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8006eca:	2320      	movs	r3, #32
 8006ecc:	e004      	b.n	8006ed8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8006ece:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ed2:	fab3 f383 	clz	r3, r3
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d105      	bne.n	8006ef2 <HAL_ADC_ConfigChannel+0x276>
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	0e9b      	lsrs	r3, r3, #26
 8006eec:	f003 031f 	and.w	r3, r3, #31
 8006ef0:	e018      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x2a8>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006efa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006efe:	fa93 f3a3 	rbit	r3, r3
 8006f02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8006f06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006f0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8006f0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8006f16:	2320      	movs	r3, #32
 8006f18:	e004      	b.n	8006f24 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8006f1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f1e:	fab3 f383 	clz	r3, r3
 8006f22:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d106      	bne.n	8006f36 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	2101      	movs	r1, #1
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7ff f93d 	bl	80061b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2102      	movs	r1, #2
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff f921 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006f42:	4603      	mov	r3, r0
 8006f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d10a      	bne.n	8006f62 <HAL_ADC_ConfigChannel+0x2e6>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	2102      	movs	r1, #2
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7ff f916 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	0e9b      	lsrs	r3, r3, #26
 8006f5c:	f003 021f 	and.w	r2, r3, #31
 8006f60:	e01e      	b.n	8006fa0 <HAL_ADC_ConfigChannel+0x324>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2102      	movs	r1, #2
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7ff f90b 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f78:	fa93 f3a3 	rbit	r3, r3
 8006f7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8006f80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006f88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d101      	bne.n	8006f94 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8006f90:	2320      	movs	r3, #32
 8006f92:	e004      	b.n	8006f9e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8006f94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006f98:	fab3 f383 	clz	r3, r3
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d105      	bne.n	8006fb8 <HAL_ADC_ConfigChannel+0x33c>
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	0e9b      	lsrs	r3, r3, #26
 8006fb2:	f003 031f 	and.w	r3, r3, #31
 8006fb6:	e016      	b.n	8006fe6 <HAL_ADC_ConfigChannel+0x36a>
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fc4:	fa93 f3a3 	rbit	r3, r3
 8006fc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006fca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006fcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8006fd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8006fd8:	2320      	movs	r3, #32
 8006fda:	e004      	b.n	8006fe6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8006fdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006fe0:	fab3 f383 	clz	r3, r3
 8006fe4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d106      	bne.n	8006ff8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	2102      	movs	r1, #2
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f7ff f8dc 	bl	80061b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2103      	movs	r1, #3
 8006ffe:	4618      	mov	r0, r3
 8007000:	f7ff f8c0 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8007004:	4603      	mov	r3, r0
 8007006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10a      	bne.n	8007024 <HAL_ADC_ConfigChannel+0x3a8>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2103      	movs	r1, #3
 8007014:	4618      	mov	r0, r3
 8007016:	f7ff f8b5 	bl	8006184 <LL_ADC_GetOffsetChannel>
 800701a:	4603      	mov	r3, r0
 800701c:	0e9b      	lsrs	r3, r3, #26
 800701e:	f003 021f 	and.w	r2, r3, #31
 8007022:	e017      	b.n	8007054 <HAL_ADC_ConfigChannel+0x3d8>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2103      	movs	r1, #3
 800702a:	4618      	mov	r0, r3
 800702c:	f7ff f8aa 	bl	8006184 <LL_ADC_GetOffsetChannel>
 8007030:	4603      	mov	r3, r0
 8007032:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007034:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007036:	fa93 f3a3 	rbit	r3, r3
 800703a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800703c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800703e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8007040:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007042:	2b00      	cmp	r3, #0
 8007044:	d101      	bne.n	800704a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8007046:	2320      	movs	r3, #32
 8007048:	e003      	b.n	8007052 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800704a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800704c:	fab3 f383 	clz	r3, r3
 8007050:	b2db      	uxtb	r3, r3
 8007052:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800705c:	2b00      	cmp	r3, #0
 800705e:	d105      	bne.n	800706c <HAL_ADC_ConfigChannel+0x3f0>
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	0e9b      	lsrs	r3, r3, #26
 8007066:	f003 031f 	and.w	r3, r3, #31
 800706a:	e011      	b.n	8007090 <HAL_ADC_ConfigChannel+0x414>
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007072:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007074:	fa93 f3a3 	rbit	r3, r3
 8007078:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800707a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800707c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800707e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007080:	2b00      	cmp	r3, #0
 8007082:	d101      	bne.n	8007088 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8007084:	2320      	movs	r3, #32
 8007086:	e003      	b.n	8007090 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007088:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800708a:	fab3 f383 	clz	r3, r3
 800708e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007090:	429a      	cmp	r2, r3
 8007092:	d106      	bne.n	80070a2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2200      	movs	r2, #0
 800709a:	2103      	movs	r1, #3
 800709c:	4618      	mov	r0, r3
 800709e:	f7ff f887 	bl	80061b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7ff fa06 	bl	80064b8 <LL_ADC_IsEnabled>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f040 8140 	bne.w	8007334 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6818      	ldr	r0, [r3, #0]
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	6819      	ldr	r1, [r3, #0]
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	461a      	mov	r2, r3
 80070c2:	f7ff f943 	bl	800634c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	4a8f      	ldr	r2, [pc, #572]	@ (8007308 <HAL_ADC_ConfigChannel+0x68c>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	f040 8131 	bne.w	8007334 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d10b      	bne.n	80070fa <HAL_ADC_ConfigChannel+0x47e>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	0e9b      	lsrs	r3, r3, #26
 80070e8:	3301      	adds	r3, #1
 80070ea:	f003 031f 	and.w	r3, r3, #31
 80070ee:	2b09      	cmp	r3, #9
 80070f0:	bf94      	ite	ls
 80070f2:	2301      	movls	r3, #1
 80070f4:	2300      	movhi	r3, #0
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	e019      	b.n	800712e <HAL_ADC_ConfigChannel+0x4b2>
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007100:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007102:	fa93 f3a3 	rbit	r3, r3
 8007106:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007108:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800710a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800710c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800710e:	2b00      	cmp	r3, #0
 8007110:	d101      	bne.n	8007116 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8007112:	2320      	movs	r3, #32
 8007114:	e003      	b.n	800711e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8007116:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007118:	fab3 f383 	clz	r3, r3
 800711c:	b2db      	uxtb	r3, r3
 800711e:	3301      	adds	r3, #1
 8007120:	f003 031f 	and.w	r3, r3, #31
 8007124:	2b09      	cmp	r3, #9
 8007126:	bf94      	ite	ls
 8007128:	2301      	movls	r3, #1
 800712a:	2300      	movhi	r3, #0
 800712c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800712e:	2b00      	cmp	r3, #0
 8007130:	d079      	beq.n	8007226 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800713a:	2b00      	cmp	r3, #0
 800713c:	d107      	bne.n	800714e <HAL_ADC_ConfigChannel+0x4d2>
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	0e9b      	lsrs	r3, r3, #26
 8007144:	3301      	adds	r3, #1
 8007146:	069b      	lsls	r3, r3, #26
 8007148:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800714c:	e015      	b.n	800717a <HAL_ADC_ConfigChannel+0x4fe>
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007156:	fa93 f3a3 	rbit	r3, r3
 800715a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800715c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800715e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007160:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8007166:	2320      	movs	r3, #32
 8007168:	e003      	b.n	8007172 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800716a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800716c:	fab3 f383 	clz	r3, r3
 8007170:	b2db      	uxtb	r3, r3
 8007172:	3301      	adds	r3, #1
 8007174:	069b      	lsls	r3, r3, #26
 8007176:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007182:	2b00      	cmp	r3, #0
 8007184:	d109      	bne.n	800719a <HAL_ADC_ConfigChannel+0x51e>
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	0e9b      	lsrs	r3, r3, #26
 800718c:	3301      	adds	r3, #1
 800718e:	f003 031f 	and.w	r3, r3, #31
 8007192:	2101      	movs	r1, #1
 8007194:	fa01 f303 	lsl.w	r3, r1, r3
 8007198:	e017      	b.n	80071ca <HAL_ADC_ConfigChannel+0x54e>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071a2:	fa93 f3a3 	rbit	r3, r3
 80071a6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80071a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80071ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d101      	bne.n	80071b6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80071b2:	2320      	movs	r3, #32
 80071b4:	e003      	b.n	80071be <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80071b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071b8:	fab3 f383 	clz	r3, r3
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	3301      	adds	r3, #1
 80071c0:	f003 031f 	and.w	r3, r3, #31
 80071c4:	2101      	movs	r1, #1
 80071c6:	fa01 f303 	lsl.w	r3, r1, r3
 80071ca:	ea42 0103 	orr.w	r1, r2, r3
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10a      	bne.n	80071f0 <HAL_ADC_ConfigChannel+0x574>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	0e9b      	lsrs	r3, r3, #26
 80071e0:	3301      	adds	r3, #1
 80071e2:	f003 021f 	and.w	r2, r3, #31
 80071e6:	4613      	mov	r3, r2
 80071e8:	005b      	lsls	r3, r3, #1
 80071ea:	4413      	add	r3, r2
 80071ec:	051b      	lsls	r3, r3, #20
 80071ee:	e018      	b.n	8007222 <HAL_ADC_ConfigChannel+0x5a6>
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f8:	fa93 f3a3 	rbit	r3, r3
 80071fc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80071fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007200:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8007202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8007208:	2320      	movs	r3, #32
 800720a:	e003      	b.n	8007214 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800720c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800720e:	fab3 f383 	clz	r3, r3
 8007212:	b2db      	uxtb	r3, r3
 8007214:	3301      	adds	r3, #1
 8007216:	f003 021f 	and.w	r2, r3, #31
 800721a:	4613      	mov	r3, r2
 800721c:	005b      	lsls	r3, r3, #1
 800721e:	4413      	add	r3, r2
 8007220:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007222:	430b      	orrs	r3, r1
 8007224:	e081      	b.n	800732a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800722e:	2b00      	cmp	r3, #0
 8007230:	d107      	bne.n	8007242 <HAL_ADC_ConfigChannel+0x5c6>
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	0e9b      	lsrs	r3, r3, #26
 8007238:	3301      	adds	r3, #1
 800723a:	069b      	lsls	r3, r3, #26
 800723c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007240:	e015      	b.n	800726e <HAL_ADC_ConfigChannel+0x5f2>
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800724a:	fa93 f3a3 	rbit	r3, r3
 800724e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007252:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800725a:	2320      	movs	r3, #32
 800725c:	e003      	b.n	8007266 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007260:	fab3 f383 	clz	r3, r3
 8007264:	b2db      	uxtb	r3, r3
 8007266:	3301      	adds	r3, #1
 8007268:	069b      	lsls	r3, r3, #26
 800726a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007276:	2b00      	cmp	r3, #0
 8007278:	d109      	bne.n	800728e <HAL_ADC_ConfigChannel+0x612>
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	0e9b      	lsrs	r3, r3, #26
 8007280:	3301      	adds	r3, #1
 8007282:	f003 031f 	and.w	r3, r3, #31
 8007286:	2101      	movs	r1, #1
 8007288:	fa01 f303 	lsl.w	r3, r1, r3
 800728c:	e017      	b.n	80072be <HAL_ADC_ConfigChannel+0x642>
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007294:	6a3b      	ldr	r3, [r7, #32]
 8007296:	fa93 f3a3 	rbit	r3, r3
 800729a:	61fb      	str	r3, [r7, #28]
  return result;
 800729c:	69fb      	ldr	r3, [r7, #28]
 800729e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80072a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d101      	bne.n	80072aa <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80072a6:	2320      	movs	r3, #32
 80072a8:	e003      	b.n	80072b2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80072aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ac:	fab3 f383 	clz	r3, r3
 80072b0:	b2db      	uxtb	r3, r3
 80072b2:	3301      	adds	r3, #1
 80072b4:	f003 031f 	and.w	r3, r3, #31
 80072b8:	2101      	movs	r1, #1
 80072ba:	fa01 f303 	lsl.w	r3, r1, r3
 80072be:	ea42 0103 	orr.w	r1, r2, r3
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10d      	bne.n	80072ea <HAL_ADC_ConfigChannel+0x66e>
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	0e9b      	lsrs	r3, r3, #26
 80072d4:	3301      	adds	r3, #1
 80072d6:	f003 021f 	and.w	r2, r3, #31
 80072da:	4613      	mov	r3, r2
 80072dc:	005b      	lsls	r3, r3, #1
 80072de:	4413      	add	r3, r2
 80072e0:	3b1e      	subs	r3, #30
 80072e2:	051b      	lsls	r3, r3, #20
 80072e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80072e8:	e01e      	b.n	8007328 <HAL_ADC_ConfigChannel+0x6ac>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	fa93 f3a3 	rbit	r3, r3
 80072f6:	613b      	str	r3, [r7, #16]
  return result;
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d104      	bne.n	800730c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8007302:	2320      	movs	r3, #32
 8007304:	e006      	b.n	8007314 <HAL_ADC_ConfigChannel+0x698>
 8007306:	bf00      	nop
 8007308:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800730c:	69bb      	ldr	r3, [r7, #24]
 800730e:	fab3 f383 	clz	r3, r3
 8007312:	b2db      	uxtb	r3, r3
 8007314:	3301      	adds	r3, #1
 8007316:	f003 021f 	and.w	r2, r3, #31
 800731a:	4613      	mov	r3, r2
 800731c:	005b      	lsls	r3, r3, #1
 800731e:	4413      	add	r3, r2
 8007320:	3b1e      	subs	r3, #30
 8007322:	051b      	lsls	r3, r3, #20
 8007324:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007328:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800732a:	683a      	ldr	r2, [r7, #0]
 800732c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800732e:	4619      	mov	r1, r3
 8007330:	f7fe ffe1 	bl	80062f6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	4b3f      	ldr	r3, [pc, #252]	@ (8007438 <HAL_ADC_ConfigChannel+0x7bc>)
 800733a:	4013      	ands	r3, r2
 800733c:	2b00      	cmp	r3, #0
 800733e:	d071      	beq.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007340:	483e      	ldr	r0, [pc, #248]	@ (800743c <HAL_ADC_ConfigChannel+0x7c0>)
 8007342:	f7fe feed 	bl	8006120 <LL_ADC_GetCommonPathInternalCh>
 8007346:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a3c      	ldr	r2, [pc, #240]	@ (8007440 <HAL_ADC_ConfigChannel+0x7c4>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d004      	beq.n	800735e <HAL_ADC_ConfigChannel+0x6e2>
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a3a      	ldr	r2, [pc, #232]	@ (8007444 <HAL_ADC_ConfigChannel+0x7c8>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d127      	bne.n	80073ae <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800735e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007362:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007366:	2b00      	cmp	r3, #0
 8007368:	d121      	bne.n	80073ae <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007372:	d157      	bne.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007374:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007378:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800737c:	4619      	mov	r1, r3
 800737e:	482f      	ldr	r0, [pc, #188]	@ (800743c <HAL_ADC_ConfigChannel+0x7c0>)
 8007380:	f7fe febb 	bl	80060fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007384:	4b30      	ldr	r3, [pc, #192]	@ (8007448 <HAL_ADC_ConfigChannel+0x7cc>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	099b      	lsrs	r3, r3, #6
 800738a:	4a30      	ldr	r2, [pc, #192]	@ (800744c <HAL_ADC_ConfigChannel+0x7d0>)
 800738c:	fba2 2303 	umull	r2, r3, r2, r3
 8007390:	099b      	lsrs	r3, r3, #6
 8007392:	1c5a      	adds	r2, r3, #1
 8007394:	4613      	mov	r3, r2
 8007396:	005b      	lsls	r3, r3, #1
 8007398:	4413      	add	r3, r2
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800739e:	e002      	b.n	80073a6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	3b01      	subs	r3, #1
 80073a4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d1f9      	bne.n	80073a0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80073ac:	e03a      	b.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a27      	ldr	r2, [pc, #156]	@ (8007450 <HAL_ADC_ConfigChannel+0x7d4>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d113      	bne.n	80073e0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80073b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80073bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10d      	bne.n	80073e0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a22      	ldr	r2, [pc, #136]	@ (8007454 <HAL_ADC_ConfigChannel+0x7d8>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d02a      	beq.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80073ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80073d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80073d6:	4619      	mov	r1, r3
 80073d8:	4818      	ldr	r0, [pc, #96]	@ (800743c <HAL_ADC_ConfigChannel+0x7c0>)
 80073da:	f7fe fe8e 	bl	80060fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80073de:	e021      	b.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007458 <HAL_ADC_ConfigChannel+0x7dc>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d11c      	bne.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80073ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80073ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d116      	bne.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a16      	ldr	r2, [pc, #88]	@ (8007454 <HAL_ADC_ConfigChannel+0x7d8>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d011      	beq.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007400:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007404:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007408:	4619      	mov	r1, r3
 800740a:	480c      	ldr	r0, [pc, #48]	@ (800743c <HAL_ADC_ConfigChannel+0x7c0>)
 800740c:	f7fe fe75 	bl	80060fa <LL_ADC_SetCommonPathInternalCh>
 8007410:	e008      	b.n	8007424 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007416:	f043 0220 	orr.w	r2, r3, #32
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800742c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007430:	4618      	mov	r0, r3
 8007432:	37d8      	adds	r7, #216	@ 0xd8
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}
 8007438:	80080000 	.word	0x80080000
 800743c:	50000300 	.word	0x50000300
 8007440:	c3210000 	.word	0xc3210000
 8007444:	90c00010 	.word	0x90c00010
 8007448:	20000004 	.word	0x20000004
 800744c:	053e2d63 	.word	0x053e2d63
 8007450:	c7520000 	.word	0xc7520000
 8007454:	50000100 	.word	0x50000100
 8007458:	cb840000 	.word	0xcb840000

0800745c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b088      	sub	sp, #32
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007466:	2300      	movs	r3, #0
 8007468:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4618      	mov	r0, r3
 8007474:	f7ff f86e 	bl	8006554 <LL_ADC_REG_IsConversionOngoing>
 8007478:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4618      	mov	r0, r3
 8007480:	f7ff f88f 	bl	80065a2 <LL_ADC_INJ_IsConversionOngoing>
 8007484:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d103      	bne.n	8007494 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 8098 	beq.w	80075c4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d02a      	beq.n	80074f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	7f5b      	ldrb	r3, [r3, #29]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d126      	bne.n	80074f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	7f1b      	ldrb	r3, [r3, #28]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d122      	bne.n	80074f8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80074b2:	2301      	movs	r3, #1
 80074b4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80074b6:	e014      	b.n	80074e2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	4a45      	ldr	r2, [pc, #276]	@ (80075d0 <ADC_ConversionStop+0x174>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d90d      	bls.n	80074dc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074c4:	f043 0210 	orr.w	r2, r3, #16
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074d0:	f043 0201 	orr.w	r2, r3, #1
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e074      	b.n	80075c6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	3301      	adds	r3, #1
 80074e0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ec:	2b40      	cmp	r3, #64	@ 0x40
 80074ee:	d1e3      	bne.n	80074b8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2240      	movs	r2, #64	@ 0x40
 80074f6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d014      	beq.n	8007528 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4618      	mov	r0, r3
 8007504:	f7ff f826 	bl	8006554 <LL_ADC_REG_IsConversionOngoing>
 8007508:	4603      	mov	r3, r0
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00c      	beq.n	8007528 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4618      	mov	r0, r3
 8007514:	f7fe ffe3 	bl	80064de <LL_ADC_IsDisableOngoing>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d104      	bne.n	8007528 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4618      	mov	r0, r3
 8007524:	f7ff f802 	bl	800652c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	2b01      	cmp	r3, #1
 800752c:	d014      	beq.n	8007558 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4618      	mov	r0, r3
 8007534:	f7ff f835 	bl	80065a2 <LL_ADC_INJ_IsConversionOngoing>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00c      	beq.n	8007558 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe ffcb 	bl	80064de <LL_ADC_IsDisableOngoing>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d104      	bne.n	8007558 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff f811 	bl	800657a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	2b02      	cmp	r3, #2
 800755c:	d005      	beq.n	800756a <ADC_ConversionStop+0x10e>
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	2b03      	cmp	r3, #3
 8007562:	d105      	bne.n	8007570 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007564:	230c      	movs	r3, #12
 8007566:	617b      	str	r3, [r7, #20]
        break;
 8007568:	e005      	b.n	8007576 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800756a:	2308      	movs	r3, #8
 800756c:	617b      	str	r3, [r7, #20]
        break;
 800756e:	e002      	b.n	8007576 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007570:	2304      	movs	r3, #4
 8007572:	617b      	str	r3, [r7, #20]
        break;
 8007574:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007576:	f7fe fd7f 	bl	8006078 <HAL_GetTick>
 800757a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800757c:	e01b      	b.n	80075b6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800757e:	f7fe fd7b 	bl	8006078 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b05      	cmp	r3, #5
 800758a:	d914      	bls.n	80075b6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	689a      	ldr	r2, [r3, #8]
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	4013      	ands	r3, r2
 8007596:	2b00      	cmp	r3, #0
 8007598:	d00d      	beq.n	80075b6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800759e:	f043 0210 	orr.w	r2, r3, #16
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075aa:	f043 0201 	orr.w	r2, r3, #1
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e007      	b.n	80075c6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	689a      	ldr	r2, [r3, #8]
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	4013      	ands	r3, r2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1dc      	bne.n	800757e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3720      	adds	r7, #32
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	a33fffff 	.word	0xa33fffff

080075d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b084      	sub	sp, #16
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80075dc:	2300      	movs	r3, #0
 80075de:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7fe ff67 	bl	80064b8 <LL_ADC_IsEnabled>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d169      	bne.n	80076c4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	689a      	ldr	r2, [r3, #8]
 80075f6:	4b36      	ldr	r3, [pc, #216]	@ (80076d0 <ADC_Enable+0xfc>)
 80075f8:	4013      	ands	r3, r2
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00d      	beq.n	800761a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007602:	f043 0210 	orr.w	r2, r3, #16
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800760e:	f043 0201 	orr.w	r2, r3, #1
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e055      	b.n	80076c6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4618      	mov	r0, r3
 8007620:	f7fe ff22 	bl	8006468 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007624:	482b      	ldr	r0, [pc, #172]	@ (80076d4 <ADC_Enable+0x100>)
 8007626:	f7fe fd7b 	bl	8006120 <LL_ADC_GetCommonPathInternalCh>
 800762a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800762c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007630:	2b00      	cmp	r3, #0
 8007632:	d013      	beq.n	800765c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007634:	4b28      	ldr	r3, [pc, #160]	@ (80076d8 <ADC_Enable+0x104>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	099b      	lsrs	r3, r3, #6
 800763a:	4a28      	ldr	r2, [pc, #160]	@ (80076dc <ADC_Enable+0x108>)
 800763c:	fba2 2303 	umull	r2, r3, r2, r3
 8007640:	099b      	lsrs	r3, r3, #6
 8007642:	1c5a      	adds	r2, r3, #1
 8007644:	4613      	mov	r3, r2
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	4413      	add	r3, r2
 800764a:	009b      	lsls	r3, r3, #2
 800764c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800764e:	e002      	b.n	8007656 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	3b01      	subs	r3, #1
 8007654:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1f9      	bne.n	8007650 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800765c:	f7fe fd0c 	bl	8006078 <HAL_GetTick>
 8007660:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007662:	e028      	b.n	80076b6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4618      	mov	r0, r3
 800766a:	f7fe ff25 	bl	80064b8 <LL_ADC_IsEnabled>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d104      	bne.n	800767e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4618      	mov	r0, r3
 800767a:	f7fe fef5 	bl	8006468 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800767e:	f7fe fcfb 	bl	8006078 <HAL_GetTick>
 8007682:	4602      	mov	r2, r0
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	1ad3      	subs	r3, r2, r3
 8007688:	2b02      	cmp	r3, #2
 800768a:	d914      	bls.n	80076b6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 0301 	and.w	r3, r3, #1
 8007696:	2b01      	cmp	r3, #1
 8007698:	d00d      	beq.n	80076b6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800769e:	f043 0210 	orr.w	r2, r3, #16
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80076aa:	f043 0201 	orr.w	r2, r3, #1
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e007      	b.n	80076c6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f003 0301 	and.w	r3, r3, #1
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d1cf      	bne.n	8007664 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	8000003f 	.word	0x8000003f
 80076d4:	50000300 	.word	0x50000300
 80076d8:	20000004 	.word	0x20000004
 80076dc:	053e2d63 	.word	0x053e2d63

080076e0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7fe fef6 	bl	80064de <LL_ADC_IsDisableOngoing>
 80076f2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4618      	mov	r0, r3
 80076fa:	f7fe fedd 	bl	80064b8 <LL_ADC_IsEnabled>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d047      	beq.n	8007794 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d144      	bne.n	8007794 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	f003 030d 	and.w	r3, r3, #13
 8007714:	2b01      	cmp	r3, #1
 8007716:	d10c      	bne.n	8007732 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4618      	mov	r0, r3
 800771e:	f7fe feb7 	bl	8006490 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2203      	movs	r2, #3
 8007728:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800772a:	f7fe fca5 	bl	8006078 <HAL_GetTick>
 800772e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007730:	e029      	b.n	8007786 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007736:	f043 0210 	orr.w	r2, r3, #16
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007742:	f043 0201 	orr.w	r2, r3, #1
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e023      	b.n	8007796 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800774e:	f7fe fc93 	bl	8006078 <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	2b02      	cmp	r3, #2
 800775a:	d914      	bls.n	8007786 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	f003 0301 	and.w	r3, r3, #1
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00d      	beq.n	8007786 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800776e:	f043 0210 	orr.w	r2, r3, #16
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800777a:	f043 0201 	orr.w	r2, r3, #1
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e007      	b.n	8007796 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1dc      	bne.n	800774e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}

0800779e <LL_ADC_IsEnabled>:
{
 800779e:	b480      	push	{r7}
 80077a0:	b083      	sub	sp, #12
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d101      	bne.n	80077b6 <LL_ADC_IsEnabled+0x18>
 80077b2:	2301      	movs	r3, #1
 80077b4:	e000      	b.n	80077b8 <LL_ADC_IsEnabled+0x1a>
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <LL_ADC_REG_IsConversionOngoing>:
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f003 0304 	and.w	r3, r3, #4
 80077d4:	2b04      	cmp	r3, #4
 80077d6:	d101      	bne.n	80077dc <LL_ADC_REG_IsConversionOngoing+0x18>
 80077d8:	2301      	movs	r3, #1
 80077da:	e000      	b.n	80077de <LL_ADC_REG_IsConversionOngoing+0x1a>
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	370c      	adds	r7, #12
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
	...

080077ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80077ec:	b590      	push	{r4, r7, lr}
 80077ee:	b0a1      	sub	sp, #132	@ 0x84
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80077f6:	2300      	movs	r3, #0
 80077f8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007802:	2b01      	cmp	r3, #1
 8007804:	d101      	bne.n	800780a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007806:	2302      	movs	r3, #2
 8007808:	e08b      	b.n	8007922 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2201      	movs	r2, #1
 800780e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007812:	2300      	movs	r3, #0
 8007814:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007816:	2300      	movs	r3, #0
 8007818:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007822:	d102      	bne.n	800782a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007824:	4b41      	ldr	r3, [pc, #260]	@ (800792c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007826:	60bb      	str	r3, [r7, #8]
 8007828:	e001      	b.n	800782e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800782a:	2300      	movs	r3, #0
 800782c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d10b      	bne.n	800784c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007838:	f043 0220 	orr.w	r2, r3, #32
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	e06a      	b.n	8007922 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	4618      	mov	r0, r3
 8007850:	f7ff ffb8 	bl	80077c4 <LL_ADC_REG_IsConversionOngoing>
 8007854:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4618      	mov	r0, r3
 800785c:	f7ff ffb2 	bl	80077c4 <LL_ADC_REG_IsConversionOngoing>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d14c      	bne.n	8007900 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007866:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007868:	2b00      	cmp	r3, #0
 800786a:	d149      	bne.n	8007900 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800786c:	4b30      	ldr	r3, [pc, #192]	@ (8007930 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800786e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d028      	beq.n	80078ca <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007878:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	6859      	ldr	r1, [r3, #4]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800788a:	035b      	lsls	r3, r3, #13
 800788c:	430b      	orrs	r3, r1
 800788e:	431a      	orrs	r2, r3
 8007890:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007892:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007894:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007898:	f7ff ff81 	bl	800779e <LL_ADC_IsEnabled>
 800789c:	4604      	mov	r4, r0
 800789e:	4823      	ldr	r0, [pc, #140]	@ (800792c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80078a0:	f7ff ff7d 	bl	800779e <LL_ADC_IsEnabled>
 80078a4:	4603      	mov	r3, r0
 80078a6:	4323      	orrs	r3, r4
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d133      	bne.n	8007914 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80078ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80078b4:	f023 030f 	bic.w	r3, r3, #15
 80078b8:	683a      	ldr	r2, [r7, #0]
 80078ba:	6811      	ldr	r1, [r2, #0]
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	6892      	ldr	r2, [r2, #8]
 80078c0:	430a      	orrs	r2, r1
 80078c2:	431a      	orrs	r2, r3
 80078c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078c6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80078c8:	e024      	b.n	8007914 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80078ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80078d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078d4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80078d6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80078da:	f7ff ff60 	bl	800779e <LL_ADC_IsEnabled>
 80078de:	4604      	mov	r4, r0
 80078e0:	4812      	ldr	r0, [pc, #72]	@ (800792c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80078e2:	f7ff ff5c 	bl	800779e <LL_ADC_IsEnabled>
 80078e6:	4603      	mov	r3, r0
 80078e8:	4323      	orrs	r3, r4
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d112      	bne.n	8007914 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80078ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80078f6:	f023 030f 	bic.w	r3, r3, #15
 80078fa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80078fc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80078fe:	e009      	b.n	8007914 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007904:	f043 0220 	orr.w	r2, r3, #32
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007912:	e000      	b.n	8007916 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007914:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800791e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007922:	4618      	mov	r0, r3
 8007924:	3784      	adds	r7, #132	@ 0x84
 8007926:	46bd      	mov	sp, r7
 8007928:	bd90      	pop	{r4, r7, pc}
 800792a:	bf00      	nop
 800792c:	50000100 	.word	0x50000100
 8007930:	50000300 	.word	0x50000300

08007934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007934:	b480      	push	{r7}
 8007936:	b085      	sub	sp, #20
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f003 0307 	and.w	r3, r3, #7
 8007942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007944:	4b0c      	ldr	r3, [pc, #48]	@ (8007978 <__NVIC_SetPriorityGrouping+0x44>)
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007950:	4013      	ands	r3, r2
 8007952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800795c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007960:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007966:	4a04      	ldr	r2, [pc, #16]	@ (8007978 <__NVIC_SetPriorityGrouping+0x44>)
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	60d3      	str	r3, [r2, #12]
}
 800796c:	bf00      	nop
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	e000ed00 	.word	0xe000ed00

0800797c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800797c:	b480      	push	{r7}
 800797e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007980:	4b04      	ldr	r3, [pc, #16]	@ (8007994 <__NVIC_GetPriorityGrouping+0x18>)
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	0a1b      	lsrs	r3, r3, #8
 8007986:	f003 0307 	and.w	r3, r3, #7
}
 800798a:	4618      	mov	r0, r3
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr
 8007994:	e000ed00 	.word	0xe000ed00

08007998 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	4603      	mov	r3, r0
 80079a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80079a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	db0b      	blt.n	80079c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80079aa:	79fb      	ldrb	r3, [r7, #7]
 80079ac:	f003 021f 	and.w	r2, r3, #31
 80079b0:	4907      	ldr	r1, [pc, #28]	@ (80079d0 <__NVIC_EnableIRQ+0x38>)
 80079b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079b6:	095b      	lsrs	r3, r3, #5
 80079b8:	2001      	movs	r0, #1
 80079ba:	fa00 f202 	lsl.w	r2, r0, r2
 80079be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80079c2:	bf00      	nop
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop
 80079d0:	e000e100 	.word	0xe000e100

080079d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	4603      	mov	r3, r0
 80079dc:	6039      	str	r1, [r7, #0]
 80079de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80079e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	db0a      	blt.n	80079fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	b2da      	uxtb	r2, r3
 80079ec:	490c      	ldr	r1, [pc, #48]	@ (8007a20 <__NVIC_SetPriority+0x4c>)
 80079ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079f2:	0112      	lsls	r2, r2, #4
 80079f4:	b2d2      	uxtb	r2, r2
 80079f6:	440b      	add	r3, r1
 80079f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80079fc:	e00a      	b.n	8007a14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	4908      	ldr	r1, [pc, #32]	@ (8007a24 <__NVIC_SetPriority+0x50>)
 8007a04:	79fb      	ldrb	r3, [r7, #7]
 8007a06:	f003 030f 	and.w	r3, r3, #15
 8007a0a:	3b04      	subs	r3, #4
 8007a0c:	0112      	lsls	r2, r2, #4
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	440b      	add	r3, r1
 8007a12:	761a      	strb	r2, [r3, #24]
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr
 8007a20:	e000e100 	.word	0xe000e100
 8007a24:	e000ed00 	.word	0xe000ed00

08007a28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b089      	sub	sp, #36	@ 0x24
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f003 0307 	and.w	r3, r3, #7
 8007a3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	f1c3 0307 	rsb	r3, r3, #7
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	bf28      	it	cs
 8007a46:	2304      	movcs	r3, #4
 8007a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	3304      	adds	r3, #4
 8007a4e:	2b06      	cmp	r3, #6
 8007a50:	d902      	bls.n	8007a58 <NVIC_EncodePriority+0x30>
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	3b03      	subs	r3, #3
 8007a56:	e000      	b.n	8007a5a <NVIC_EncodePriority+0x32>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	fa02 f303 	lsl.w	r3, r2, r3
 8007a66:	43da      	mvns	r2, r3
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	401a      	ands	r2, r3
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007a70:	f04f 31ff 	mov.w	r1, #4294967295
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	fa01 f303 	lsl.w	r3, r1, r3
 8007a7a:	43d9      	mvns	r1, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a80:	4313      	orrs	r3, r2
         );
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3724      	adds	r7, #36	@ 0x24
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
	...

08007a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007aa0:	d301      	bcc.n	8007aa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e00f      	b.n	8007ac6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8007ad0 <SysTick_Config+0x40>)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007aae:	210f      	movs	r1, #15
 8007ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ab4:	f7ff ff8e 	bl	80079d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007ab8:	4b05      	ldr	r3, [pc, #20]	@ (8007ad0 <SysTick_Config+0x40>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007abe:	4b04      	ldr	r3, [pc, #16]	@ (8007ad0 <SysTick_Config+0x40>)
 8007ac0:	2207      	movs	r2, #7
 8007ac2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3708      	adds	r7, #8
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	e000e010 	.word	0xe000e010

08007ad4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7ff ff29 	bl	8007934 <__NVIC_SetPriorityGrouping>
}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b086      	sub	sp, #24
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	4603      	mov	r3, r0
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	607a      	str	r2, [r7, #4]
 8007af6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007af8:	f7ff ff40 	bl	800797c <__NVIC_GetPriorityGrouping>
 8007afc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	68b9      	ldr	r1, [r7, #8]
 8007b02:	6978      	ldr	r0, [r7, #20]
 8007b04:	f7ff ff90 	bl	8007a28 <NVIC_EncodePriority>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b0e:	4611      	mov	r1, r2
 8007b10:	4618      	mov	r0, r3
 8007b12:	f7ff ff5f 	bl	80079d4 <__NVIC_SetPriority>
}
 8007b16:	bf00      	nop
 8007b18:	3718      	adds	r7, #24
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b082      	sub	sp, #8
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	4603      	mov	r3, r0
 8007b26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f7ff ff33 	bl	8007998 <__NVIC_EnableIRQ>
}
 8007b32:	bf00      	nop
 8007b34:	3708      	adds	r7, #8
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b082      	sub	sp, #8
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7ff ffa4 	bl	8007a90 <SysTick_Config>
 8007b48:	4603      	mov	r3, r0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3708      	adds	r7, #8
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}

08007b52 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b082      	sub	sp, #8
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d101      	bne.n	8007b64 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e014      	b.n	8007b8e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	791b      	ldrb	r3, [r3, #4]
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d105      	bne.n	8007b7a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f7fb fe8b 	bl	8003890 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
	...

08007b98 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d101      	bne.n	8007bac <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e056      	b.n	8007c5a <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	795b      	ldrb	r3, [r3, #5]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d101      	bne.n	8007bb8 <HAL_DAC_Start+0x20>
 8007bb4:	2302      	movs	r3, #2
 8007bb6:	e050      	b.n	8007c5a <HAL_DAC_Start+0xc2>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2202      	movs	r2, #2
 8007bc2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6819      	ldr	r1, [r3, #0]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	f003 0310 	and.w	r3, r3, #16
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	409a      	lsls	r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007bdc:	4b22      	ldr	r3, [pc, #136]	@ (8007c68 <HAL_DAC_Start+0xd0>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	099b      	lsrs	r3, r3, #6
 8007be2:	4a22      	ldr	r2, [pc, #136]	@ (8007c6c <HAL_DAC_Start+0xd4>)
 8007be4:	fba2 2303 	umull	r2, r3, r2, r3
 8007be8:	099b      	lsrs	r3, r3, #6
 8007bea:	3301      	adds	r3, #1
 8007bec:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007bee:	e002      	b.n	8007bf6 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d1f9      	bne.n	8007bf0 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d10f      	bne.n	8007c22 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	d11d      	bne.n	8007c4c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f042 0201 	orr.w	r2, r2, #1
 8007c1e:	605a      	str	r2, [r3, #4]
 8007c20:	e014      	b.n	8007c4c <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	f003 0310 	and.w	r3, r3, #16
 8007c32:	2102      	movs	r1, #2
 8007c34:	fa01 f303 	lsl.w	r3, r1, r3
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d107      	bne.n	8007c4c <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	685a      	ldr	r2, [r3, #4]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f042 0202 	orr.w	r2, r2, #2
 8007c4a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3714      	adds	r7, #20
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	20000004 	.word	0x20000004
 8007c6c:	053e2d63 	.word	0x053e2d63

08007c70 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d101      	bne.n	8007c8c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e018      	b.n	8007cbe <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d105      	bne.n	8007caa <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4413      	add	r3, r2
 8007ca4:	3308      	adds	r3, #8
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	e004      	b.n	8007cb4 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4413      	add	r3, r2
 8007cb0:	3314      	adds	r3, #20
 8007cb2:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	371c      	adds	r7, #28
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
	...

08007ccc <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08a      	sub	sp, #40	@ 0x28
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d002      	beq.n	8007ce8 <HAL_DAC_ConfigChannel+0x1c>
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d101      	bne.n	8007cec <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e1a1      	b.n	8008030 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	795b      	ldrb	r3, [r3, #5]
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d101      	bne.n	8007cfe <HAL_DAC_ConfigChannel+0x32>
 8007cfa:	2302      	movs	r3, #2
 8007cfc:	e198      	b.n	8008030 <HAL_DAC_ConfigChannel+0x364>
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2201      	movs	r2, #1
 8007d02:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2202      	movs	r2, #2
 8007d08:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	2b04      	cmp	r3, #4
 8007d10:	d17a      	bne.n	8007e08 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007d12:	f7fe f9b1 	bl	8006078 <HAL_GetTick>
 8007d16:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d13d      	bne.n	8007d9a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007d1e:	e018      	b.n	8007d52 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007d20:	f7fe f9aa 	bl	8006078 <HAL_GetTick>
 8007d24:	4602      	mov	r2, r0
 8007d26:	69bb      	ldr	r3, [r7, #24]
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d911      	bls.n	8007d52 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d00a      	beq.n	8007d52 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	f043 0208 	orr.w	r2, r3, #8
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2203      	movs	r2, #3
 8007d4c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	e16e      	b.n	8008030 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1df      	bne.n	8007d20 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007d68:	641a      	str	r2, [r3, #64]	@ 0x40
 8007d6a:	e020      	b.n	8007dae <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007d6c:	f7fe f984 	bl	8006078 <HAL_GetTick>
 8007d70:	4602      	mov	r2, r0
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d90f      	bls.n	8007d9a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	da0a      	bge.n	8007d9a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	f043 0208 	orr.w	r2, r3, #8
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2203      	movs	r2, #3
 8007d94:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007d96:	2303      	movs	r3, #3
 8007d98:	e14a      	b.n	8008030 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	dbe3      	blt.n	8007d6c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	68ba      	ldr	r2, [r7, #8]
 8007daa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007dac:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f003 0310 	and.w	r3, r3, #16
 8007dba:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8007dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc2:	43db      	mvns	r3, r3
 8007dc4:	ea02 0103 	and.w	r1, r2, r3
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f003 0310 	and.w	r3, r3, #16
 8007dd2:	409a      	lsls	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	430a      	orrs	r2, r1
 8007dda:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f003 0310 	and.w	r3, r3, #16
 8007de8:	21ff      	movs	r1, #255	@ 0xff
 8007dea:	fa01 f303 	lsl.w	r3, r1, r3
 8007dee:	43db      	mvns	r3, r3
 8007df0:	ea02 0103 	and.w	r1, r2, r3
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f003 0310 	and.w	r3, r3, #16
 8007dfe:	409a      	lsls	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	430a      	orrs	r2, r1
 8007e06:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	69db      	ldr	r3, [r3, #28]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d11d      	bne.n	8007e4c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e16:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f003 0310 	and.w	r3, r3, #16
 8007e1e:	221f      	movs	r2, #31
 8007e20:	fa02 f303 	lsl.w	r3, r2, r3
 8007e24:	43db      	mvns	r3, r3
 8007e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e28:	4013      	ands	r3, r2
 8007e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f003 0310 	and.w	r3, r3, #16
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e40:	4313      	orrs	r3, r2
 8007e42:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e52:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	f003 0310 	and.w	r3, r3, #16
 8007e5a:	2207      	movs	r2, #7
 8007e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e60:	43db      	mvns	r3, r3
 8007e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e64:	4013      	ands	r3, r2
 8007e66:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d102      	bne.n	8007e76 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8007e70:	2300      	movs	r3, #0
 8007e72:	623b      	str	r3, [r7, #32]
 8007e74:	e00f      	b.n	8007e96 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d102      	bne.n	8007e84 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	623b      	str	r3, [r7, #32]
 8007e82:	e008      	b.n	8007e96 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	695b      	ldr	r3, [r3, #20]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d102      	bne.n	8007e92 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	623b      	str	r3, [r7, #32]
 8007e90:	e001      	b.n	8007e96 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007e92:	2300      	movs	r3, #0
 8007e94:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	689a      	ldr	r2, [r3, #8]
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	695b      	ldr	r3, [r3, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	6a3a      	ldr	r2, [r7, #32]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f003 0310 	and.w	r3, r3, #16
 8007eac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb4:	43db      	mvns	r3, r3
 8007eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007eb8:	4013      	ands	r3, r2
 8007eba:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	791b      	ldrb	r3, [r3, #4]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d102      	bne.n	8007eca <HAL_DAC_ConfigChannel+0x1fe>
 8007ec4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ec8:	e000      	b.n	8007ecc <HAL_DAC_ConfigChannel+0x200>
 8007eca:	2300      	movs	r3, #0
 8007ecc:	697a      	ldr	r2, [r7, #20]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f003 0310 	and.w	r3, r3, #16
 8007ed8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007edc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ee0:	43db      	mvns	r3, r3
 8007ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	795b      	ldrb	r3, [r3, #5]
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d102      	bne.n	8007ef6 <HAL_DAC_ConfigChannel+0x22a>
 8007ef0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ef4:	e000      	b.n	8007ef8 <HAL_DAC_ConfigChannel+0x22c>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	697a      	ldr	r2, [r7, #20]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8007efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f00:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007f04:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d114      	bne.n	8007f38 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8007f0e:	f003 ff2f 	bl	800bd70 <HAL_RCC_GetHCLKFreq>
 8007f12:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	4a48      	ldr	r2, [pc, #288]	@ (8008038 <HAL_DAC_ConfigChannel+0x36c>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d904      	bls.n	8007f26 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8007f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f22:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f24:	e00f      	b.n	8007f46 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	4a44      	ldr	r2, [pc, #272]	@ (800803c <HAL_DAC_ConfigChannel+0x370>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d90a      	bls.n	8007f44 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8007f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f36:	e006      	b.n	8007f46 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f42:	e000      	b.n	8007f46 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8007f44:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f003 0310 	and.w	r3, r3, #16
 8007f4c:	697a      	ldr	r2, [r7, #20]
 8007f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f54:	4313      	orrs	r3, r2
 8007f56:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	6819      	ldr	r1, [r3, #0]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f003 0310 	and.w	r3, r3, #16
 8007f6c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007f70:	fa02 f303 	lsl.w	r3, r2, r3
 8007f74:	43da      	mvns	r2, r3
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	400a      	ands	r2, r1
 8007f7c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f003 0310 	and.w	r3, r3, #16
 8007f8c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8007f90:	fa02 f303 	lsl.w	r3, r2, r3
 8007f94:	43db      	mvns	r3, r3
 8007f96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f98:	4013      	ands	r3, r2
 8007f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f003 0310 	and.w	r3, r3, #16
 8007fa8:	697a      	ldr	r2, [r7, #20]
 8007faa:	fa02 f303 	lsl.w	r3, r2, r3
 8007fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fba:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6819      	ldr	r1, [r3, #0]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f003 0310 	and.w	r3, r3, #16
 8007fc8:	22c0      	movs	r2, #192	@ 0xc0
 8007fca:	fa02 f303 	lsl.w	r3, r2, r3
 8007fce:	43da      	mvns	r2, r3
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	400a      	ands	r2, r1
 8007fd6:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	089b      	lsrs	r3, r3, #2
 8007fde:	f003 030f 	and.w	r3, r3, #15
 8007fe2:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	089b      	lsrs	r3, r3, #2
 8007fea:	021b      	lsls	r3, r3, #8
 8007fec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007ff0:	697a      	ldr	r2, [r7, #20]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f003 0310 	and.w	r3, r3, #16
 8008002:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8008006:	fa01 f303 	lsl.w	r3, r1, r3
 800800a:	43db      	mvns	r3, r3
 800800c:	ea02 0103 	and.w	r1, r2, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f003 0310 	and.w	r3, r3, #16
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	409a      	lsls	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	430a      	orrs	r2, r1
 8008020:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2201      	movs	r2, #1
 8008026:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800802e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3728      	adds	r7, #40	@ 0x28
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	09896800 	.word	0x09896800
 800803c:	04c4b400 	.word	0x04c4b400

08008040 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d101      	bne.n	8008052 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	e08d      	b.n	800816e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	4b47      	ldr	r3, [pc, #284]	@ (8008178 <HAL_DMA_Init+0x138>)
 800805a:	429a      	cmp	r2, r3
 800805c:	d80f      	bhi.n	800807e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	461a      	mov	r2, r3
 8008064:	4b45      	ldr	r3, [pc, #276]	@ (800817c <HAL_DMA_Init+0x13c>)
 8008066:	4413      	add	r3, r2
 8008068:	4a45      	ldr	r2, [pc, #276]	@ (8008180 <HAL_DMA_Init+0x140>)
 800806a:	fba2 2303 	umull	r2, r3, r2, r3
 800806e:	091b      	lsrs	r3, r3, #4
 8008070:	009a      	lsls	r2, r3, #2
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a42      	ldr	r2, [pc, #264]	@ (8008184 <HAL_DMA_Init+0x144>)
 800807a:	641a      	str	r2, [r3, #64]	@ 0x40
 800807c:	e00e      	b.n	800809c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	4b40      	ldr	r3, [pc, #256]	@ (8008188 <HAL_DMA_Init+0x148>)
 8008086:	4413      	add	r3, r2
 8008088:	4a3d      	ldr	r2, [pc, #244]	@ (8008180 <HAL_DMA_Init+0x140>)
 800808a:	fba2 2303 	umull	r2, r3, r2, r3
 800808e:	091b      	lsrs	r3, r3, #4
 8008090:	009a      	lsls	r2, r3, #2
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	4a3c      	ldr	r2, [pc, #240]	@ (800818c <HAL_DMA_Init+0x14c>)
 800809a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2202      	movs	r2, #2
 80080a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80080b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80080c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80080cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	699b      	ldr	r3, [r3, #24]
 80080d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80080d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80080e0:	68fa      	ldr	r2, [r7, #12]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fa76 	bl	80085e0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080fc:	d102      	bne.n	8008104 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	685a      	ldr	r2, [r3, #4]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800810c:	b2d2      	uxtb	r2, r2
 800810e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008114:	687a      	ldr	r2, [r7, #4]
 8008116:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008118:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d010      	beq.n	8008144 <HAL_DMA_Init+0x104>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	2b04      	cmp	r3, #4
 8008128:	d80c      	bhi.n	8008144 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fa96 	bl	800865c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008134:	2200      	movs	r2, #0
 8008136:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008140:	605a      	str	r2, [r3, #4]
 8008142:	e008      	b.n	8008156 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	40020407 	.word	0x40020407
 800817c:	bffdfff8 	.word	0xbffdfff8
 8008180:	cccccccd 	.word	0xcccccccd
 8008184:	40020000 	.word	0x40020000
 8008188:	bffdfbf8 	.word	0xbffdfbf8
 800818c:	40020400 	.word	0x40020400

08008190 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b086      	sub	sp, #24
 8008194:	af00      	add	r7, sp, #0
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	607a      	str	r2, [r7, #4]
 800819c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800819e:	2300      	movs	r3, #0
 80081a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d101      	bne.n	80081b0 <HAL_DMA_Start_IT+0x20>
 80081ac:	2302      	movs	r3, #2
 80081ae:	e066      	b.n	800827e <HAL_DMA_Start_IT+0xee>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d155      	bne.n	8008270 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2202      	movs	r2, #2
 80081c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f022 0201 	bic.w	r2, r2, #1
 80081e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	68b9      	ldr	r1, [r7, #8]
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	f000 f9bb 	bl	8008564 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d008      	beq.n	8008208 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f042 020e 	orr.w	r2, r2, #14
 8008204:	601a      	str	r2, [r3, #0]
 8008206:	e00f      	b.n	8008228 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f022 0204 	bic.w	r2, r2, #4
 8008216:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f042 020a 	orr.w	r2, r2, #10
 8008226:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d007      	beq.n	8008246 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800823a:	681a      	ldr	r2, [r3, #0]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008240:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008244:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800824a:	2b00      	cmp	r3, #0
 800824c:	d007      	beq.n	800825e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008258:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800825c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f042 0201 	orr.w	r2, r2, #1
 800826c:	601a      	str	r2, [r3, #0]
 800826e:	e005      	b.n	800827c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2200      	movs	r2, #0
 8008274:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008278:	2302      	movs	r3, #2
 800827a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800827c:	7dfb      	ldrb	r3, [r7, #23]
}
 800827e:	4618      	mov	r0, r3
 8008280:	3718      	adds	r7, #24
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008286:	b480      	push	{r7}
 8008288:	b085      	sub	sp, #20
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008298:	b2db      	uxtb	r3, r3
 800829a:	2b02      	cmp	r3, #2
 800829c:	d005      	beq.n	80082aa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2204      	movs	r2, #4
 80082a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	73fb      	strb	r3, [r7, #15]
 80082a8:	e037      	b.n	800831a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f022 020e 	bic.w	r2, r2, #14
 80082b8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80082c8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0201 	bic.w	r2, r2, #1
 80082d8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082de:	f003 021f 	and.w	r2, r3, #31
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e6:	2101      	movs	r1, #1
 80082e8:	fa01 f202 	lsl.w	r2, r1, r2
 80082ec:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80082f6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d00c      	beq.n	800831a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800830a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800830e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008318:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800832a:	7bfb      	ldrb	r3, [r7, #15]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr

08008338 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800834a:	b2db      	uxtb	r3, r3
 800834c:	2b02      	cmp	r3, #2
 800834e:	d00d      	beq.n	800836c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2204      	movs	r2, #4
 8008354:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	73fb      	strb	r3, [r7, #15]
 800836a:	e047      	b.n	80083fc <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f022 020e 	bic.w	r2, r2, #14
 800837a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f022 0201 	bic.w	r2, r2, #1
 800838a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008396:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800839a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083a0:	f003 021f 	and.w	r2, r3, #31
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a8:	2101      	movs	r1, #1
 80083aa:	fa01 f202 	lsl.w	r2, r1, r2
 80083ae:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80083b8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00c      	beq.n	80083dc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80083d0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80083da:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d003      	beq.n	80083fc <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	4798      	blx	r3
    }
  }
  return status;
 80083fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3710      	adds	r7, #16
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b084      	sub	sp, #16
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008422:	f003 031f 	and.w	r3, r3, #31
 8008426:	2204      	movs	r2, #4
 8008428:	409a      	lsls	r2, r3
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	4013      	ands	r3, r2
 800842e:	2b00      	cmp	r3, #0
 8008430:	d026      	beq.n	8008480 <HAL_DMA_IRQHandler+0x7a>
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	f003 0304 	and.w	r3, r3, #4
 8008438:	2b00      	cmp	r3, #0
 800843a:	d021      	beq.n	8008480 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 0320 	and.w	r3, r3, #32
 8008446:	2b00      	cmp	r3, #0
 8008448:	d107      	bne.n	800845a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681a      	ldr	r2, [r3, #0]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f022 0204 	bic.w	r2, r2, #4
 8008458:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800845e:	f003 021f 	and.w	r2, r3, #31
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008466:	2104      	movs	r1, #4
 8008468:	fa01 f202 	lsl.w	r2, r1, r2
 800846c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008472:	2b00      	cmp	r3, #0
 8008474:	d071      	beq.n	800855a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800847e:	e06c      	b.n	800855a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008484:	f003 031f 	and.w	r3, r3, #31
 8008488:	2202      	movs	r2, #2
 800848a:	409a      	lsls	r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	4013      	ands	r3, r2
 8008490:	2b00      	cmp	r3, #0
 8008492:	d02e      	beq.n	80084f2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	f003 0302 	and.w	r3, r3, #2
 800849a:	2b00      	cmp	r3, #0
 800849c:	d029      	beq.n	80084f2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 0320 	and.w	r3, r3, #32
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10b      	bne.n	80084c4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f022 020a 	bic.w	r2, r2, #10
 80084ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2201      	movs	r2, #1
 80084c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c8:	f003 021f 	and.w	r2, r3, #31
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084d0:	2102      	movs	r1, #2
 80084d2:	fa01 f202 	lsl.w	r2, r1, r2
 80084d6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d038      	beq.n	800855a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80084f0:	e033      	b.n	800855a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084f6:	f003 031f 	and.w	r3, r3, #31
 80084fa:	2208      	movs	r2, #8
 80084fc:	409a      	lsls	r2, r3
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	4013      	ands	r3, r2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d02a      	beq.n	800855c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	f003 0308 	and.w	r3, r3, #8
 800850c:	2b00      	cmp	r3, #0
 800850e:	d025      	beq.n	800855c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f022 020e 	bic.w	r2, r2, #14
 800851e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008524:	f003 021f 	and.w	r2, r3, #31
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800852c:	2101      	movs	r1, #1
 800852e:	fa01 f202 	lsl.w	r2, r1, r2
 8008532:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2201      	movs	r2, #1
 800853e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800854e:	2b00      	cmp	r3, #0
 8008550:	d004      	beq.n	800855c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800855a:	bf00      	nop
 800855c:	bf00      	nop
}
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008564:	b480      	push	{r7}
 8008566:	b085      	sub	sp, #20
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	607a      	str	r2, [r7, #4]
 8008570:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800857a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008580:	2b00      	cmp	r3, #0
 8008582:	d004      	beq.n	800858e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008588:	68fa      	ldr	r2, [r7, #12]
 800858a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800858c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008592:	f003 021f 	and.w	r2, r3, #31
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800859a:	2101      	movs	r1, #1
 800859c:	fa01 f202 	lsl.w	r2, r1, r2
 80085a0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	683a      	ldr	r2, [r7, #0]
 80085a8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	2b10      	cmp	r3, #16
 80085b0:	d108      	bne.n	80085c4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	68ba      	ldr	r2, [r7, #8]
 80085c0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80085c2:	e007      	b.n	80085d4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	60da      	str	r2, [r3, #12]
}
 80085d4:	bf00      	nop
 80085d6:	3714      	adds	r7, #20
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	461a      	mov	r2, r3
 80085ee:	4b16      	ldr	r3, [pc, #88]	@ (8008648 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d802      	bhi.n	80085fa <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80085f4:	4b15      	ldr	r3, [pc, #84]	@ (800864c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80085f6:	617b      	str	r3, [r7, #20]
 80085f8:	e001      	b.n	80085fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80085fa:	4b15      	ldr	r3, [pc, #84]	@ (8008650 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80085fc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	b2db      	uxtb	r3, r3
 8008608:	3b08      	subs	r3, #8
 800860a:	4a12      	ldr	r2, [pc, #72]	@ (8008654 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800860c:	fba2 2303 	umull	r2, r3, r2, r3
 8008610:	091b      	lsrs	r3, r3, #4
 8008612:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008618:	089b      	lsrs	r3, r3, #2
 800861a:	009a      	lsls	r2, r3, #2
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	4413      	add	r3, r2
 8008620:	461a      	mov	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	4a0b      	ldr	r2, [pc, #44]	@ (8008658 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800862a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f003 031f 	and.w	r3, r3, #31
 8008632:	2201      	movs	r2, #1
 8008634:	409a      	lsls	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800863a:	bf00      	nop
 800863c:	371c      	adds	r7, #28
 800863e:	46bd      	mov	sp, r7
 8008640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008644:	4770      	bx	lr
 8008646:	bf00      	nop
 8008648:	40020407 	.word	0x40020407
 800864c:	40020800 	.word	0x40020800
 8008650:	40020820 	.word	0x40020820
 8008654:	cccccccd 	.word	0xcccccccd
 8008658:	40020880 	.word	0x40020880

0800865c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	b2db      	uxtb	r3, r3
 800866a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800866c:	68fa      	ldr	r2, [r7, #12]
 800866e:	4b0b      	ldr	r3, [pc, #44]	@ (800869c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008670:	4413      	add	r3, r2
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	461a      	mov	r2, r3
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a08      	ldr	r2, [pc, #32]	@ (80086a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800867e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	3b01      	subs	r3, #1
 8008684:	f003 031f 	and.w	r3, r3, #31
 8008688:	2201      	movs	r2, #1
 800868a:	409a      	lsls	r2, r3
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008690:	bf00      	nop
 8008692:	3714      	adds	r7, #20
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr
 800869c:	1000823f 	.word	0x1000823f
 80086a0:	40020940 	.word	0x40020940

080086a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b087      	sub	sp, #28
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80086ae:	2300      	movs	r3, #0
 80086b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80086b2:	e15a      	b.n	800896a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	681a      	ldr	r2, [r3, #0]
 80086b8:	2101      	movs	r1, #1
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	fa01 f303 	lsl.w	r3, r1, r3
 80086c0:	4013      	ands	r3, r2
 80086c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	f000 814c 	beq.w	8008964 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	f003 0303 	and.w	r3, r3, #3
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d005      	beq.n	80086e4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d130      	bne.n	8008746 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	005b      	lsls	r3, r3, #1
 80086ee:	2203      	movs	r2, #3
 80086f0:	fa02 f303 	lsl.w	r3, r2, r3
 80086f4:	43db      	mvns	r3, r3
 80086f6:	693a      	ldr	r2, [r7, #16]
 80086f8:	4013      	ands	r3, r2
 80086fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	68da      	ldr	r2, [r3, #12]
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	005b      	lsls	r3, r3, #1
 8008704:	fa02 f303 	lsl.w	r3, r2, r3
 8008708:	693a      	ldr	r2, [r7, #16]
 800870a:	4313      	orrs	r3, r2
 800870c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	693a      	ldr	r2, [r7, #16]
 8008712:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800871a:	2201      	movs	r2, #1
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	fa02 f303 	lsl.w	r3, r2, r3
 8008722:	43db      	mvns	r3, r3
 8008724:	693a      	ldr	r2, [r7, #16]
 8008726:	4013      	ands	r3, r2
 8008728:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	091b      	lsrs	r3, r3, #4
 8008730:	f003 0201 	and.w	r2, r3, #1
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	fa02 f303 	lsl.w	r3, r2, r3
 800873a:	693a      	ldr	r2, [r7, #16]
 800873c:	4313      	orrs	r3, r2
 800873e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	693a      	ldr	r2, [r7, #16]
 8008744:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	f003 0303 	and.w	r3, r3, #3
 800874e:	2b03      	cmp	r3, #3
 8008750:	d017      	beq.n	8008782 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	005b      	lsls	r3, r3, #1
 800875c:	2203      	movs	r2, #3
 800875e:	fa02 f303 	lsl.w	r3, r2, r3
 8008762:	43db      	mvns	r3, r3
 8008764:	693a      	ldr	r2, [r7, #16]
 8008766:	4013      	ands	r3, r2
 8008768:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	689a      	ldr	r2, [r3, #8]
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	005b      	lsls	r3, r3, #1
 8008772:	fa02 f303 	lsl.w	r3, r2, r3
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	4313      	orrs	r3, r2
 800877a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	693a      	ldr	r2, [r7, #16]
 8008780:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	f003 0303 	and.w	r3, r3, #3
 800878a:	2b02      	cmp	r3, #2
 800878c:	d123      	bne.n	80087d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800878e:	697b      	ldr	r3, [r7, #20]
 8008790:	08da      	lsrs	r2, r3, #3
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	3208      	adds	r2, #8
 8008796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800879a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	f003 0307 	and.w	r3, r3, #7
 80087a2:	009b      	lsls	r3, r3, #2
 80087a4:	220f      	movs	r2, #15
 80087a6:	fa02 f303 	lsl.w	r3, r2, r3
 80087aa:	43db      	mvns	r3, r3
 80087ac:	693a      	ldr	r2, [r7, #16]
 80087ae:	4013      	ands	r3, r2
 80087b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	691a      	ldr	r2, [r3, #16]
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	f003 0307 	and.w	r3, r3, #7
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	fa02 f303 	lsl.w	r3, r2, r3
 80087c2:	693a      	ldr	r2, [r7, #16]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	08da      	lsrs	r2, r3, #3
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	3208      	adds	r2, #8
 80087d0:	6939      	ldr	r1, [r7, #16]
 80087d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	005b      	lsls	r3, r3, #1
 80087e0:	2203      	movs	r2, #3
 80087e2:	fa02 f303 	lsl.w	r3, r2, r3
 80087e6:	43db      	mvns	r3, r3
 80087e8:	693a      	ldr	r2, [r7, #16]
 80087ea:	4013      	ands	r3, r2
 80087ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	f003 0203 	and.w	r2, r3, #3
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	005b      	lsls	r3, r3, #1
 80087fa:	fa02 f303 	lsl.w	r3, r2, r3
 80087fe:	693a      	ldr	r2, [r7, #16]
 8008800:	4313      	orrs	r3, r2
 8008802:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	693a      	ldr	r2, [r7, #16]
 8008808:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008812:	2b00      	cmp	r3, #0
 8008814:	f000 80a6 	beq.w	8008964 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008818:	4b5b      	ldr	r3, [pc, #364]	@ (8008988 <HAL_GPIO_Init+0x2e4>)
 800881a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800881c:	4a5a      	ldr	r2, [pc, #360]	@ (8008988 <HAL_GPIO_Init+0x2e4>)
 800881e:	f043 0301 	orr.w	r3, r3, #1
 8008822:	6613      	str	r3, [r2, #96]	@ 0x60
 8008824:	4b58      	ldr	r3, [pc, #352]	@ (8008988 <HAL_GPIO_Init+0x2e4>)
 8008826:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008828:	f003 0301 	and.w	r3, r3, #1
 800882c:	60bb      	str	r3, [r7, #8]
 800882e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008830:	4a56      	ldr	r2, [pc, #344]	@ (800898c <HAL_GPIO_Init+0x2e8>)
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	089b      	lsrs	r3, r3, #2
 8008836:	3302      	adds	r3, #2
 8008838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800883c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	f003 0303 	and.w	r3, r3, #3
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	220f      	movs	r2, #15
 8008848:	fa02 f303 	lsl.w	r3, r2, r3
 800884c:	43db      	mvns	r3, r3
 800884e:	693a      	ldr	r2, [r7, #16]
 8008850:	4013      	ands	r3, r2
 8008852:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800885a:	d01f      	beq.n	800889c <HAL_GPIO_Init+0x1f8>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a4c      	ldr	r2, [pc, #304]	@ (8008990 <HAL_GPIO_Init+0x2ec>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d019      	beq.n	8008898 <HAL_GPIO_Init+0x1f4>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a4b      	ldr	r2, [pc, #300]	@ (8008994 <HAL_GPIO_Init+0x2f0>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d013      	beq.n	8008894 <HAL_GPIO_Init+0x1f0>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	4a4a      	ldr	r2, [pc, #296]	@ (8008998 <HAL_GPIO_Init+0x2f4>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d00d      	beq.n	8008890 <HAL_GPIO_Init+0x1ec>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a49      	ldr	r2, [pc, #292]	@ (800899c <HAL_GPIO_Init+0x2f8>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d007      	beq.n	800888c <HAL_GPIO_Init+0x1e8>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a48      	ldr	r2, [pc, #288]	@ (80089a0 <HAL_GPIO_Init+0x2fc>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d101      	bne.n	8008888 <HAL_GPIO_Init+0x1e4>
 8008884:	2305      	movs	r3, #5
 8008886:	e00a      	b.n	800889e <HAL_GPIO_Init+0x1fa>
 8008888:	2306      	movs	r3, #6
 800888a:	e008      	b.n	800889e <HAL_GPIO_Init+0x1fa>
 800888c:	2304      	movs	r3, #4
 800888e:	e006      	b.n	800889e <HAL_GPIO_Init+0x1fa>
 8008890:	2303      	movs	r3, #3
 8008892:	e004      	b.n	800889e <HAL_GPIO_Init+0x1fa>
 8008894:	2302      	movs	r3, #2
 8008896:	e002      	b.n	800889e <HAL_GPIO_Init+0x1fa>
 8008898:	2301      	movs	r3, #1
 800889a:	e000      	b.n	800889e <HAL_GPIO_Init+0x1fa>
 800889c:	2300      	movs	r3, #0
 800889e:	697a      	ldr	r2, [r7, #20]
 80088a0:	f002 0203 	and.w	r2, r2, #3
 80088a4:	0092      	lsls	r2, r2, #2
 80088a6:	4093      	lsls	r3, r2
 80088a8:	693a      	ldr	r2, [r7, #16]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80088ae:	4937      	ldr	r1, [pc, #220]	@ (800898c <HAL_GPIO_Init+0x2e8>)
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	089b      	lsrs	r3, r3, #2
 80088b4:	3302      	adds	r3, #2
 80088b6:	693a      	ldr	r2, [r7, #16]
 80088b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80088bc:	4b39      	ldr	r3, [pc, #228]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 80088be:	689b      	ldr	r3, [r3, #8]
 80088c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	43db      	mvns	r3, r3
 80088c6:	693a      	ldr	r2, [r7, #16]
 80088c8:	4013      	ands	r3, r2
 80088ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d003      	beq.n	80088e0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80088d8:	693a      	ldr	r2, [r7, #16]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	4313      	orrs	r3, r2
 80088de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80088e0:	4a30      	ldr	r2, [pc, #192]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80088e6:	4b2f      	ldr	r3, [pc, #188]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	43db      	mvns	r3, r3
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	4013      	ands	r3, r2
 80088f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	685b      	ldr	r3, [r3, #4]
 80088fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d003      	beq.n	800890a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008902:	693a      	ldr	r2, [r7, #16]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	4313      	orrs	r3, r2
 8008908:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800890a:	4a26      	ldr	r2, [pc, #152]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008910:	4b24      	ldr	r3, [pc, #144]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	43db      	mvns	r3, r3
 800891a:	693a      	ldr	r2, [r7, #16]
 800891c:	4013      	ands	r3, r2
 800891e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008928:	2b00      	cmp	r3, #0
 800892a:	d003      	beq.n	8008934 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800892c:	693a      	ldr	r2, [r7, #16]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	4313      	orrs	r3, r2
 8008932:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008934:	4a1b      	ldr	r2, [pc, #108]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 8008936:	693b      	ldr	r3, [r7, #16]
 8008938:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800893a:	4b1a      	ldr	r3, [pc, #104]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	43db      	mvns	r3, r3
 8008944:	693a      	ldr	r2, [r7, #16]
 8008946:	4013      	ands	r3, r2
 8008948:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008952:	2b00      	cmp	r3, #0
 8008954:	d003      	beq.n	800895e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8008956:	693a      	ldr	r2, [r7, #16]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	4313      	orrs	r3, r2
 800895c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800895e:	4a11      	ldr	r2, [pc, #68]	@ (80089a4 <HAL_GPIO_Init+0x300>)
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	3301      	adds	r3, #1
 8008968:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	fa22 f303 	lsr.w	r3, r2, r3
 8008974:	2b00      	cmp	r3, #0
 8008976:	f47f ae9d 	bne.w	80086b4 <HAL_GPIO_Init+0x10>
  }
}
 800897a:	bf00      	nop
 800897c:	bf00      	nop
 800897e:	371c      	adds	r7, #28
 8008980:	46bd      	mov	sp, r7
 8008982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008986:	4770      	bx	lr
 8008988:	40021000 	.word	0x40021000
 800898c:	40010000 	.word	0x40010000
 8008990:	48000400 	.word	0x48000400
 8008994:	48000800 	.word	0x48000800
 8008998:	48000c00 	.word	0x48000c00
 800899c:	48001000 	.word	0x48001000
 80089a0:	48001400 	.word	0x48001400
 80089a4:	40010400 	.word	0x40010400

080089a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	460b      	mov	r3, r1
 80089b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	691a      	ldr	r2, [r3, #16]
 80089b8:	887b      	ldrh	r3, [r7, #2]
 80089ba:	4013      	ands	r3, r2
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d002      	beq.n	80089c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80089c0:	2301      	movs	r3, #1
 80089c2:	73fb      	strb	r3, [r7, #15]
 80089c4:	e001      	b.n	80089ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80089c6:	2300      	movs	r3, #0
 80089c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80089ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3714      	adds	r7, #20
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	460b      	mov	r3, r1
 80089e2:	807b      	strh	r3, [r7, #2]
 80089e4:	4613      	mov	r3, r2
 80089e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80089e8:	787b      	ldrb	r3, [r7, #1]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d003      	beq.n	80089f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80089ee:	887a      	ldrh	r2, [r7, #2]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80089f4:	e002      	b.n	80089fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80089f6:	887a      	ldrh	r2, [r7, #2]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80089fc:	bf00      	nop
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b082      	sub	sp, #8
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d101      	bne.n	8008a1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	e08d      	b.n	8008b36 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d106      	bne.n	8008a34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7fa ff6c 	bl	800390c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2224      	movs	r2, #36	@ 0x24
 8008a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f022 0201 	bic.w	r2, r2, #1
 8008a4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	685a      	ldr	r2, [r3, #4]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008a58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	689a      	ldr	r2, [r3, #8]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008a68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d107      	bne.n	8008a82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	689a      	ldr	r2, [r3, #8]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008a7e:	609a      	str	r2, [r3, #8]
 8008a80:	e006      	b.n	8008a90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	689a      	ldr	r2, [r3, #8]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008a8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	2b02      	cmp	r3, #2
 8008a96:	d108      	bne.n	8008aaa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	685a      	ldr	r2, [r3, #4]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008aa6:	605a      	str	r2, [r3, #4]
 8008aa8:	e007      	b.n	8008aba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	685a      	ldr	r2, [r3, #4]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008ab8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	6812      	ldr	r2, [r2, #0]
 8008ac4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008ac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008acc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68da      	ldr	r2, [r3, #12]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008adc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	691a      	ldr	r2, [r3, #16]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	695b      	ldr	r3, [r3, #20]
 8008ae6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	699b      	ldr	r3, [r3, #24]
 8008aee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	430a      	orrs	r2, r1
 8008af6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	69d9      	ldr	r1, [r3, #28]
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6a1a      	ldr	r2, [r3, #32]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	430a      	orrs	r2, r1
 8008b06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f042 0201 	orr.w	r2, r2, #1
 8008b16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2220      	movs	r2, #32
 8008b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3708      	adds	r7, #8
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
	...

08008b40 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b088      	sub	sp, #32
 8008b44:	af02      	add	r7, sp, #8
 8008b46:	60f8      	str	r0, [r7, #12]
 8008b48:	607a      	str	r2, [r7, #4]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	817b      	strh	r3, [r7, #10]
 8008b50:	4613      	mov	r3, r2
 8008b52:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	2b20      	cmp	r3, #32
 8008b5e:	f040 80fd 	bne.w	8008d5c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d101      	bne.n	8008b70 <HAL_I2C_Master_Transmit+0x30>
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	e0f6      	b.n	8008d5e <HAL_I2C_Master_Transmit+0x21e>
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2201      	movs	r2, #1
 8008b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008b78:	f7fd fa7e 	bl	8006078 <HAL_GetTick>
 8008b7c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	9300      	str	r3, [sp, #0]
 8008b82:	2319      	movs	r3, #25
 8008b84:	2201      	movs	r2, #1
 8008b86:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	f000 fb72 	bl	8009274 <I2C_WaitOnFlagUntilTimeout>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d001      	beq.n	8008b9a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008b96:	2301      	movs	r3, #1
 8008b98:	e0e1      	b.n	8008d5e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	2221      	movs	r2, #33	@ 0x21
 8008b9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2210      	movs	r2, #16
 8008ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2200      	movs	r2, #0
 8008bae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	893a      	ldrh	r2, [r7, #8]
 8008bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bc6:	b29b      	uxth	r3, r3
 8008bc8:	2bff      	cmp	r3, #255	@ 0xff
 8008bca:	d906      	bls.n	8008bda <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	22ff      	movs	r2, #255	@ 0xff
 8008bd0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008bd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008bd6:	617b      	str	r3, [r7, #20]
 8008bd8:	e007      	b.n	8008bea <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bde:	b29a      	uxth	r2, r3
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008be4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008be8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d024      	beq.n	8008c3c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf6:	781a      	ldrb	r2, [r3, #0]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c02:	1c5a      	adds	r2, r3, #1
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	b29a      	uxth	r2, r3
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	3301      	adds	r3, #1
 8008c2a:	b2da      	uxtb	r2, r3
 8008c2c:	8979      	ldrh	r1, [r7, #10]
 8008c2e:	4b4e      	ldr	r3, [pc, #312]	@ (8008d68 <HAL_I2C_Master_Transmit+0x228>)
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	68f8      	ldr	r0, [r7, #12]
 8008c36:	f000 fd6d 	bl	8009714 <I2C_TransferConfig>
 8008c3a:	e066      	b.n	8008d0a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c40:	b2da      	uxtb	r2, r3
 8008c42:	8979      	ldrh	r1, [r7, #10]
 8008c44:	4b48      	ldr	r3, [pc, #288]	@ (8008d68 <HAL_I2C_Master_Transmit+0x228>)
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	68f8      	ldr	r0, [r7, #12]
 8008c4c:	f000 fd62 	bl	8009714 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008c50:	e05b      	b.n	8008d0a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c52:	693a      	ldr	r2, [r7, #16]
 8008c54:	6a39      	ldr	r1, [r7, #32]
 8008c56:	68f8      	ldr	r0, [r7, #12]
 8008c58:	f000 fb65 	bl	8009326 <I2C_WaitOnTXISFlagUntilTimeout>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d001      	beq.n	8008c66 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008c62:	2301      	movs	r3, #1
 8008c64:	e07b      	b.n	8008d5e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c6a:	781a      	ldrb	r2, [r3, #0]
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c76:	1c5a      	adds	r2, r3, #1
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	3b01      	subs	r3, #1
 8008c84:	b29a      	uxth	r2, r3
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c8e:	3b01      	subs	r3, #1
 8008c90:	b29a      	uxth	r2, r3
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d034      	beq.n	8008d0a <HAL_I2C_Master_Transmit+0x1ca>
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d130      	bne.n	8008d0a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	9300      	str	r3, [sp, #0]
 8008cac:	6a3b      	ldr	r3, [r7, #32]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	2180      	movs	r1, #128	@ 0x80
 8008cb2:	68f8      	ldr	r0, [r7, #12]
 8008cb4:	f000 fade 	bl	8009274 <I2C_WaitOnFlagUntilTimeout>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d001      	beq.n	8008cc2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e04d      	b.n	8008d5e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	2bff      	cmp	r3, #255	@ 0xff
 8008cca:	d90e      	bls.n	8008cea <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	22ff      	movs	r2, #255	@ 0xff
 8008cd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	8979      	ldrh	r1, [r7, #10]
 8008cda:	2300      	movs	r3, #0
 8008cdc:	9300      	str	r3, [sp, #0]
 8008cde:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ce2:	68f8      	ldr	r0, [r7, #12]
 8008ce4:	f000 fd16 	bl	8009714 <I2C_TransferConfig>
 8008ce8:	e00f      	b.n	8008d0a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cee:	b29a      	uxth	r2, r3
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cf8:	b2da      	uxtb	r2, r3
 8008cfa:	8979      	ldrh	r1, [r7, #10]
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008d04:	68f8      	ldr	r0, [r7, #12]
 8008d06:	f000 fd05 	bl	8009714 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d0e:	b29b      	uxth	r3, r3
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d19e      	bne.n	8008c52 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	6a39      	ldr	r1, [r7, #32]
 8008d18:	68f8      	ldr	r0, [r7, #12]
 8008d1a:	f000 fb4b 	bl	80093b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d001      	beq.n	8008d28 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008d24:	2301      	movs	r3, #1
 8008d26:	e01a      	b.n	8008d5e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2220      	movs	r2, #32
 8008d2e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	6859      	ldr	r1, [r3, #4]
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d6c <HAL_I2C_Master_Transmit+0x22c>)
 8008d3c:	400b      	ands	r3, r1
 8008d3e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2220      	movs	r2, #32
 8008d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2200      	movs	r2, #0
 8008d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	e000      	b.n	8008d5e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008d5c:	2302      	movs	r3, #2
  }
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3718      	adds	r7, #24
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	80002000 	.word	0x80002000
 8008d6c:	fe00e800 	.word	0xfe00e800

08008d70 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b088      	sub	sp, #32
 8008d74:	af02      	add	r7, sp, #8
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	607a      	str	r2, [r7, #4]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	460b      	mov	r3, r1
 8008d7e:	817b      	strh	r3, [r7, #10]
 8008d80:	4613      	mov	r3, r2
 8008d82:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	2b20      	cmp	r3, #32
 8008d8e:	f040 80db 	bne.w	8008f48 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d101      	bne.n	8008da0 <HAL_I2C_Master_Receive+0x30>
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	e0d4      	b.n	8008f4a <HAL_I2C_Master_Receive+0x1da>
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008da8:	f7fd f966 	bl	8006078 <HAL_GetTick>
 8008dac:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	2319      	movs	r3, #25
 8008db4:	2201      	movs	r2, #1
 8008db6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008dba:	68f8      	ldr	r0, [r7, #12]
 8008dbc:	f000 fa5a 	bl	8009274 <I2C_WaitOnFlagUntilTimeout>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d001      	beq.n	8008dca <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	e0bf      	b.n	8008f4a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2222      	movs	r2, #34	@ 0x22
 8008dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2210      	movs	r2, #16
 8008dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	893a      	ldrh	r2, [r7, #8]
 8008dea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2200      	movs	r2, #0
 8008df0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	2bff      	cmp	r3, #255	@ 0xff
 8008dfa:	d90e      	bls.n	8008e1a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	22ff      	movs	r2, #255	@ 0xff
 8008e00:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e06:	b2da      	uxtb	r2, r3
 8008e08:	8979      	ldrh	r1, [r7, #10]
 8008e0a:	4b52      	ldr	r3, [pc, #328]	@ (8008f54 <HAL_I2C_Master_Receive+0x1e4>)
 8008e0c:	9300      	str	r3, [sp, #0]
 8008e0e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f000 fc7e 	bl	8009714 <I2C_TransferConfig>
 8008e18:	e06d      	b.n	8008ef6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e28:	b2da      	uxtb	r2, r3
 8008e2a:	8979      	ldrh	r1, [r7, #10]
 8008e2c:	4b49      	ldr	r3, [pc, #292]	@ (8008f54 <HAL_I2C_Master_Receive+0x1e4>)
 8008e2e:	9300      	str	r3, [sp, #0]
 8008e30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008e34:	68f8      	ldr	r0, [r7, #12]
 8008e36:	f000 fc6d 	bl	8009714 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008e3a:	e05c      	b.n	8008ef6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	6a39      	ldr	r1, [r7, #32]
 8008e40:	68f8      	ldr	r0, [r7, #12]
 8008e42:	f000 fafb 	bl	800943c <I2C_WaitOnRXNEFlagUntilTimeout>
 8008e46:	4603      	mov	r3, r0
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d001      	beq.n	8008e50 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e07c      	b.n	8008f4a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e5a:	b2d2      	uxtb	r2, r2
 8008e5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e62:	1c5a      	adds	r2, r3, #1
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e6c:	3b01      	subs	r3, #1
 8008e6e:	b29a      	uxth	r2, r3
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	b29a      	uxth	r2, r3
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d034      	beq.n	8008ef6 <HAL_I2C_Master_Receive+0x186>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d130      	bne.n	8008ef6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	9300      	str	r3, [sp, #0]
 8008e98:	6a3b      	ldr	r3, [r7, #32]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	2180      	movs	r1, #128	@ 0x80
 8008e9e:	68f8      	ldr	r0, [r7, #12]
 8008ea0:	f000 f9e8 	bl	8009274 <I2C_WaitOnFlagUntilTimeout>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d001      	beq.n	8008eae <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e04d      	b.n	8008f4a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	2bff      	cmp	r3, #255	@ 0xff
 8008eb6:	d90e      	bls.n	8008ed6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	22ff      	movs	r2, #255	@ 0xff
 8008ebc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ec2:	b2da      	uxtb	r2, r3
 8008ec4:	8979      	ldrh	r1, [r7, #10]
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9300      	str	r3, [sp, #0]
 8008eca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f000 fc20 	bl	8009714 <I2C_TransferConfig>
 8008ed4:	e00f      	b.n	8008ef6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eda:	b29a      	uxth	r2, r3
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ee4:	b2da      	uxtb	r2, r3
 8008ee6:	8979      	ldrh	r1, [r7, #10]
 8008ee8:	2300      	movs	r3, #0
 8008eea:	9300      	str	r3, [sp, #0]
 8008eec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008ef0:	68f8      	ldr	r0, [r7, #12]
 8008ef2:	f000 fc0f 	bl	8009714 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d19d      	bne.n	8008e3c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f00:	697a      	ldr	r2, [r7, #20]
 8008f02:	6a39      	ldr	r1, [r7, #32]
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f000 fa55 	bl	80093b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d001      	beq.n	8008f14 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	e01a      	b.n	8008f4a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2220      	movs	r2, #32
 8008f1a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	6859      	ldr	r1, [r3, #4]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	4b0c      	ldr	r3, [pc, #48]	@ (8008f58 <HAL_I2C_Master_Receive+0x1e8>)
 8008f28:	400b      	ands	r3, r1
 8008f2a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2220      	movs	r2, #32
 8008f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008f44:	2300      	movs	r3, #0
 8008f46:	e000      	b.n	8008f4a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8008f48:	2302      	movs	r3, #2
  }
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3718      	adds	r7, #24
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop
 8008f54:	80002400 	.word	0x80002400
 8008f58:	fe00e800 	.word	0xfe00e800

08008f5c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b088      	sub	sp, #32
 8008f60:	af02      	add	r7, sp, #8
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	4608      	mov	r0, r1
 8008f66:	4611      	mov	r1, r2
 8008f68:	461a      	mov	r2, r3
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	817b      	strh	r3, [r7, #10]
 8008f6e:	460b      	mov	r3, r1
 8008f70:	813b      	strh	r3, [r7, #8]
 8008f72:	4613      	mov	r3, r2
 8008f74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b20      	cmp	r3, #32
 8008f80:	f040 80f9 	bne.w	8009176 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f84:	6a3b      	ldr	r3, [r7, #32]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d002      	beq.n	8008f90 <HAL_I2C_Mem_Write+0x34>
 8008f8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d105      	bne.n	8008f9c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008f96:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	e0ed      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d101      	bne.n	8008faa <HAL_I2C_Mem_Write+0x4e>
 8008fa6:	2302      	movs	r3, #2
 8008fa8:	e0e6      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2201      	movs	r2, #1
 8008fae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008fb2:	f7fd f861 	bl	8006078 <HAL_GetTick>
 8008fb6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	9300      	str	r3, [sp, #0]
 8008fbc:	2319      	movs	r3, #25
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008fc4:	68f8      	ldr	r0, [r7, #12]
 8008fc6:	f000 f955 	bl	8009274 <I2C_WaitOnFlagUntilTimeout>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d001      	beq.n	8008fd4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	e0d1      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2221      	movs	r2, #33	@ 0x21
 8008fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2240      	movs	r2, #64	@ 0x40
 8008fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6a3a      	ldr	r2, [r7, #32]
 8008fee:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008ff4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008ffc:	88f8      	ldrh	r0, [r7, #6]
 8008ffe:	893a      	ldrh	r2, [r7, #8]
 8009000:	8979      	ldrh	r1, [r7, #10]
 8009002:	697b      	ldr	r3, [r7, #20]
 8009004:	9301      	str	r3, [sp, #4]
 8009006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	4603      	mov	r3, r0
 800900c:	68f8      	ldr	r0, [r7, #12]
 800900e:	f000 f8b9 	bl	8009184 <I2C_RequestMemoryWrite>
 8009012:	4603      	mov	r3, r0
 8009014:	2b00      	cmp	r3, #0
 8009016:	d005      	beq.n	8009024 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2200      	movs	r2, #0
 800901c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e0a9      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009028:	b29b      	uxth	r3, r3
 800902a:	2bff      	cmp	r3, #255	@ 0xff
 800902c:	d90e      	bls.n	800904c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	22ff      	movs	r2, #255	@ 0xff
 8009032:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009038:	b2da      	uxtb	r2, r3
 800903a:	8979      	ldrh	r1, [r7, #10]
 800903c:	2300      	movs	r3, #0
 800903e:	9300      	str	r3, [sp, #0]
 8009040:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f000 fb65 	bl	8009714 <I2C_TransferConfig>
 800904a:	e00f      	b.n	800906c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009050:	b29a      	uxth	r2, r3
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800905a:	b2da      	uxtb	r2, r3
 800905c:	8979      	ldrh	r1, [r7, #10]
 800905e:	2300      	movs	r3, #0
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009066:	68f8      	ldr	r0, [r7, #12]
 8009068:	f000 fb54 	bl	8009714 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800906c:	697a      	ldr	r2, [r7, #20]
 800906e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009070:	68f8      	ldr	r0, [r7, #12]
 8009072:	f000 f958 	bl	8009326 <I2C_WaitOnTXISFlagUntilTimeout>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d001      	beq.n	8009080 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	e07b      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009084:	781a      	ldrb	r2, [r3, #0]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009090:	1c5a      	adds	r2, r3, #1
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800909a:	b29b      	uxth	r3, r3
 800909c:	3b01      	subs	r3, #1
 800909e:	b29a      	uxth	r2, r3
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090a8:	3b01      	subs	r3, #1
 80090aa:	b29a      	uxth	r2, r3
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d034      	beq.n	8009124 <HAL_I2C_Mem_Write+0x1c8>
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d130      	bne.n	8009124 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	9300      	str	r3, [sp, #0]
 80090c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c8:	2200      	movs	r2, #0
 80090ca:	2180      	movs	r1, #128	@ 0x80
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	f000 f8d1 	bl	8009274 <I2C_WaitOnFlagUntilTimeout>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d001      	beq.n	80090dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	e04d      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	2bff      	cmp	r3, #255	@ 0xff
 80090e4:	d90e      	bls.n	8009104 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	22ff      	movs	r2, #255	@ 0xff
 80090ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090f0:	b2da      	uxtb	r2, r3
 80090f2:	8979      	ldrh	r1, [r7, #10]
 80090f4:	2300      	movs	r3, #0
 80090f6:	9300      	str	r3, [sp, #0]
 80090f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	f000 fb09 	bl	8009714 <I2C_TransferConfig>
 8009102:	e00f      	b.n	8009124 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009108:	b29a      	uxth	r2, r3
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009112:	b2da      	uxtb	r2, r3
 8009114:	8979      	ldrh	r1, [r7, #10]
 8009116:	2300      	movs	r3, #0
 8009118:	9300      	str	r3, [sp, #0]
 800911a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800911e:	68f8      	ldr	r0, [r7, #12]
 8009120:	f000 faf8 	bl	8009714 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009128:	b29b      	uxth	r3, r3
 800912a:	2b00      	cmp	r3, #0
 800912c:	d19e      	bne.n	800906c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800912e:	697a      	ldr	r2, [r7, #20]
 8009130:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	f000 f93e 	bl	80093b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009138:	4603      	mov	r3, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e01a      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2220      	movs	r2, #32
 8009148:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	6859      	ldr	r1, [r3, #4]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681a      	ldr	r2, [r3, #0]
 8009154:	4b0a      	ldr	r3, [pc, #40]	@ (8009180 <HAL_I2C_Mem_Write+0x224>)
 8009156:	400b      	ands	r3, r1
 8009158:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2220      	movs	r2, #32
 800915e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2200      	movs	r2, #0
 8009166:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009172:	2300      	movs	r3, #0
 8009174:	e000      	b.n	8009178 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009176:	2302      	movs	r3, #2
  }
}
 8009178:	4618      	mov	r0, r3
 800917a:	3718      	adds	r7, #24
 800917c:	46bd      	mov	sp, r7
 800917e:	bd80      	pop	{r7, pc}
 8009180:	fe00e800 	.word	0xfe00e800

08009184 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af02      	add	r7, sp, #8
 800918a:	60f8      	str	r0, [r7, #12]
 800918c:	4608      	mov	r0, r1
 800918e:	4611      	mov	r1, r2
 8009190:	461a      	mov	r2, r3
 8009192:	4603      	mov	r3, r0
 8009194:	817b      	strh	r3, [r7, #10]
 8009196:	460b      	mov	r3, r1
 8009198:	813b      	strh	r3, [r7, #8]
 800919a:	4613      	mov	r3, r2
 800919c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800919e:	88fb      	ldrh	r3, [r7, #6]
 80091a0:	b2da      	uxtb	r2, r3
 80091a2:	8979      	ldrh	r1, [r7, #10]
 80091a4:	4b20      	ldr	r3, [pc, #128]	@ (8009228 <I2C_RequestMemoryWrite+0xa4>)
 80091a6:	9300      	str	r3, [sp, #0]
 80091a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80091ac:	68f8      	ldr	r0, [r7, #12]
 80091ae:	f000 fab1 	bl	8009714 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091b2:	69fa      	ldr	r2, [r7, #28]
 80091b4:	69b9      	ldr	r1, [r7, #24]
 80091b6:	68f8      	ldr	r0, [r7, #12]
 80091b8:	f000 f8b5 	bl	8009326 <I2C_WaitOnTXISFlagUntilTimeout>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d001      	beq.n	80091c6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80091c2:	2301      	movs	r3, #1
 80091c4:	e02c      	b.n	8009220 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80091c6:	88fb      	ldrh	r3, [r7, #6]
 80091c8:	2b01      	cmp	r3, #1
 80091ca:	d105      	bne.n	80091d8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80091cc:	893b      	ldrh	r3, [r7, #8]
 80091ce:	b2da      	uxtb	r2, r3
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80091d6:	e015      	b.n	8009204 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80091d8:	893b      	ldrh	r3, [r7, #8]
 80091da:	0a1b      	lsrs	r3, r3, #8
 80091dc:	b29b      	uxth	r3, r3
 80091de:	b2da      	uxtb	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091e6:	69fa      	ldr	r2, [r7, #28]
 80091e8:	69b9      	ldr	r1, [r7, #24]
 80091ea:	68f8      	ldr	r0, [r7, #12]
 80091ec:	f000 f89b 	bl	8009326 <I2C_WaitOnTXISFlagUntilTimeout>
 80091f0:	4603      	mov	r3, r0
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d001      	beq.n	80091fa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80091f6:	2301      	movs	r3, #1
 80091f8:	e012      	b.n	8009220 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80091fa:	893b      	ldrh	r3, [r7, #8]
 80091fc:	b2da      	uxtb	r2, r3
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009204:	69fb      	ldr	r3, [r7, #28]
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	2200      	movs	r2, #0
 800920c:	2180      	movs	r1, #128	@ 0x80
 800920e:	68f8      	ldr	r0, [r7, #12]
 8009210:	f000 f830 	bl	8009274 <I2C_WaitOnFlagUntilTimeout>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d001      	beq.n	800921e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800921a:	2301      	movs	r3, #1
 800921c:	e000      	b.n	8009220 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3710      	adds	r7, #16
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	80002000 	.word	0x80002000

0800922c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	699b      	ldr	r3, [r3, #24]
 800923a:	f003 0302 	and.w	r3, r3, #2
 800923e:	2b02      	cmp	r3, #2
 8009240:	d103      	bne.n	800924a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2200      	movs	r2, #0
 8009248:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	699b      	ldr	r3, [r3, #24]
 8009250:	f003 0301 	and.w	r3, r3, #1
 8009254:	2b01      	cmp	r3, #1
 8009256:	d007      	beq.n	8009268 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	699a      	ldr	r2, [r3, #24]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f042 0201 	orr.w	r2, r2, #1
 8009266:	619a      	str	r2, [r3, #24]
  }
}
 8009268:	bf00      	nop
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	60f8      	str	r0, [r7, #12]
 800927c:	60b9      	str	r1, [r7, #8]
 800927e:	603b      	str	r3, [r7, #0]
 8009280:	4613      	mov	r3, r2
 8009282:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009284:	e03b      	b.n	80092fe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009286:	69ba      	ldr	r2, [r7, #24]
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	f000 f962 	bl	8009554 <I2C_IsErrorOccurred>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d001      	beq.n	800929a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	e041      	b.n	800931e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a0:	d02d      	beq.n	80092fe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092a2:	f7fc fee9 	bl	8006078 <HAL_GetTick>
 80092a6:	4602      	mov	r2, r0
 80092a8:	69bb      	ldr	r3, [r7, #24]
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	683a      	ldr	r2, [r7, #0]
 80092ae:	429a      	cmp	r2, r3
 80092b0:	d302      	bcc.n	80092b8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d122      	bne.n	80092fe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	699a      	ldr	r2, [r3, #24]
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	4013      	ands	r3, r2
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	bf0c      	ite	eq
 80092c8:	2301      	moveq	r3, #1
 80092ca:	2300      	movne	r3, #0
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	461a      	mov	r2, r3
 80092d0:	79fb      	ldrb	r3, [r7, #7]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d113      	bne.n	80092fe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092da:	f043 0220 	orr.w	r2, r3, #32
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2220      	movs	r2, #32
 80092e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2200      	movs	r2, #0
 80092ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2200      	movs	r2, #0
 80092f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80092fa:	2301      	movs	r3, #1
 80092fc:	e00f      	b.n	800931e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	699a      	ldr	r2, [r3, #24]
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	4013      	ands	r3, r2
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	429a      	cmp	r2, r3
 800930c:	bf0c      	ite	eq
 800930e:	2301      	moveq	r3, #1
 8009310:	2300      	movne	r3, #0
 8009312:	b2db      	uxtb	r3, r3
 8009314:	461a      	mov	r2, r3
 8009316:	79fb      	ldrb	r3, [r7, #7]
 8009318:	429a      	cmp	r2, r3
 800931a:	d0b4      	beq.n	8009286 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b084      	sub	sp, #16
 800932a:	af00      	add	r7, sp, #0
 800932c:	60f8      	str	r0, [r7, #12]
 800932e:	60b9      	str	r1, [r7, #8]
 8009330:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009332:	e033      	b.n	800939c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	68b9      	ldr	r1, [r7, #8]
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	f000 f90b 	bl	8009554 <I2C_IsErrorOccurred>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d001      	beq.n	8009348 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009344:	2301      	movs	r3, #1
 8009346:	e031      	b.n	80093ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800934e:	d025      	beq.n	800939c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009350:	f7fc fe92 	bl	8006078 <HAL_GetTick>
 8009354:	4602      	mov	r2, r0
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	1ad3      	subs	r3, r2, r3
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	429a      	cmp	r2, r3
 800935e:	d302      	bcc.n	8009366 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d11a      	bne.n	800939c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	f003 0302 	and.w	r3, r3, #2
 8009370:	2b02      	cmp	r3, #2
 8009372:	d013      	beq.n	800939c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009378:	f043 0220 	orr.w	r2, r3, #32
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2220      	movs	r2, #32
 8009384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e007      	b.n	80093ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	699b      	ldr	r3, [r3, #24]
 80093a2:	f003 0302 	and.w	r3, r3, #2
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d1c4      	bne.n	8009334 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3710      	adds	r7, #16
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	60f8      	str	r0, [r7, #12]
 80093bc:	60b9      	str	r1, [r7, #8]
 80093be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093c0:	e02f      	b.n	8009422 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80093c2:	687a      	ldr	r2, [r7, #4]
 80093c4:	68b9      	ldr	r1, [r7, #8]
 80093c6:	68f8      	ldr	r0, [r7, #12]
 80093c8:	f000 f8c4 	bl	8009554 <I2C_IsErrorOccurred>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d001      	beq.n	80093d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e02d      	b.n	8009432 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093d6:	f7fc fe4f 	bl	8006078 <HAL_GetTick>
 80093da:	4602      	mov	r2, r0
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	1ad3      	subs	r3, r2, r3
 80093e0:	68ba      	ldr	r2, [r7, #8]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d302      	bcc.n	80093ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d11a      	bne.n	8009422 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	699b      	ldr	r3, [r3, #24]
 80093f2:	f003 0320 	and.w	r3, r3, #32
 80093f6:	2b20      	cmp	r3, #32
 80093f8:	d013      	beq.n	8009422 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093fe:	f043 0220 	orr.w	r2, r3, #32
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2220      	movs	r2, #32
 800940a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2200      	movs	r2, #0
 8009412:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2200      	movs	r2, #0
 800941a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e007      	b.n	8009432 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	699b      	ldr	r3, [r3, #24]
 8009428:	f003 0320 	and.w	r3, r3, #32
 800942c:	2b20      	cmp	r3, #32
 800942e:	d1c8      	bne.n	80093c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009430:	2300      	movs	r3, #0
}
 8009432:	4618      	mov	r0, r3
 8009434:	3710      	adds	r7, #16
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
	...

0800943c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b086      	sub	sp, #24
 8009440:	af00      	add	r7, sp, #0
 8009442:	60f8      	str	r0, [r7, #12]
 8009444:	60b9      	str	r1, [r7, #8]
 8009446:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009448:	2300      	movs	r3, #0
 800944a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800944c:	e071      	b.n	8009532 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	68b9      	ldr	r1, [r7, #8]
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	f000 f87e 	bl	8009554 <I2C_IsErrorOccurred>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d001      	beq.n	8009462 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800945e:	2301      	movs	r3, #1
 8009460:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	699b      	ldr	r3, [r3, #24]
 8009468:	f003 0320 	and.w	r3, r3, #32
 800946c:	2b20      	cmp	r3, #32
 800946e:	d13b      	bne.n	80094e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009470:	7dfb      	ldrb	r3, [r7, #23]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d138      	bne.n	80094e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	699b      	ldr	r3, [r3, #24]
 800947c:	f003 0304 	and.w	r3, r3, #4
 8009480:	2b04      	cmp	r3, #4
 8009482:	d105      	bne.n	8009490 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009488:	2b00      	cmp	r3, #0
 800948a:	d001      	beq.n	8009490 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800948c:	2300      	movs	r3, #0
 800948e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	699b      	ldr	r3, [r3, #24]
 8009496:	f003 0310 	and.w	r3, r3, #16
 800949a:	2b10      	cmp	r3, #16
 800949c:	d121      	bne.n	80094e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	2210      	movs	r2, #16
 80094a4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2204      	movs	r2, #4
 80094aa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	2220      	movs	r2, #32
 80094b2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	6859      	ldr	r1, [r3, #4]
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	4b24      	ldr	r3, [pc, #144]	@ (8009550 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80094c0:	400b      	ands	r3, r1
 80094c2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2220      	movs	r2, #32
 80094c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2200      	movs	r2, #0
 80094d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2200      	movs	r2, #0
 80094d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80094dc:	2301      	movs	r3, #1
 80094de:	75fb      	strb	r3, [r7, #23]
 80094e0:	e002      	b.n	80094e8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2200      	movs	r2, #0
 80094e6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80094e8:	f7fc fdc6 	bl	8006078 <HAL_GetTick>
 80094ec:	4602      	mov	r2, r0
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	1ad3      	subs	r3, r2, r3
 80094f2:	68ba      	ldr	r2, [r7, #8]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d302      	bcc.n	80094fe <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d119      	bne.n	8009532 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80094fe:	7dfb      	ldrb	r3, [r7, #23]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d116      	bne.n	8009532 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	699b      	ldr	r3, [r3, #24]
 800950a:	f003 0304 	and.w	r3, r3, #4
 800950e:	2b04      	cmp	r3, #4
 8009510:	d00f      	beq.n	8009532 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009516:	f043 0220 	orr.w	r2, r3, #32
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2220      	movs	r2, #32
 8009522:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	699b      	ldr	r3, [r3, #24]
 8009538:	f003 0304 	and.w	r3, r3, #4
 800953c:	2b04      	cmp	r3, #4
 800953e:	d002      	beq.n	8009546 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009540:	7dfb      	ldrb	r3, [r7, #23]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d083      	beq.n	800944e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009546:	7dfb      	ldrb	r3, [r7, #23]
}
 8009548:	4618      	mov	r0, r3
 800954a:	3718      	adds	r7, #24
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}
 8009550:	fe00e800 	.word	0xfe00e800

08009554 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b08a      	sub	sp, #40	@ 0x28
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009560:	2300      	movs	r3, #0
 8009562:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	699b      	ldr	r3, [r3, #24]
 800956c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800956e:	2300      	movs	r3, #0
 8009570:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	f003 0310 	and.w	r3, r3, #16
 800957c:	2b00      	cmp	r3, #0
 800957e:	d068      	beq.n	8009652 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2210      	movs	r2, #16
 8009586:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009588:	e049      	b.n	800961e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009590:	d045      	beq.n	800961e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009592:	f7fc fd71 	bl	8006078 <HAL_GetTick>
 8009596:	4602      	mov	r2, r0
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	1ad3      	subs	r3, r2, r3
 800959c:	68ba      	ldr	r2, [r7, #8]
 800959e:	429a      	cmp	r2, r3
 80095a0:	d302      	bcc.n	80095a8 <I2C_IsErrorOccurred+0x54>
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d13a      	bne.n	800961e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80095b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80095ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	699b      	ldr	r3, [r3, #24]
 80095c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095ca:	d121      	bne.n	8009610 <I2C_IsErrorOccurred+0xbc>
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80095d2:	d01d      	beq.n	8009610 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80095d4:	7cfb      	ldrb	r3, [r7, #19]
 80095d6:	2b20      	cmp	r3, #32
 80095d8:	d01a      	beq.n	8009610 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	685a      	ldr	r2, [r3, #4]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80095e8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80095ea:	f7fc fd45 	bl	8006078 <HAL_GetTick>
 80095ee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095f0:	e00e      	b.n	8009610 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80095f2:	f7fc fd41 	bl	8006078 <HAL_GetTick>
 80095f6:	4602      	mov	r2, r0
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	1ad3      	subs	r3, r2, r3
 80095fc:	2b19      	cmp	r3, #25
 80095fe:	d907      	bls.n	8009610 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009600:	6a3b      	ldr	r3, [r7, #32]
 8009602:	f043 0320 	orr.w	r3, r3, #32
 8009606:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009608:	2301      	movs	r3, #1
 800960a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800960e:	e006      	b.n	800961e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	699b      	ldr	r3, [r3, #24]
 8009616:	f003 0320 	and.w	r3, r3, #32
 800961a:	2b20      	cmp	r3, #32
 800961c:	d1e9      	bne.n	80095f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	699b      	ldr	r3, [r3, #24]
 8009624:	f003 0320 	and.w	r3, r3, #32
 8009628:	2b20      	cmp	r3, #32
 800962a:	d003      	beq.n	8009634 <I2C_IsErrorOccurred+0xe0>
 800962c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009630:	2b00      	cmp	r3, #0
 8009632:	d0aa      	beq.n	800958a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009638:	2b00      	cmp	r3, #0
 800963a:	d103      	bne.n	8009644 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2220      	movs	r2, #32
 8009642:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009644:	6a3b      	ldr	r3, [r7, #32]
 8009646:	f043 0304 	orr.w	r3, r3, #4
 800964a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800964c:	2301      	movs	r3, #1
 800964e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	699b      	ldr	r3, [r3, #24]
 8009658:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009660:	2b00      	cmp	r3, #0
 8009662:	d00b      	beq.n	800967c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009664:	6a3b      	ldr	r3, [r7, #32]
 8009666:	f043 0301 	orr.w	r3, r3, #1
 800966a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009674:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009682:	2b00      	cmp	r3, #0
 8009684:	d00b      	beq.n	800969e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009686:	6a3b      	ldr	r3, [r7, #32]
 8009688:	f043 0308 	orr.w	r3, r3, #8
 800968c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009696:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00b      	beq.n	80096c0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80096a8:	6a3b      	ldr	r3, [r7, #32]
 80096aa:	f043 0302 	orr.w	r3, r3, #2
 80096ae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80096ba:	2301      	movs	r3, #1
 80096bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80096c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01c      	beq.n	8009702 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80096c8:	68f8      	ldr	r0, [r7, #12]
 80096ca:	f7ff fdaf 	bl	800922c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	6859      	ldr	r1, [r3, #4]
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681a      	ldr	r2, [r3, #0]
 80096d8:	4b0d      	ldr	r3, [pc, #52]	@ (8009710 <I2C_IsErrorOccurred+0x1bc>)
 80096da:	400b      	ands	r3, r1
 80096dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096e2:	6a3b      	ldr	r3, [r7, #32]
 80096e4:	431a      	orrs	r2, r3
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2220      	movs	r2, #32
 80096ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2200      	movs	r2, #0
 80096fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009702:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009706:	4618      	mov	r0, r3
 8009708:	3728      	adds	r7, #40	@ 0x28
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}
 800970e:	bf00      	nop
 8009710:	fe00e800 	.word	0xfe00e800

08009714 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009714:	b480      	push	{r7}
 8009716:	b087      	sub	sp, #28
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	607b      	str	r3, [r7, #4]
 800971e:	460b      	mov	r3, r1
 8009720:	817b      	strh	r3, [r7, #10]
 8009722:	4613      	mov	r3, r2
 8009724:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009726:	897b      	ldrh	r3, [r7, #10]
 8009728:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800972c:	7a7b      	ldrb	r3, [r7, #9]
 800972e:	041b      	lsls	r3, r3, #16
 8009730:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009734:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800973a:	6a3b      	ldr	r3, [r7, #32]
 800973c:	4313      	orrs	r3, r2
 800973e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009742:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	6a3b      	ldr	r3, [r7, #32]
 800974c:	0d5b      	lsrs	r3, r3, #21
 800974e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009752:	4b08      	ldr	r3, [pc, #32]	@ (8009774 <I2C_TransferConfig+0x60>)
 8009754:	430b      	orrs	r3, r1
 8009756:	43db      	mvns	r3, r3
 8009758:	ea02 0103 	and.w	r1, r2, r3
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	697a      	ldr	r2, [r7, #20]
 8009762:	430a      	orrs	r2, r1
 8009764:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009766:	bf00      	nop
 8009768:	371c      	adds	r7, #28
 800976a:	46bd      	mov	sp, r7
 800976c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009770:	4770      	bx	lr
 8009772:	bf00      	nop
 8009774:	03ff63ff 	.word	0x03ff63ff

08009778 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009788:	b2db      	uxtb	r3, r3
 800978a:	2b20      	cmp	r3, #32
 800978c:	d138      	bne.n	8009800 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009794:	2b01      	cmp	r3, #1
 8009796:	d101      	bne.n	800979c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009798:	2302      	movs	r3, #2
 800979a:	e032      	b.n	8009802 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2201      	movs	r2, #1
 80097a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2224      	movs	r2, #36	@ 0x24
 80097a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f022 0201 	bic.w	r2, r2, #1
 80097ba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80097ca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	6819      	ldr	r1, [r3, #0]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	683a      	ldr	r2, [r7, #0]
 80097d8:	430a      	orrs	r2, r1
 80097da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f042 0201 	orr.w	r2, r2, #1
 80097ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2220      	movs	r2, #32
 80097f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80097fc:	2300      	movs	r3, #0
 80097fe:	e000      	b.n	8009802 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009800:	2302      	movs	r3, #2
  }
}
 8009802:	4618      	mov	r0, r3
 8009804:	370c      	adds	r7, #12
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr

0800980e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800980e:	b480      	push	{r7}
 8009810:	b085      	sub	sp, #20
 8009812:	af00      	add	r7, sp, #0
 8009814:	6078      	str	r0, [r7, #4]
 8009816:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b20      	cmp	r3, #32
 8009822:	d139      	bne.n	8009898 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800982a:	2b01      	cmp	r3, #1
 800982c:	d101      	bne.n	8009832 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800982e:	2302      	movs	r3, #2
 8009830:	e033      	b.n	800989a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2201      	movs	r2, #1
 8009836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2224      	movs	r2, #36	@ 0x24
 800983e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f022 0201 	bic.w	r2, r2, #1
 8009850:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009860:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	021b      	lsls	r3, r3, #8
 8009866:	68fa      	ldr	r2, [r7, #12]
 8009868:	4313      	orrs	r3, r2
 800986a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f042 0201 	orr.w	r2, r2, #1
 8009882:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2220      	movs	r2, #32
 8009888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009894:	2300      	movs	r3, #0
 8009896:	e000      	b.n	800989a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009898:	2302      	movs	r3, #2
  }
}
 800989a:	4618      	mov	r0, r3
 800989c:	3714      	adds	r7, #20
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr

080098a6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80098a6:	b580      	push	{r7, lr}
 80098a8:	b084      	sub	sp, #16
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d101      	bne.n	80098b8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80098b4:	2301      	movs	r3, #1
 80098b6:	e0c0      	b.n	8009a3a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d106      	bne.n	80098d2 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f008 f827 	bl	8011920 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2203      	movs	r2, #3
 80098d6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4618      	mov	r0, r3
 80098e0:	f004 fa87 	bl	800ddf2 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80098e4:	2300      	movs	r3, #0
 80098e6:	73fb      	strb	r3, [r7, #15]
 80098e8:	e03e      	b.n	8009968 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80098ea:	7bfa      	ldrb	r2, [r7, #15]
 80098ec:	6879      	ldr	r1, [r7, #4]
 80098ee:	4613      	mov	r3, r2
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	4413      	add	r3, r2
 80098f4:	00db      	lsls	r3, r3, #3
 80098f6:	440b      	add	r3, r1
 80098f8:	3311      	adds	r3, #17
 80098fa:	2201      	movs	r2, #1
 80098fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80098fe:	7bfa      	ldrb	r2, [r7, #15]
 8009900:	6879      	ldr	r1, [r7, #4]
 8009902:	4613      	mov	r3, r2
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	4413      	add	r3, r2
 8009908:	00db      	lsls	r3, r3, #3
 800990a:	440b      	add	r3, r1
 800990c:	3310      	adds	r3, #16
 800990e:	7bfa      	ldrb	r2, [r7, #15]
 8009910:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009912:	7bfa      	ldrb	r2, [r7, #15]
 8009914:	6879      	ldr	r1, [r7, #4]
 8009916:	4613      	mov	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	00db      	lsls	r3, r3, #3
 800991e:	440b      	add	r3, r1
 8009920:	3313      	adds	r3, #19
 8009922:	2200      	movs	r2, #0
 8009924:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009926:	7bfa      	ldrb	r2, [r7, #15]
 8009928:	6879      	ldr	r1, [r7, #4]
 800992a:	4613      	mov	r3, r2
 800992c:	009b      	lsls	r3, r3, #2
 800992e:	4413      	add	r3, r2
 8009930:	00db      	lsls	r3, r3, #3
 8009932:	440b      	add	r3, r1
 8009934:	3320      	adds	r3, #32
 8009936:	2200      	movs	r2, #0
 8009938:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800993a:	7bfa      	ldrb	r2, [r7, #15]
 800993c:	6879      	ldr	r1, [r7, #4]
 800993e:	4613      	mov	r3, r2
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	4413      	add	r3, r2
 8009944:	00db      	lsls	r3, r3, #3
 8009946:	440b      	add	r3, r1
 8009948:	3324      	adds	r3, #36	@ 0x24
 800994a:	2200      	movs	r2, #0
 800994c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800994e:	7bfb      	ldrb	r3, [r7, #15]
 8009950:	6879      	ldr	r1, [r7, #4]
 8009952:	1c5a      	adds	r2, r3, #1
 8009954:	4613      	mov	r3, r2
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	4413      	add	r3, r2
 800995a:	00db      	lsls	r3, r3, #3
 800995c:	440b      	add	r3, r1
 800995e:	2200      	movs	r2, #0
 8009960:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009962:	7bfb      	ldrb	r3, [r7, #15]
 8009964:	3301      	adds	r3, #1
 8009966:	73fb      	strb	r3, [r7, #15]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	791b      	ldrb	r3, [r3, #4]
 800996c:	7bfa      	ldrb	r2, [r7, #15]
 800996e:	429a      	cmp	r2, r3
 8009970:	d3bb      	bcc.n	80098ea <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009972:	2300      	movs	r3, #0
 8009974:	73fb      	strb	r3, [r7, #15]
 8009976:	e044      	b.n	8009a02 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8009978:	7bfa      	ldrb	r2, [r7, #15]
 800997a:	6879      	ldr	r1, [r7, #4]
 800997c:	4613      	mov	r3, r2
 800997e:	009b      	lsls	r3, r3, #2
 8009980:	4413      	add	r3, r2
 8009982:	00db      	lsls	r3, r3, #3
 8009984:	440b      	add	r3, r1
 8009986:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800998a:	2200      	movs	r2, #0
 800998c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800998e:	7bfa      	ldrb	r2, [r7, #15]
 8009990:	6879      	ldr	r1, [r7, #4]
 8009992:	4613      	mov	r3, r2
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	4413      	add	r3, r2
 8009998:	00db      	lsls	r3, r3, #3
 800999a:	440b      	add	r3, r1
 800999c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80099a0:	7bfa      	ldrb	r2, [r7, #15]
 80099a2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80099a4:	7bfa      	ldrb	r2, [r7, #15]
 80099a6:	6879      	ldr	r1, [r7, #4]
 80099a8:	4613      	mov	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	4413      	add	r3, r2
 80099ae:	00db      	lsls	r3, r3, #3
 80099b0:	440b      	add	r3, r1
 80099b2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80099b6:	2200      	movs	r2, #0
 80099b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80099ba:	7bfa      	ldrb	r2, [r7, #15]
 80099bc:	6879      	ldr	r1, [r7, #4]
 80099be:	4613      	mov	r3, r2
 80099c0:	009b      	lsls	r3, r3, #2
 80099c2:	4413      	add	r3, r2
 80099c4:	00db      	lsls	r3, r3, #3
 80099c6:	440b      	add	r3, r1
 80099c8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80099cc:	2200      	movs	r2, #0
 80099ce:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80099d0:	7bfa      	ldrb	r2, [r7, #15]
 80099d2:	6879      	ldr	r1, [r7, #4]
 80099d4:	4613      	mov	r3, r2
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	4413      	add	r3, r2
 80099da:	00db      	lsls	r3, r3, #3
 80099dc:	440b      	add	r3, r1
 80099de:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80099e2:	2200      	movs	r2, #0
 80099e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80099e6:	7bfa      	ldrb	r2, [r7, #15]
 80099e8:	6879      	ldr	r1, [r7, #4]
 80099ea:	4613      	mov	r3, r2
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	4413      	add	r3, r2
 80099f0:	00db      	lsls	r3, r3, #3
 80099f2:	440b      	add	r3, r1
 80099f4:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80099f8:	2200      	movs	r2, #0
 80099fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80099fc:	7bfb      	ldrb	r3, [r7, #15]
 80099fe:	3301      	adds	r3, #1
 8009a00:	73fb      	strb	r3, [r7, #15]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	791b      	ldrb	r3, [r3, #4]
 8009a06:	7bfa      	ldrb	r2, [r7, #15]
 8009a08:	429a      	cmp	r2, r3
 8009a0a:	d3b5      	bcc.n	8009978 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6818      	ldr	r0, [r3, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	3304      	adds	r3, #4
 8009a14:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009a18:	f004 fa06 	bl	800de28 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2201      	movs	r2, #1
 8009a26:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	7a9b      	ldrb	r3, [r3, #10]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d102      	bne.n	8009a38 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f001 fc0e 	bl	800b254 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3710      	adds	r7, #16
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8009a42:	b580      	push	{r7, lr}
 8009a44:	b082      	sub	sp, #8
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d101      	bne.n	8009a58 <HAL_PCD_Start+0x16>
 8009a54:	2302      	movs	r3, #2
 8009a56:	e012      	b.n	8009a7e <HAL_PCD_Start+0x3c>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4618      	mov	r0, r3
 8009a66:	f004 f9ad 	bl	800ddc4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f005 ff8a 	bl	800f988 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3708      	adds	r7, #8
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}

08009a86 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009a86:	b580      	push	{r7, lr}
 8009a88:	b084      	sub	sp, #16
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	4618      	mov	r0, r3
 8009a94:	f005 ff8f 	bl	800f9b6 <USB_ReadInterrupts>
 8009a98:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d003      	beq.n	8009aac <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f000 fb06 	bl	800a0b6 <PCD_EP_ISR_Handler>

    return;
 8009aaa:	e110      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d013      	beq.n	8009ade <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009abe:	b29a      	uxth	r2, r3
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ac8:	b292      	uxth	r2, r2
 8009aca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f007 ffb7 	bl	8011a42 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8009ad4:	2100      	movs	r1, #0
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f000 f8fc 	bl	8009cd4 <HAL_PCD_SetAddress>

    return;
 8009adc:	e0f7      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d00c      	beq.n	8009b02 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009afa:	b292      	uxth	r2, r2
 8009afc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009b00:	e0e5      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00c      	beq.n	8009b26 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009b14:	b29a      	uxth	r2, r3
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009b1e:	b292      	uxth	r2, r2
 8009b20:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009b24:	e0d3      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d034      	beq.n	8009b9a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009b38:	b29a      	uxth	r2, r3
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f022 0204 	bic.w	r2, r2, #4
 8009b42:	b292      	uxth	r2, r2
 8009b44:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009b50:	b29a      	uxth	r2, r3
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f022 0208 	bic.w	r2, r2, #8
 8009b5a:	b292      	uxth	r2, r2
 8009b5c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d107      	bne.n	8009b7a <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009b72:	2100      	movs	r1, #0
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f008 f957 	bl	8011e28 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f007 ff9a 	bl	8011ab4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009b88:	b29a      	uxth	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009b92:	b292      	uxth	r2, r2
 8009b94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009b98:	e099      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d027      	beq.n	8009bf4 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009bac:	b29a      	uxth	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f042 0208 	orr.w	r2, r2, #8
 8009bb6:	b292      	uxth	r2, r2
 8009bb8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009bc4:	b29a      	uxth	r2, r3
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009bce:	b292      	uxth	r2, r2
 8009bd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009bdc:	b29a      	uxth	r2, r3
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f042 0204 	orr.w	r2, r2, #4
 8009be6:	b292      	uxth	r2, r2
 8009be8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f007 ff47 	bl	8011a80 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009bf2:	e06c      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d040      	beq.n	8009c80 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c10:	b292      	uxth	r2, r2
 8009c12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d12b      	bne.n	8009c78 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009c28:	b29a      	uxth	r2, r3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f042 0204 	orr.w	r2, r2, #4
 8009c32:	b292      	uxth	r2, r2
 8009c34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009c40:	b29a      	uxth	r2, r3
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f042 0208 	orr.w	r2, r2, #8
 8009c4a:	b292      	uxth	r2, r2
 8009c4c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	089b      	lsrs	r3, r3, #2
 8009c64:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8009c6e:	2101      	movs	r1, #1
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f008 f8d9 	bl	8011e28 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8009c76:	e02a      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f007 ff01 	bl	8011a80 <HAL_PCD_SuspendCallback>
    return;
 8009c7e:	e026      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d00f      	beq.n	8009caa <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009c92:	b29a      	uxth	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009c9c:	b292      	uxth	r2, r2
 8009c9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f007 febf 	bl	8011a26 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009ca8:	e011      	b.n	8009cce <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d00c      	beq.n	8009cce <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009cbc:	b29a      	uxth	r2, r3
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009cc6:	b292      	uxth	r2, r2
 8009cc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8009ccc:	bf00      	nop
  }
}
 8009cce:	3710      	adds	r7, #16
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}

08009cd4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b082      	sub	sp, #8
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	460b      	mov	r3, r1
 8009cde:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d101      	bne.n	8009cee <HAL_PCD_SetAddress+0x1a>
 8009cea:	2302      	movs	r3, #2
 8009cec:	e012      	b.n	8009d14 <HAL_PCD_SetAddress+0x40>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	78fa      	ldrb	r2, [r7, #3]
 8009cfa:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	78fa      	ldrb	r2, [r7, #3]
 8009d02:	4611      	mov	r1, r2
 8009d04:	4618      	mov	r0, r3
 8009d06:	f005 fe2b 	bl	800f960 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8009d12:	2300      	movs	r3, #0
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3708      	adds	r7, #8
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	4608      	mov	r0, r1
 8009d26:	4611      	mov	r1, r2
 8009d28:	461a      	mov	r2, r3
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	70fb      	strb	r3, [r7, #3]
 8009d2e:	460b      	mov	r3, r1
 8009d30:	803b      	strh	r3, [r7, #0]
 8009d32:	4613      	mov	r3, r2
 8009d34:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8009d36:	2300      	movs	r3, #0
 8009d38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009d3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	da0e      	bge.n	8009d60 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d42:	78fb      	ldrb	r3, [r7, #3]
 8009d44:	f003 0207 	and.w	r2, r3, #7
 8009d48:	4613      	mov	r3, r2
 8009d4a:	009b      	lsls	r3, r3, #2
 8009d4c:	4413      	add	r3, r2
 8009d4e:	00db      	lsls	r3, r3, #3
 8009d50:	3310      	adds	r3, #16
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	4413      	add	r3, r2
 8009d56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2201      	movs	r2, #1
 8009d5c:	705a      	strb	r2, [r3, #1]
 8009d5e:	e00e      	b.n	8009d7e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009d60:	78fb      	ldrb	r3, [r7, #3]
 8009d62:	f003 0207 	and.w	r2, r3, #7
 8009d66:	4613      	mov	r3, r2
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	4413      	add	r3, r2
 8009d6c:	00db      	lsls	r3, r3, #3
 8009d6e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	4413      	add	r3, r2
 8009d76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009d7e:	78fb      	ldrb	r3, [r7, #3]
 8009d80:	f003 0307 	and.w	r3, r3, #7
 8009d84:	b2da      	uxtb	r2, r3
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8009d8a:	883b      	ldrh	r3, [r7, #0]
 8009d8c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	78ba      	ldrb	r2, [r7, #2]
 8009d98:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009d9a:	78bb      	ldrb	r3, [r7, #2]
 8009d9c:	2b02      	cmp	r3, #2
 8009d9e:	d102      	bne.n	8009da6 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2200      	movs	r2, #0
 8009da4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d101      	bne.n	8009db4 <HAL_PCD_EP_Open+0x98>
 8009db0:	2302      	movs	r3, #2
 8009db2:	e00e      	b.n	8009dd2 <HAL_PCD_EP_Open+0xb6>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2201      	movs	r2, #1
 8009db8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	68f9      	ldr	r1, [r7, #12]
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	f004 f84e 	bl	800de64 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8009dd0:	7afb      	ldrb	r3, [r7, #11]
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b084      	sub	sp, #16
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
 8009de2:	460b      	mov	r3, r1
 8009de4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009de6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	da0e      	bge.n	8009e0c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009dee:	78fb      	ldrb	r3, [r7, #3]
 8009df0:	f003 0207 	and.w	r2, r3, #7
 8009df4:	4613      	mov	r3, r2
 8009df6:	009b      	lsls	r3, r3, #2
 8009df8:	4413      	add	r3, r2
 8009dfa:	00db      	lsls	r3, r3, #3
 8009dfc:	3310      	adds	r3, #16
 8009dfe:	687a      	ldr	r2, [r7, #4]
 8009e00:	4413      	add	r3, r2
 8009e02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2201      	movs	r2, #1
 8009e08:	705a      	strb	r2, [r3, #1]
 8009e0a:	e00e      	b.n	8009e2a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e0c:	78fb      	ldrb	r3, [r7, #3]
 8009e0e:	f003 0207 	and.w	r2, r3, #7
 8009e12:	4613      	mov	r3, r2
 8009e14:	009b      	lsls	r3, r3, #2
 8009e16:	4413      	add	r3, r2
 8009e18:	00db      	lsls	r3, r3, #3
 8009e1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009e1e:	687a      	ldr	r2, [r7, #4]
 8009e20:	4413      	add	r3, r2
 8009e22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2200      	movs	r2, #0
 8009e28:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e2a:	78fb      	ldrb	r3, [r7, #3]
 8009e2c:	f003 0307 	and.w	r3, r3, #7
 8009e30:	b2da      	uxtb	r2, r3
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d101      	bne.n	8009e44 <HAL_PCD_EP_Close+0x6a>
 8009e40:	2302      	movs	r3, #2
 8009e42:	e00e      	b.n	8009e62 <HAL_PCD_EP_Close+0x88>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2201      	movs	r2, #1
 8009e48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	68f9      	ldr	r1, [r7, #12]
 8009e52:	4618      	mov	r0, r3
 8009e54:	f004 fcee 	bl	800e834 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3710      	adds	r7, #16
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b086      	sub	sp, #24
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	60f8      	str	r0, [r7, #12]
 8009e72:	607a      	str	r2, [r7, #4]
 8009e74:	603b      	str	r3, [r7, #0]
 8009e76:	460b      	mov	r3, r1
 8009e78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e7a:	7afb      	ldrb	r3, [r7, #11]
 8009e7c:	f003 0207 	and.w	r2, r3, #7
 8009e80:	4613      	mov	r3, r2
 8009e82:	009b      	lsls	r3, r3, #2
 8009e84:	4413      	add	r3, r2
 8009e86:	00db      	lsls	r3, r3, #3
 8009e88:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009e8c:	68fa      	ldr	r2, [r7, #12]
 8009e8e:	4413      	add	r3, r2
 8009e90:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	683a      	ldr	r2, [r7, #0]
 8009e9c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009eaa:	7afb      	ldrb	r3, [r7, #11]
 8009eac:	f003 0307 	and.w	r3, r3, #7
 8009eb0:	b2da      	uxtb	r2, r3
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	6979      	ldr	r1, [r7, #20]
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f004 fea6 	bl	800ec0e <USB_EPStartXfer>

  return HAL_OK;
 8009ec2:	2300      	movs	r3, #0
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3718      	adds	r7, #24
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}

08009ecc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b083      	sub	sp, #12
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009ed8:	78fb      	ldrb	r3, [r7, #3]
 8009eda:	f003 0207 	and.w	r2, r3, #7
 8009ede:	6879      	ldr	r1, [r7, #4]
 8009ee0:	4613      	mov	r3, r2
 8009ee2:	009b      	lsls	r3, r3, #2
 8009ee4:	4413      	add	r3, r2
 8009ee6:	00db      	lsls	r3, r3, #3
 8009ee8:	440b      	add	r3, r1
 8009eea:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8009eee:	681b      	ldr	r3, [r3, #0]
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b086      	sub	sp, #24
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	607a      	str	r2, [r7, #4]
 8009f06:	603b      	str	r3, [r7, #0]
 8009f08:	460b      	mov	r3, r1
 8009f0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f0c:	7afb      	ldrb	r3, [r7, #11]
 8009f0e:	f003 0207 	and.w	r2, r3, #7
 8009f12:	4613      	mov	r3, r2
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	4413      	add	r3, r2
 8009f18:	00db      	lsls	r3, r3, #3
 8009f1a:	3310      	adds	r3, #16
 8009f1c:	68fa      	ldr	r2, [r7, #12]
 8009f1e:	4413      	add	r3, r2
 8009f20:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	687a      	ldr	r2, [r7, #4]
 8009f26:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	683a      	ldr	r2, [r7, #0]
 8009f2c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	2201      	movs	r2, #1
 8009f32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	683a      	ldr	r2, [r7, #0]
 8009f3a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	2201      	movs	r2, #1
 8009f46:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f48:	7afb      	ldrb	r3, [r7, #11]
 8009f4a:	f003 0307 	and.w	r3, r3, #7
 8009f4e:	b2da      	uxtb	r2, r3
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	6979      	ldr	r1, [r7, #20]
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f004 fe57 	bl	800ec0e <USB_EPStartXfer>

  return HAL_OK;
 8009f60:	2300      	movs	r3, #0
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3718      	adds	r7, #24
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}

08009f6a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009f6a:	b580      	push	{r7, lr}
 8009f6c:	b084      	sub	sp, #16
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
 8009f72:	460b      	mov	r3, r1
 8009f74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009f76:	78fb      	ldrb	r3, [r7, #3]
 8009f78:	f003 0307 	and.w	r3, r3, #7
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	7912      	ldrb	r2, [r2, #4]
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d901      	bls.n	8009f88 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009f84:	2301      	movs	r3, #1
 8009f86:	e03e      	b.n	800a006 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009f88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	da0e      	bge.n	8009fae <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009f90:	78fb      	ldrb	r3, [r7, #3]
 8009f92:	f003 0207 	and.w	r2, r3, #7
 8009f96:	4613      	mov	r3, r2
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	4413      	add	r3, r2
 8009f9c:	00db      	lsls	r3, r3, #3
 8009f9e:	3310      	adds	r3, #16
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	4413      	add	r3, r2
 8009fa4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2201      	movs	r2, #1
 8009faa:	705a      	strb	r2, [r3, #1]
 8009fac:	e00c      	b.n	8009fc8 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009fae:	78fa      	ldrb	r2, [r7, #3]
 8009fb0:	4613      	mov	r3, r2
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	4413      	add	r3, r2
 8009fb6:	00db      	lsls	r3, r3, #3
 8009fb8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009fbc:	687a      	ldr	r2, [r7, #4]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009fce:	78fb      	ldrb	r3, [r7, #3]
 8009fd0:	f003 0307 	and.w	r3, r3, #7
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d101      	bne.n	8009fe8 <HAL_PCD_EP_SetStall+0x7e>
 8009fe4:	2302      	movs	r3, #2
 8009fe6:	e00e      	b.n	800a006 <HAL_PCD_EP_SetStall+0x9c>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	68f9      	ldr	r1, [r7, #12]
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f005 fbb8 	bl	800f76c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3710      	adds	r7, #16
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}

0800a00e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b084      	sub	sp, #16
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
 800a016:	460b      	mov	r3, r1
 800a018:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a01a:	78fb      	ldrb	r3, [r7, #3]
 800a01c:	f003 030f 	and.w	r3, r3, #15
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	7912      	ldrb	r2, [r2, #4]
 800a024:	4293      	cmp	r3, r2
 800a026:	d901      	bls.n	800a02c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	e040      	b.n	800a0ae <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a02c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a030:	2b00      	cmp	r3, #0
 800a032:	da0e      	bge.n	800a052 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a034:	78fb      	ldrb	r3, [r7, #3]
 800a036:	f003 0207 	and.w	r2, r3, #7
 800a03a:	4613      	mov	r3, r2
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	4413      	add	r3, r2
 800a040:	00db      	lsls	r3, r3, #3
 800a042:	3310      	adds	r3, #16
 800a044:	687a      	ldr	r2, [r7, #4]
 800a046:	4413      	add	r3, r2
 800a048:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2201      	movs	r2, #1
 800a04e:	705a      	strb	r2, [r3, #1]
 800a050:	e00e      	b.n	800a070 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a052:	78fb      	ldrb	r3, [r7, #3]
 800a054:	f003 0207 	and.w	r2, r3, #7
 800a058:	4613      	mov	r3, r2
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	4413      	add	r3, r2
 800a05e:	00db      	lsls	r3, r3, #3
 800a060:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a064:	687a      	ldr	r2, [r7, #4]
 800a066:	4413      	add	r3, r2
 800a068:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2200      	movs	r2, #0
 800a06e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	2200      	movs	r2, #0
 800a074:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a076:	78fb      	ldrb	r3, [r7, #3]
 800a078:	f003 0307 	and.w	r3, r3, #7
 800a07c:	b2da      	uxtb	r2, r3
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d101      	bne.n	800a090 <HAL_PCD_EP_ClrStall+0x82>
 800a08c:	2302      	movs	r3, #2
 800a08e:	e00e      	b.n	800a0ae <HAL_PCD_EP_ClrStall+0xa0>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68f9      	ldr	r1, [r7, #12]
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f005 fbb5 	bl	800f80e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3710      	adds	r7, #16
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}

0800a0b6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b092      	sub	sp, #72	@ 0x48
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a0be:	e333      	b.n	800a728 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a0c8:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800a0ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	f003 030f 	and.w	r3, r3, #15
 800a0d2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800a0d6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	f040 8108 	bne.w	800a2f0 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800a0e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a0e2:	f003 0310 	and.w	r3, r3, #16
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d14c      	bne.n	800a184 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	881b      	ldrh	r3, [r3, #0]
 800a0f0:	b29b      	uxth	r3, r3
 800a0f2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a0f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0fa:	813b      	strh	r3, [r7, #8]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	893b      	ldrh	r3, [r7, #8]
 800a102:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a106:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	3310      	adds	r3, #16
 800a112:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a11c:	b29b      	uxth	r3, r3
 800a11e:	461a      	mov	r2, r3
 800a120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a122:	781b      	ldrb	r3, [r3, #0]
 800a124:	00db      	lsls	r3, r3, #3
 800a126:	4413      	add	r3, r2
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	6812      	ldr	r2, [r2, #0]
 800a12c:	4413      	add	r3, r2
 800a12e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a132:	881b      	ldrh	r3, [r3, #0]
 800a134:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a13a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a13c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a13e:	695a      	ldr	r2, [r3, #20]
 800a140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a142:	69db      	ldr	r3, [r3, #28]
 800a144:	441a      	add	r2, r3
 800a146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a148:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a14a:	2100      	movs	r1, #0
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f007 fc50 	bl	80119f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	7b1b      	ldrb	r3, [r3, #12]
 800a156:	b2db      	uxtb	r3, r3
 800a158:	2b00      	cmp	r3, #0
 800a15a:	f000 82e5 	beq.w	800a728 <PCD_EP_ISR_Handler+0x672>
 800a15e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a160:	699b      	ldr	r3, [r3, #24]
 800a162:	2b00      	cmp	r3, #0
 800a164:	f040 82e0 	bne.w	800a728 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	7b1b      	ldrb	r3, [r3, #12]
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a172:	b2da      	uxtb	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2200      	movs	r2, #0
 800a180:	731a      	strb	r2, [r3, #12]
 800a182:	e2d1      	b.n	800a728 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a18a:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	881b      	ldrh	r3, [r3, #0]
 800a192:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a194:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a196:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d032      	beq.n	800a204 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1a6:	b29b      	uxth	r3, r3
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1ac:	781b      	ldrb	r3, [r3, #0]
 800a1ae:	00db      	lsls	r3, r3, #3
 800a1b0:	4413      	add	r3, r2
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	6812      	ldr	r2, [r2, #0]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a1bc:	881b      	ldrh	r3, [r3, #0]
 800a1be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a1c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1c4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6818      	ldr	r0, [r3, #0]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800a1d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1d2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a1d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1d6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a1d8:	b29b      	uxth	r3, r3
 800a1da:	f005 fc3f 	bl	800fa5c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	881b      	ldrh	r3, [r3, #0]
 800a1e4:	b29a      	uxth	r2, r3
 800a1e6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	817b      	strh	r3, [r7, #10]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	897a      	ldrh	r2, [r7, #10]
 800a1f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a1f8:	b292      	uxth	r2, r2
 800a1fa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f007 fbcb 	bl	8011998 <HAL_PCD_SetupStageCallback>
 800a202:	e291      	b.n	800a728 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a204:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f280 828d 	bge.w	800a728 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	881b      	ldrh	r3, [r3, #0]
 800a214:	b29a      	uxth	r2, r3
 800a216:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a21a:	4013      	ands	r3, r2
 800a21c:	81fb      	strh	r3, [r7, #14]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	89fa      	ldrh	r2, [r7, #14]
 800a224:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a228:	b292      	uxth	r2, r2
 800a22a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a234:	b29b      	uxth	r3, r3
 800a236:	461a      	mov	r2, r3
 800a238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	00db      	lsls	r3, r3, #3
 800a23e:	4413      	add	r3, r2
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	6812      	ldr	r2, [r2, #0]
 800a244:	4413      	add	r3, r2
 800a246:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a24a:	881b      	ldrh	r3, [r3, #0]
 800a24c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a252:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a256:	69db      	ldr	r3, [r3, #28]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d019      	beq.n	800a290 <PCD_EP_ISR_Handler+0x1da>
 800a25c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a25e:	695b      	ldr	r3, [r3, #20]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d015      	beq.n	800a290 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6818      	ldr	r0, [r3, #0]
 800a268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a26a:	6959      	ldr	r1, [r3, #20]
 800a26c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a26e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a270:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a272:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a274:	b29b      	uxth	r3, r3
 800a276:	f005 fbf1 	bl	800fa5c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a27a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a27c:	695a      	ldr	r2, [r3, #20]
 800a27e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a280:	69db      	ldr	r3, [r3, #28]
 800a282:	441a      	add	r2, r3
 800a284:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a286:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a288:	2100      	movs	r1, #0
 800a28a:	6878      	ldr	r0, [r7, #4]
 800a28c:	f007 fb96 	bl	80119bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	881b      	ldrh	r3, [r3, #0]
 800a296:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a298:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a29a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	f040 8242 	bne.w	800a728 <PCD_EP_ISR_Handler+0x672>
 800a2a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a2a6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800a2aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a2ae:	f000 823b 	beq.w	800a728 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	881b      	ldrh	r3, [r3, #0]
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a2be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2c2:	81bb      	strh	r3, [r7, #12]
 800a2c4:	89bb      	ldrh	r3, [r7, #12]
 800a2c6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a2ca:	81bb      	strh	r3, [r7, #12]
 800a2cc:	89bb      	ldrh	r3, [r7, #12]
 800a2ce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a2d2:	81bb      	strh	r3, [r7, #12]
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	89bb      	ldrh	r3, [r7, #12]
 800a2da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a2de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a2e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a2e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2ea:	b29b      	uxth	r3, r3
 800a2ec:	8013      	strh	r3, [r2, #0]
 800a2ee:	e21b      	b.n	800a728 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a2fa:	009b      	lsls	r3, r3, #2
 800a2fc:	4413      	add	r3, r2
 800a2fe:	881b      	ldrh	r3, [r3, #0]
 800a300:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800a302:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800a306:	2b00      	cmp	r3, #0
 800a308:	f280 80f1 	bge.w	800a4ee <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	461a      	mov	r2, r3
 800a312:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4413      	add	r3, r2
 800a31a:	881b      	ldrh	r3, [r3, #0]
 800a31c:	b29a      	uxth	r2, r3
 800a31e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800a322:	4013      	ands	r3, r2
 800a324:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	461a      	mov	r2, r3
 800a32c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	4413      	add	r3, r2
 800a334:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800a336:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a33a:	b292      	uxth	r2, r2
 800a33c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a33e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a342:	4613      	mov	r3, r2
 800a344:	009b      	lsls	r3, r3, #2
 800a346:	4413      	add	r3, r2
 800a348:	00db      	lsls	r3, r3, #3
 800a34a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	4413      	add	r3, r2
 800a352:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a356:	7b1b      	ldrb	r3, [r3, #12]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d123      	bne.n	800a3a4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a364:	b29b      	uxth	r3, r3
 800a366:	461a      	mov	r2, r3
 800a368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	00db      	lsls	r3, r3, #3
 800a36e:	4413      	add	r3, r2
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	6812      	ldr	r2, [r2, #0]
 800a374:	4413      	add	r3, r2
 800a376:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a37a:	881b      	ldrh	r3, [r3, #0]
 800a37c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a380:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800a384:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a388:	2b00      	cmp	r3, #0
 800a38a:	f000 808b 	beq.w	800a4a4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6818      	ldr	r0, [r3, #0]
 800a392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a394:	6959      	ldr	r1, [r3, #20]
 800a396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a398:	88da      	ldrh	r2, [r3, #6]
 800a39a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a39e:	f005 fb5d 	bl	800fa5c <USB_ReadPMA>
 800a3a2:	e07f      	b.n	800a4a4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a3a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3a6:	78db      	ldrb	r3, [r3, #3]
 800a3a8:	2b02      	cmp	r3, #2
 800a3aa:	d109      	bne.n	800a3c0 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a3ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f9c6 	bl	800a744 <HAL_PCD_EP_DB_Receive>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a3be:	e071      	b.n	800a4a4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	4413      	add	r3, r2
 800a3ce:	881b      	ldrh	r3, [r3, #0]
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a3d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3da:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3e4:	781b      	ldrb	r3, [r3, #0]
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	441a      	add	r2, r3
 800a3ea:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a3ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	461a      	mov	r2, r3
 800a406:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	009b      	lsls	r3, r3, #2
 800a40c:	4413      	add	r3, r2
 800a40e:	881b      	ldrh	r3, [r3, #0]
 800a410:	b29b      	uxth	r3, r3
 800a412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a416:	2b00      	cmp	r3, #0
 800a418:	d022      	beq.n	800a460 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a422:	b29b      	uxth	r3, r3
 800a424:	461a      	mov	r2, r3
 800a426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	00db      	lsls	r3, r3, #3
 800a42c:	4413      	add	r3, r2
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	6812      	ldr	r2, [r2, #0]
 800a432:	4413      	add	r3, r2
 800a434:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a438:	881b      	ldrh	r3, [r3, #0]
 800a43a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a43e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a442:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a446:	2b00      	cmp	r3, #0
 800a448:	d02c      	beq.n	800a4a4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6818      	ldr	r0, [r3, #0]
 800a44e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a450:	6959      	ldr	r1, [r3, #20]
 800a452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a454:	891a      	ldrh	r2, [r3, #8]
 800a456:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a45a:	f005 faff 	bl	800fa5c <USB_ReadPMA>
 800a45e:	e021      	b.n	800a4a4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a468:	b29b      	uxth	r3, r3
 800a46a:	461a      	mov	r2, r3
 800a46c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	00db      	lsls	r3, r3, #3
 800a472:	4413      	add	r3, r2
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	6812      	ldr	r2, [r2, #0]
 800a478:	4413      	add	r3, r2
 800a47a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a47e:	881b      	ldrh	r3, [r3, #0]
 800a480:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a484:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800a488:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d009      	beq.n	800a4a4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6818      	ldr	r0, [r3, #0]
 800a494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a496:	6959      	ldr	r1, [r3, #20]
 800a498:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a49a:	895a      	ldrh	r2, [r3, #10]
 800a49c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a4a0:	f005 fadc 	bl	800fa5c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a4a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4a6:	69da      	ldr	r2, [r3, #28]
 800a4a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a4ac:	441a      	add	r2, r3
 800a4ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4b0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a4b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4b4:	695a      	ldr	r2, [r3, #20]
 800a4b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a4ba:	441a      	add	r2, r3
 800a4bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4be:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a4c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4c2:	699b      	ldr	r3, [r3, #24]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d005      	beq.n	800a4d4 <PCD_EP_ISR_Handler+0x41e>
 800a4c8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800a4cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d206      	bcs.n	800a4e2 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a4d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	4619      	mov	r1, r3
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f007 fa6e 	bl	80119bc <HAL_PCD_DataOutStageCallback>
 800a4e0:	e005      	b.n	800a4ee <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4e8:	4618      	mov	r0, r3
 800a4ea:	f004 fb90 	bl	800ec0e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800a4ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	f000 8117 	beq.w	800a728 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800a4fa:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a4fe:	4613      	mov	r3, r2
 800a500:	009b      	lsls	r3, r3, #2
 800a502:	4413      	add	r3, r2
 800a504:	00db      	lsls	r3, r3, #3
 800a506:	3310      	adds	r3, #16
 800a508:	687a      	ldr	r2, [r7, #4]
 800a50a:	4413      	add	r3, r2
 800a50c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	461a      	mov	r2, r3
 800a514:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a518:	009b      	lsls	r3, r3, #2
 800a51a:	4413      	add	r3, r2
 800a51c:	881b      	ldrh	r3, [r3, #0]
 800a51e:	b29b      	uxth	r3, r3
 800a520:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800a524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a528:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	461a      	mov	r2, r3
 800a530:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a534:	009b      	lsls	r3, r3, #2
 800a536:	441a      	add	r2, r3
 800a538:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a53a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a53e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a542:	b29b      	uxth	r3, r3
 800a544:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a546:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a548:	78db      	ldrb	r3, [r3, #3]
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	f040 80a1 	bne.w	800a692 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800a550:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a552:	2200      	movs	r2, #0
 800a554:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a558:	7b1b      	ldrb	r3, [r3, #12]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	f000 8092 	beq.w	800a684 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a560:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a566:	2b00      	cmp	r3, #0
 800a568:	d046      	beq.n	800a5f8 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a56a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a56c:	785b      	ldrb	r3, [r3, #1]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d126      	bne.n	800a5c0 <PCD_EP_ISR_Handler+0x50a>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	617b      	str	r3, [r7, #20]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a580:	b29b      	uxth	r3, r3
 800a582:	461a      	mov	r2, r3
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	4413      	add	r3, r2
 800a588:	617b      	str	r3, [r7, #20]
 800a58a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a58c:	781b      	ldrb	r3, [r3, #0]
 800a58e:	00da      	lsls	r2, r3, #3
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	4413      	add	r3, r2
 800a594:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a598:	613b      	str	r3, [r7, #16]
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	881b      	ldrh	r3, [r3, #0]
 800a59e:	b29b      	uxth	r3, r3
 800a5a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5a4:	b29a      	uxth	r2, r3
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	801a      	strh	r2, [r3, #0]
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	881b      	ldrh	r3, [r3, #0]
 800a5ae:	b29b      	uxth	r3, r3
 800a5b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5b8:	b29a      	uxth	r2, r3
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	801a      	strh	r2, [r3, #0]
 800a5be:	e061      	b.n	800a684 <PCD_EP_ISR_Handler+0x5ce>
 800a5c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5c2:	785b      	ldrb	r3, [r3, #1]
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d15d      	bne.n	800a684 <PCD_EP_ISR_Handler+0x5ce>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	61fb      	str	r3, [r7, #28]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a5d6:	b29b      	uxth	r3, r3
 800a5d8:	461a      	mov	r2, r3
 800a5da:	69fb      	ldr	r3, [r7, #28]
 800a5dc:	4413      	add	r3, r2
 800a5de:	61fb      	str	r3, [r7, #28]
 800a5e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5e2:	781b      	ldrb	r3, [r3, #0]
 800a5e4:	00da      	lsls	r2, r3, #3
 800a5e6:	69fb      	ldr	r3, [r7, #28]
 800a5e8:	4413      	add	r3, r2
 800a5ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a5ee:	61bb      	str	r3, [r7, #24]
 800a5f0:	69bb      	ldr	r3, [r7, #24]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	801a      	strh	r2, [r3, #0]
 800a5f6:	e045      	b.n	800a684 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a5fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a600:	785b      	ldrb	r3, [r3, #1]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d126      	bne.n	800a654 <PCD_EP_ISR_Handler+0x59e>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a614:	b29b      	uxth	r3, r3
 800a616:	461a      	mov	r2, r3
 800a618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61a:	4413      	add	r3, r2
 800a61c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a61e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	00da      	lsls	r2, r3, #3
 800a624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a626:	4413      	add	r3, r2
 800a628:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a62c:	623b      	str	r3, [r7, #32]
 800a62e:	6a3b      	ldr	r3, [r7, #32]
 800a630:	881b      	ldrh	r3, [r3, #0]
 800a632:	b29b      	uxth	r3, r3
 800a634:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a638:	b29a      	uxth	r2, r3
 800a63a:	6a3b      	ldr	r3, [r7, #32]
 800a63c:	801a      	strh	r2, [r3, #0]
 800a63e:	6a3b      	ldr	r3, [r7, #32]
 800a640:	881b      	ldrh	r3, [r3, #0]
 800a642:	b29b      	uxth	r3, r3
 800a644:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a648:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a64c:	b29a      	uxth	r2, r3
 800a64e:	6a3b      	ldr	r3, [r7, #32]
 800a650:	801a      	strh	r2, [r3, #0]
 800a652:	e017      	b.n	800a684 <PCD_EP_ISR_Handler+0x5ce>
 800a654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a656:	785b      	ldrb	r3, [r3, #1]
 800a658:	2b01      	cmp	r3, #1
 800a65a:	d113      	bne.n	800a684 <PCD_EP_ISR_Handler+0x5ce>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a664:	b29b      	uxth	r3, r3
 800a666:	461a      	mov	r2, r3
 800a668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a66a:	4413      	add	r3, r2
 800a66c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a66e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	00da      	lsls	r2, r3, #3
 800a674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a676:	4413      	add	r3, r2
 800a678:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a67c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a67e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a680:	2200      	movs	r2, #0
 800a682:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a686:	781b      	ldrb	r3, [r3, #0]
 800a688:	4619      	mov	r1, r3
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f007 f9b1 	bl	80119f2 <HAL_PCD_DataInStageCallback>
 800a690:	e04a      	b.n	800a728 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a692:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d13f      	bne.n	800a71c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a6a4:	b29b      	uxth	r3, r3
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	00db      	lsls	r3, r3, #3
 800a6ae:	4413      	add	r3, r2
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	6812      	ldr	r2, [r2, #0]
 800a6b4:	4413      	add	r3, r2
 800a6b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a6ba:	881b      	ldrh	r3, [r3, #0]
 800a6bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a6c0:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800a6c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6c4:	699a      	ldr	r2, [r3, #24]
 800a6c6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d906      	bls.n	800a6da <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800a6cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6ce:	699a      	ldr	r2, [r3, #24]
 800a6d0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a6d2:	1ad2      	subs	r2, r2, r3
 800a6d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6d6:	619a      	str	r2, [r3, #24]
 800a6d8:	e002      	b.n	800a6e0 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800a6da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6dc:	2200      	movs	r2, #0
 800a6de:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a6e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6e2:	699b      	ldr	r3, [r3, #24]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d106      	bne.n	800a6f6 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a6e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6ea:	781b      	ldrb	r3, [r3, #0]
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f007 f97f 	bl	80119f2 <HAL_PCD_DataInStageCallback>
 800a6f4:	e018      	b.n	800a728 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a6f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6f8:	695a      	ldr	r2, [r3, #20]
 800a6fa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a6fc:	441a      	add	r2, r3
 800a6fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a700:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a704:	69da      	ldr	r2, [r3, #28]
 800a706:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a708:	441a      	add	r2, r3
 800a70a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a70c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a714:	4618      	mov	r0, r3
 800a716:	f004 fa7a 	bl	800ec0e <USB_EPStartXfer>
 800a71a:	e005      	b.n	800a728 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a71c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a71e:	461a      	mov	r2, r3
 800a720:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 f917 	bl	800a956 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a730:	b29b      	uxth	r3, r3
 800a732:	b21b      	sxth	r3, r3
 800a734:	2b00      	cmp	r3, #0
 800a736:	f6ff acc3 	blt.w	800a0c0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a73a:	2300      	movs	r3, #0
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	3748      	adds	r7, #72	@ 0x48
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}

0800a744 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b088      	sub	sp, #32
 800a748:	af00      	add	r7, sp, #0
 800a74a:	60f8      	str	r0, [r7, #12]
 800a74c:	60b9      	str	r1, [r7, #8]
 800a74e:	4613      	mov	r3, r2
 800a750:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a752:	88fb      	ldrh	r3, [r7, #6]
 800a754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d07c      	beq.n	800a856 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a764:	b29b      	uxth	r3, r3
 800a766:	461a      	mov	r2, r3
 800a768:	68bb      	ldr	r3, [r7, #8]
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	00db      	lsls	r3, r3, #3
 800a76e:	4413      	add	r3, r2
 800a770:	68fa      	ldr	r2, [r7, #12]
 800a772:	6812      	ldr	r2, [r2, #0]
 800a774:	4413      	add	r3, r2
 800a776:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a77a:	881b      	ldrh	r3, [r3, #0]
 800a77c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a780:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	699a      	ldr	r2, [r3, #24]
 800a786:	8b7b      	ldrh	r3, [r7, #26]
 800a788:	429a      	cmp	r2, r3
 800a78a:	d306      	bcc.n	800a79a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	699a      	ldr	r2, [r3, #24]
 800a790:	8b7b      	ldrh	r3, [r7, #26]
 800a792:	1ad2      	subs	r2, r2, r3
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	619a      	str	r2, [r3, #24]
 800a798:	e002      	b.n	800a7a0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	2200      	movs	r2, #0
 800a79e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	699b      	ldr	r3, [r3, #24]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d123      	bne.n	800a7f0 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	781b      	ldrb	r3, [r3, #0]
 800a7b2:	009b      	lsls	r3, r3, #2
 800a7b4:	4413      	add	r3, r2
 800a7b6:	881b      	ldrh	r3, [r3, #0]
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a7be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7c2:	833b      	strh	r3, [r7, #24]
 800a7c4:	8b3b      	ldrh	r3, [r7, #24]
 800a7c6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a7ca:	833b      	strh	r3, [r7, #24]
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	781b      	ldrb	r3, [r3, #0]
 800a7d6:	009b      	lsls	r3, r3, #2
 800a7d8:	441a      	add	r2, r3
 800a7da:	8b3b      	ldrh	r3, [r7, #24]
 800a7dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a7f0:	88fb      	ldrh	r3, [r7, #6]
 800a7f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d01f      	beq.n	800a83a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	461a      	mov	r2, r3
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	4413      	add	r3, r2
 800a808:	881b      	ldrh	r3, [r3, #0]
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a810:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a814:	82fb      	strh	r3, [r7, #22]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	461a      	mov	r2, r3
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	781b      	ldrb	r3, [r3, #0]
 800a820:	009b      	lsls	r3, r3, #2
 800a822:	441a      	add	r2, r3
 800a824:	8afb      	ldrh	r3, [r7, #22]
 800a826:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a82a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a82e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a832:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a836:	b29b      	uxth	r3, r3
 800a838:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a83a:	8b7b      	ldrh	r3, [r7, #26]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	f000 8085 	beq.w	800a94c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	6818      	ldr	r0, [r3, #0]
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	6959      	ldr	r1, [r3, #20]
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	891a      	ldrh	r2, [r3, #8]
 800a84e:	8b7b      	ldrh	r3, [r7, #26]
 800a850:	f005 f904 	bl	800fa5c <USB_ReadPMA>
 800a854:	e07a      	b.n	800a94c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a85e:	b29b      	uxth	r3, r3
 800a860:	461a      	mov	r2, r3
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	781b      	ldrb	r3, [r3, #0]
 800a866:	00db      	lsls	r3, r3, #3
 800a868:	4413      	add	r3, r2
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	6812      	ldr	r2, [r2, #0]
 800a86e:	4413      	add	r3, r2
 800a870:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a874:	881b      	ldrh	r3, [r3, #0]
 800a876:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a87a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	699a      	ldr	r2, [r3, #24]
 800a880:	8b7b      	ldrh	r3, [r7, #26]
 800a882:	429a      	cmp	r2, r3
 800a884:	d306      	bcc.n	800a894 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	699a      	ldr	r2, [r3, #24]
 800a88a:	8b7b      	ldrh	r3, [r7, #26]
 800a88c:	1ad2      	subs	r2, r2, r3
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	619a      	str	r2, [r3, #24]
 800a892:	e002      	b.n	800a89a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	2200      	movs	r2, #0
 800a898:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	699b      	ldr	r3, [r3, #24]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d123      	bne.n	800a8ea <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	461a      	mov	r2, r3
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	4413      	add	r3, r2
 800a8b0:	881b      	ldrh	r3, [r3, #0]
 800a8b2:	b29b      	uxth	r3, r3
 800a8b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8bc:	83fb      	strh	r3, [r7, #30]
 800a8be:	8bfb      	ldrh	r3, [r7, #30]
 800a8c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a8c4:	83fb      	strh	r3, [r7, #30]
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	781b      	ldrb	r3, [r3, #0]
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	441a      	add	r2, r3
 800a8d4:	8bfb      	ldrh	r3, [r7, #30]
 800a8d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800a8ea:	88fb      	ldrh	r3, [r7, #6]
 800a8ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d11f      	bne.n	800a934 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	461a      	mov	r2, r3
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	009b      	lsls	r3, r3, #2
 800a900:	4413      	add	r3, r2
 800a902:	881b      	ldrh	r3, [r3, #0]
 800a904:	b29b      	uxth	r3, r3
 800a906:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a90a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a90e:	83bb      	strh	r3, [r7, #28]
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	461a      	mov	r2, r3
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	009b      	lsls	r3, r3, #2
 800a91c:	441a      	add	r2, r3
 800a91e:	8bbb      	ldrh	r3, [r7, #28]
 800a920:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a924:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a928:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a92c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a930:	b29b      	uxth	r3, r3
 800a932:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800a934:	8b7b      	ldrh	r3, [r7, #26]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d008      	beq.n	800a94c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	6818      	ldr	r0, [r3, #0]
 800a93e:	68bb      	ldr	r3, [r7, #8]
 800a940:	6959      	ldr	r1, [r3, #20]
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	895a      	ldrh	r2, [r3, #10]
 800a946:	8b7b      	ldrh	r3, [r7, #26]
 800a948:	f005 f888 	bl	800fa5c <USB_ReadPMA>
    }
  }

  return count;
 800a94c:	8b7b      	ldrh	r3, [r7, #26]
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3720      	adds	r7, #32
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}

0800a956 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a956:	b580      	push	{r7, lr}
 800a958:	b0a6      	sub	sp, #152	@ 0x98
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	60f8      	str	r0, [r7, #12]
 800a95e:	60b9      	str	r1, [r7, #8]
 800a960:	4613      	mov	r3, r2
 800a962:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a964:	88fb      	ldrh	r3, [r7, #6]
 800a966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f000 81f7 	beq.w	800ad5e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a978:	b29b      	uxth	r3, r3
 800a97a:	461a      	mov	r2, r3
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	781b      	ldrb	r3, [r3, #0]
 800a980:	00db      	lsls	r3, r3, #3
 800a982:	4413      	add	r3, r2
 800a984:	68fa      	ldr	r2, [r7, #12]
 800a986:	6812      	ldr	r2, [r2, #0]
 800a988:	4413      	add	r3, r2
 800a98a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a98e:	881b      	ldrh	r3, [r3, #0]
 800a990:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a994:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	699a      	ldr	r2, [r3, #24]
 800a99c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d907      	bls.n	800a9b4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	699a      	ldr	r2, [r3, #24]
 800a9a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800a9ac:	1ad2      	subs	r2, r2, r3
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	619a      	str	r2, [r3, #24]
 800a9b2:	e002      	b.n	800a9ba <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	699b      	ldr	r3, [r3, #24]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	f040 80e1 	bne.w	800ab86 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	785b      	ldrb	r3, [r3, #1]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d126      	bne.n	800aa1a <HAL_PCD_EP_DB_Transmit+0xc4>
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	461a      	mov	r2, r3
 800a9de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9e0:	4413      	add	r3, r2
 800a9e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	781b      	ldrb	r3, [r3, #0]
 800a9e8:	00da      	lsls	r2, r3, #3
 800a9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ec:	4413      	add	r3, r2
 800a9ee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a9f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9f6:	881b      	ldrh	r3, [r3, #0]
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a9fe:	b29a      	uxth	r2, r3
 800aa00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa02:	801a      	strh	r2, [r3, #0]
 800aa04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa06:	881b      	ldrh	r3, [r3, #0]
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa12:	b29a      	uxth	r2, r3
 800aa14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa16:	801a      	strh	r2, [r3, #0]
 800aa18:	e01a      	b.n	800aa50 <HAL_PCD_EP_DB_Transmit+0xfa>
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	785b      	ldrb	r3, [r3, #1]
 800aa1e:	2b01      	cmp	r3, #1
 800aa20:	d116      	bne.n	800aa50 <HAL_PCD_EP_DB_Transmit+0xfa>
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa30:	b29b      	uxth	r3, r3
 800aa32:	461a      	mov	r2, r3
 800aa34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa36:	4413      	add	r3, r2
 800aa38:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	00da      	lsls	r2, r3, #3
 800aa40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa42:	4413      	add	r3, r2
 800aa44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aa48:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	785b      	ldrb	r3, [r3, #1]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d126      	bne.n	800aaac <HAL_PCD_EP_DB_Transmit+0x156>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	623b      	str	r3, [r7, #32]
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aa6c:	b29b      	uxth	r3, r3
 800aa6e:	461a      	mov	r2, r3
 800aa70:	6a3b      	ldr	r3, [r7, #32]
 800aa72:	4413      	add	r3, r2
 800aa74:	623b      	str	r3, [r7, #32]
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	00da      	lsls	r2, r3, #3
 800aa7c:	6a3b      	ldr	r3, [r7, #32]
 800aa7e:	4413      	add	r3, r2
 800aa80:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aa84:	61fb      	str	r3, [r7, #28]
 800aa86:	69fb      	ldr	r3, [r7, #28]
 800aa88:	881b      	ldrh	r3, [r3, #0]
 800aa8a:	b29b      	uxth	r3, r3
 800aa8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa90:	b29a      	uxth	r2, r3
 800aa92:	69fb      	ldr	r3, [r7, #28]
 800aa94:	801a      	strh	r2, [r3, #0]
 800aa96:	69fb      	ldr	r3, [r7, #28]
 800aa98:	881b      	ldrh	r3, [r3, #0]
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aaa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aaa4:	b29a      	uxth	r2, r3
 800aaa6:	69fb      	ldr	r3, [r7, #28]
 800aaa8:	801a      	strh	r2, [r3, #0]
 800aaaa:	e017      	b.n	800aadc <HAL_PCD_EP_DB_Transmit+0x186>
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	785b      	ldrb	r3, [r3, #1]
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d113      	bne.n	800aadc <HAL_PCD_EP_DB_Transmit+0x186>
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aabc:	b29b      	uxth	r3, r3
 800aabe:	461a      	mov	r2, r3
 800aac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aac2:	4413      	add	r3, r2
 800aac4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	781b      	ldrb	r3, [r3, #0]
 800aaca:	00da      	lsls	r2, r3, #3
 800aacc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aace:	4413      	add	r3, r2
 800aad0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aad4:	627b      	str	r3, [r7, #36]	@ 0x24
 800aad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aad8:	2200      	movs	r2, #0
 800aada:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	78db      	ldrb	r3, [r3, #3]
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	d123      	bne.n	800ab2c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	461a      	mov	r2, r3
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	781b      	ldrb	r3, [r3, #0]
 800aaee:	009b      	lsls	r3, r3, #2
 800aaf0:	4413      	add	r3, r2
 800aaf2:	881b      	ldrh	r3, [r3, #0]
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aafa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aafe:	837b      	strh	r3, [r7, #26]
 800ab00:	8b7b      	ldrh	r3, [r7, #26]
 800ab02:	f083 0320 	eor.w	r3, r3, #32
 800ab06:	837b      	strh	r3, [r7, #26]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	461a      	mov	r2, r3
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	781b      	ldrb	r3, [r3, #0]
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	441a      	add	r2, r3
 800ab16:	8b7b      	ldrh	r3, [r7, #26]
 800ab18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab28:	b29b      	uxth	r3, r3
 800ab2a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	4619      	mov	r1, r3
 800ab32:	68f8      	ldr	r0, [r7, #12]
 800ab34:	f006 ff5d 	bl	80119f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ab38:	88fb      	ldrh	r3, [r7, #6]
 800ab3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d01f      	beq.n	800ab82 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	461a      	mov	r2, r3
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	4413      	add	r3, r2
 800ab50:	881b      	ldrh	r3, [r3, #0]
 800ab52:	b29b      	uxth	r3, r3
 800ab54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab5c:	833b      	strh	r3, [r7, #24]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	461a      	mov	r2, r3
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	781b      	ldrb	r3, [r3, #0]
 800ab68:	009b      	lsls	r3, r3, #2
 800ab6a:	441a      	add	r2, r3
 800ab6c:	8b3b      	ldrh	r3, [r7, #24]
 800ab6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ab7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab7e:	b29b      	uxth	r3, r3
 800ab80:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ab82:	2300      	movs	r3, #0
 800ab84:	e31f      	b.n	800b1c6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800ab86:	88fb      	ldrh	r3, [r7, #6]
 800ab88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d021      	beq.n	800abd4 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	461a      	mov	r2, r3
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	009b      	lsls	r3, r3, #2
 800ab9c:	4413      	add	r3, r2
 800ab9e:	881b      	ldrh	r3, [r3, #0]
 800aba0:	b29b      	uxth	r3, r3
 800aba2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abaa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	461a      	mov	r2, r3
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	441a      	add	r2, r3
 800abbc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800abc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abc8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800abcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800abd4:	68bb      	ldr	r3, [r7, #8]
 800abd6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800abda:	2b01      	cmp	r3, #1
 800abdc:	f040 82ca 	bne.w	800b174 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	695a      	ldr	r2, [r3, #20]
 800abe4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800abe8:	441a      	add	r2, r3
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	69da      	ldr	r2, [r3, #28]
 800abf2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800abf6:	441a      	add	r2, r3
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	6a1a      	ldr	r2, [r3, #32]
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	691b      	ldr	r3, [r3, #16]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d309      	bcc.n	800ac1c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	691b      	ldr	r3, [r3, #16]
 800ac0c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	6a1a      	ldr	r2, [r3, #32]
 800ac12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac14:	1ad2      	subs	r2, r2, r3
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	621a      	str	r2, [r3, #32]
 800ac1a:	e015      	b.n	800ac48 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	6a1b      	ldr	r3, [r3, #32]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d107      	bne.n	800ac34 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800ac24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ac28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800ac32:	e009      	b.n	800ac48 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	2200      	movs	r2, #0
 800ac38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	6a1b      	ldr	r3, [r3, #32]
 800ac40:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	2200      	movs	r2, #0
 800ac46:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	785b      	ldrb	r3, [r3, #1]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d15f      	bne.n	800ad10 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	461a      	mov	r2, r3
 800ac62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac64:	4413      	add	r3, r2
 800ac66:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	00da      	lsls	r2, r3, #3
 800ac6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac70:	4413      	add	r3, r2
 800ac72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ac76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac7a:	881b      	ldrh	r3, [r3, #0]
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac82:	b29a      	uxth	r2, r3
 800ac84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac86:	801a      	strh	r2, [r3, #0]
 800ac88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10a      	bne.n	800aca4 <HAL_PCD_EP_DB_Transmit+0x34e>
 800ac8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac90:	881b      	ldrh	r3, [r3, #0]
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac9c:	b29a      	uxth	r2, r3
 800ac9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aca0:	801a      	strh	r2, [r3, #0]
 800aca2:	e051      	b.n	800ad48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800aca4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aca6:	2b3e      	cmp	r3, #62	@ 0x3e
 800aca8:	d816      	bhi.n	800acd8 <HAL_PCD_EP_DB_Transmit+0x382>
 800acaa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acac:	085b      	lsrs	r3, r3, #1
 800acae:	653b      	str	r3, [r7, #80]	@ 0x50
 800acb0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acb2:	f003 0301 	and.w	r3, r3, #1
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d002      	beq.n	800acc0 <HAL_PCD_EP_DB_Transmit+0x36a>
 800acba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acbc:	3301      	adds	r3, #1
 800acbe:	653b      	str	r3, [r7, #80]	@ 0x50
 800acc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acc2:	881b      	ldrh	r3, [r3, #0]
 800acc4:	b29a      	uxth	r2, r3
 800acc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acc8:	b29b      	uxth	r3, r3
 800acca:	029b      	lsls	r3, r3, #10
 800accc:	b29b      	uxth	r3, r3
 800acce:	4313      	orrs	r3, r2
 800acd0:	b29a      	uxth	r2, r3
 800acd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acd4:	801a      	strh	r2, [r3, #0]
 800acd6:	e037      	b.n	800ad48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800acd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800acda:	095b      	lsrs	r3, r3, #5
 800acdc:	653b      	str	r3, [r7, #80]	@ 0x50
 800acde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ace0:	f003 031f 	and.w	r3, r3, #31
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d102      	bne.n	800acee <HAL_PCD_EP_DB_Transmit+0x398>
 800ace8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acea:	3b01      	subs	r3, #1
 800acec:	653b      	str	r3, [r7, #80]	@ 0x50
 800acee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf0:	881b      	ldrh	r3, [r3, #0]
 800acf2:	b29a      	uxth	r2, r3
 800acf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	029b      	lsls	r3, r3, #10
 800acfa:	b29b      	uxth	r3, r3
 800acfc:	4313      	orrs	r3, r2
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad08:	b29a      	uxth	r2, r3
 800ad0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad0c:	801a      	strh	r2, [r3, #0]
 800ad0e:	e01b      	b.n	800ad48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	785b      	ldrb	r3, [r3, #1]
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d117      	bne.n	800ad48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	461a      	mov	r2, r3
 800ad2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad2c:	4413      	add	r3, r2
 800ad2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	781b      	ldrb	r3, [r3, #0]
 800ad34:	00da      	lsls	r2, r3, #3
 800ad36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad38:	4413      	add	r3, r2
 800ad3a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad3e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad42:	b29a      	uxth	r2, r3
 800ad44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad46:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	6818      	ldr	r0, [r3, #0]
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	6959      	ldr	r1, [r3, #20]
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	891a      	ldrh	r2, [r3, #8]
 800ad54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	f004 fe3d 	bl	800f9d6 <USB_WritePMA>
 800ad5c:	e20a      	b.n	800b174 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad66:	b29b      	uxth	r3, r3
 800ad68:	461a      	mov	r2, r3
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	781b      	ldrb	r3, [r3, #0]
 800ad6e:	00db      	lsls	r3, r3, #3
 800ad70:	4413      	add	r3, r2
 800ad72:	68fa      	ldr	r2, [r7, #12]
 800ad74:	6812      	ldr	r2, [r2, #0]
 800ad76:	4413      	add	r3, r2
 800ad78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ad7c:	881b      	ldrh	r3, [r3, #0]
 800ad7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ad82:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	699a      	ldr	r2, [r3, #24]
 800ad8a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	d307      	bcc.n	800ada2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	699a      	ldr	r2, [r3, #24]
 800ad96:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800ad9a:	1ad2      	subs	r2, r2, r3
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	619a      	str	r2, [r3, #24]
 800ada0:	e002      	b.n	800ada8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	2200      	movs	r2, #0
 800ada6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ada8:	68bb      	ldr	r3, [r7, #8]
 800adaa:	699b      	ldr	r3, [r3, #24]
 800adac:	2b00      	cmp	r3, #0
 800adae:	f040 80f6 	bne.w	800af9e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	785b      	ldrb	r3, [r3, #1]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d126      	bne.n	800ae08 <HAL_PCD_EP_DB_Transmit+0x4b2>
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	677b      	str	r3, [r7, #116]	@ 0x74
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800adc8:	b29b      	uxth	r3, r3
 800adca:	461a      	mov	r2, r3
 800adcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800adce:	4413      	add	r3, r2
 800add0:	677b      	str	r3, [r7, #116]	@ 0x74
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	00da      	lsls	r2, r3, #3
 800add8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800adda:	4413      	add	r3, r2
 800addc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ade0:	673b      	str	r3, [r7, #112]	@ 0x70
 800ade2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ade4:	881b      	ldrh	r3, [r3, #0]
 800ade6:	b29b      	uxth	r3, r3
 800ade8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adec:	b29a      	uxth	r2, r3
 800adee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800adf0:	801a      	strh	r2, [r3, #0]
 800adf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800adf4:	881b      	ldrh	r3, [r3, #0]
 800adf6:	b29b      	uxth	r3, r3
 800adf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800adfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae00:	b29a      	uxth	r2, r3
 800ae02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae04:	801a      	strh	r2, [r3, #0]
 800ae06:	e01a      	b.n	800ae3e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	785b      	ldrb	r3, [r3, #1]
 800ae0c:	2b01      	cmp	r3, #1
 800ae0e:	d116      	bne.n	800ae3e <HAL_PCD_EP_DB_Transmit+0x4e8>
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae1e:	b29b      	uxth	r3, r3
 800ae20:	461a      	mov	r2, r3
 800ae22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ae24:	4413      	add	r3, r2
 800ae26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	00da      	lsls	r2, r3, #3
 800ae2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ae30:	4413      	add	r3, r2
 800ae32:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae36:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ae38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	785b      	ldrb	r3, [r3, #1]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d12f      	bne.n	800aeae <HAL_PCD_EP_DB_Transmit+0x558>
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae5e:	b29b      	uxth	r3, r3
 800ae60:	461a      	mov	r2, r3
 800ae62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae66:	4413      	add	r3, r2
 800ae68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	00da      	lsls	r2, r3, #3
 800ae72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae76:	4413      	add	r3, r2
 800ae78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae84:	881b      	ldrh	r3, [r3, #0]
 800ae86:	b29b      	uxth	r3, r3
 800ae88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae8c:	b29a      	uxth	r2, r3
 800ae8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae92:	801a      	strh	r2, [r3, #0]
 800ae94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae98:	881b      	ldrh	r3, [r3, #0]
 800ae9a:	b29b      	uxth	r3, r3
 800ae9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aeaa:	801a      	strh	r2, [r3, #0]
 800aeac:	e01c      	b.n	800aee8 <HAL_PCD_EP_DB_Transmit+0x592>
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	785b      	ldrb	r3, [r3, #1]
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d118      	bne.n	800aee8 <HAL_PCD_EP_DB_Transmit+0x592>
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aebe:	b29b      	uxth	r3, r3
 800aec0:	461a      	mov	r2, r3
 800aec2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aec6:	4413      	add	r3, r2
 800aec8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	00da      	lsls	r2, r3, #3
 800aed2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aed6:	4413      	add	r3, r2
 800aed8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800aedc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aee0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800aee4:	2200      	movs	r2, #0
 800aee6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	78db      	ldrb	r3, [r3, #3]
 800aeec:	2b02      	cmp	r3, #2
 800aeee:	d127      	bne.n	800af40 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	461a      	mov	r2, r3
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	009b      	lsls	r3, r3, #2
 800aefc:	4413      	add	r3, r2
 800aefe:	881b      	ldrh	r3, [r3, #0]
 800af00:	b29b      	uxth	r3, r3
 800af02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af0a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800af0e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800af12:	f083 0320 	eor.w	r3, r3, #32
 800af16:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	461a      	mov	r2, r3
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	441a      	add	r2, r3
 800af28:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800af2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af3c:	b29b      	uxth	r3, r3
 800af3e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	4619      	mov	r1, r3
 800af46:	68f8      	ldr	r0, [r7, #12]
 800af48:	f006 fd53 	bl	80119f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800af4c:	88fb      	ldrh	r3, [r7, #6]
 800af4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af52:	2b00      	cmp	r3, #0
 800af54:	d121      	bne.n	800af9a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	461a      	mov	r2, r3
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	4413      	add	r3, r2
 800af64:	881b      	ldrh	r3, [r3, #0]
 800af66:	b29b      	uxth	r3, r3
 800af68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af70:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	461a      	mov	r2, r3
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	781b      	ldrb	r3, [r3, #0]
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	441a      	add	r2, r3
 800af82:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800af86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800af92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af96:	b29b      	uxth	r3, r3
 800af98:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800af9a:	2300      	movs	r3, #0
 800af9c:	e113      	b.n	800b1c6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800af9e:	88fb      	ldrh	r3, [r7, #6]
 800afa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d121      	bne.n	800afec <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	461a      	mov	r2, r3
 800afae:	68bb      	ldr	r3, [r7, #8]
 800afb0:	781b      	ldrb	r3, [r3, #0]
 800afb2:	009b      	lsls	r3, r3, #2
 800afb4:	4413      	add	r3, r2
 800afb6:	881b      	ldrh	r3, [r3, #0]
 800afb8:	b29b      	uxth	r3, r3
 800afba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afc2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	461a      	mov	r2, r3
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	441a      	add	r2, r3
 800afd4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800afd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afe0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800afe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afe8:	b29b      	uxth	r3, r3
 800afea:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800aff2:	2b01      	cmp	r3, #1
 800aff4:	f040 80be 	bne.w	800b174 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	695a      	ldr	r2, [r3, #20]
 800affc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b000:	441a      	add	r2, r3
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	69da      	ldr	r2, [r3, #28]
 800b00a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b00e:	441a      	add	r2, r3
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	6a1a      	ldr	r2, [r3, #32]
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	691b      	ldr	r3, [r3, #16]
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d309      	bcc.n	800b034 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	691b      	ldr	r3, [r3, #16]
 800b024:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	6a1a      	ldr	r2, [r3, #32]
 800b02a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b02c:	1ad2      	subs	r2, r2, r3
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	621a      	str	r2, [r3, #32]
 800b032:	e015      	b.n	800b060 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	6a1b      	ldr	r3, [r3, #32]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d107      	bne.n	800b04c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800b03c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800b040:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	2200      	movs	r2, #0
 800b046:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800b04a:	e009      	b.n	800b060 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	6a1b      	ldr	r3, [r3, #32]
 800b050:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	2200      	movs	r2, #0
 800b056:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	785b      	ldrb	r3, [r3, #1]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d15f      	bne.n	800b12e <HAL_PCD_EP_DB_Transmit+0x7d8>
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b07c:	b29b      	uxth	r3, r3
 800b07e:	461a      	mov	r2, r3
 800b080:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b082:	4413      	add	r3, r2
 800b084:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	00da      	lsls	r2, r3, #3
 800b08c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b08e:	4413      	add	r3, r2
 800b090:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b094:	667b      	str	r3, [r7, #100]	@ 0x64
 800b096:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b098:	881b      	ldrh	r3, [r3, #0]
 800b09a:	b29b      	uxth	r3, r3
 800b09c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b0a0:	b29a      	uxth	r2, r3
 800b0a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0a4:	801a      	strh	r2, [r3, #0]
 800b0a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d10a      	bne.n	800b0c2 <HAL_PCD_EP_DB_Transmit+0x76c>
 800b0ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0ae:	881b      	ldrh	r3, [r3, #0]
 800b0b0:	b29b      	uxth	r3, r3
 800b0b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b0b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b0ba:	b29a      	uxth	r2, r3
 800b0bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0be:	801a      	strh	r2, [r3, #0]
 800b0c0:	e04e      	b.n	800b160 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b0c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0c4:	2b3e      	cmp	r3, #62	@ 0x3e
 800b0c6:	d816      	bhi.n	800b0f6 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800b0c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0ca:	085b      	lsrs	r3, r3, #1
 800b0cc:	663b      	str	r3, [r7, #96]	@ 0x60
 800b0ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0d0:	f003 0301 	and.w	r3, r3, #1
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d002      	beq.n	800b0de <HAL_PCD_EP_DB_Transmit+0x788>
 800b0d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0da:	3301      	adds	r3, #1
 800b0dc:	663b      	str	r3, [r7, #96]	@ 0x60
 800b0de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0e0:	881b      	ldrh	r3, [r3, #0]
 800b0e2:	b29a      	uxth	r2, r3
 800b0e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0e6:	b29b      	uxth	r3, r3
 800b0e8:	029b      	lsls	r3, r3, #10
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	b29a      	uxth	r2, r3
 800b0f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0f2:	801a      	strh	r2, [r3, #0]
 800b0f4:	e034      	b.n	800b160 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b0f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0f8:	095b      	lsrs	r3, r3, #5
 800b0fa:	663b      	str	r3, [r7, #96]	@ 0x60
 800b0fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0fe:	f003 031f 	and.w	r3, r3, #31
 800b102:	2b00      	cmp	r3, #0
 800b104:	d102      	bne.n	800b10c <HAL_PCD_EP_DB_Transmit+0x7b6>
 800b106:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b108:	3b01      	subs	r3, #1
 800b10a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b10c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b10e:	881b      	ldrh	r3, [r3, #0]
 800b110:	b29a      	uxth	r2, r3
 800b112:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b114:	b29b      	uxth	r3, r3
 800b116:	029b      	lsls	r3, r3, #10
 800b118:	b29b      	uxth	r3, r3
 800b11a:	4313      	orrs	r3, r2
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b122:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b126:	b29a      	uxth	r2, r3
 800b128:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b12a:	801a      	strh	r2, [r3, #0]
 800b12c:	e018      	b.n	800b160 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b12e:	68bb      	ldr	r3, [r7, #8]
 800b130:	785b      	ldrb	r3, [r3, #1]
 800b132:	2b01      	cmp	r3, #1
 800b134:	d114      	bne.n	800b160 <HAL_PCD_EP_DB_Transmit+0x80a>
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b13e:	b29b      	uxth	r3, r3
 800b140:	461a      	mov	r2, r3
 800b142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b144:	4413      	add	r3, r2
 800b146:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	00da      	lsls	r2, r3, #3
 800b14e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b150:	4413      	add	r3, r2
 800b152:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b156:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b158:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b15a:	b29a      	uxth	r2, r3
 800b15c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b15e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	6818      	ldr	r0, [r3, #0]
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	6959      	ldr	r1, [r3, #20]
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	895a      	ldrh	r2, [r3, #10]
 800b16c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b16e:	b29b      	uxth	r3, r3
 800b170:	f004 fc31 	bl	800f9d6 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	461a      	mov	r2, r3
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	009b      	lsls	r3, r3, #2
 800b180:	4413      	add	r3, r2
 800b182:	881b      	ldrh	r3, [r3, #0]
 800b184:	b29b      	uxth	r3, r3
 800b186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b18a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b18e:	82fb      	strh	r3, [r7, #22]
 800b190:	8afb      	ldrh	r3, [r7, #22]
 800b192:	f083 0310 	eor.w	r3, r3, #16
 800b196:	82fb      	strh	r3, [r7, #22]
 800b198:	8afb      	ldrh	r3, [r7, #22]
 800b19a:	f083 0320 	eor.w	r3, r3, #32
 800b19e:	82fb      	strh	r3, [r7, #22]
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	461a      	mov	r2, r3
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	009b      	lsls	r3, r3, #2
 800b1ac:	441a      	add	r2, r3
 800b1ae:	8afb      	ldrh	r3, [r7, #22]
 800b1b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800b1c4:	2300      	movs	r3, #0
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3798      	adds	r7, #152	@ 0x98
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800b1ce:	b480      	push	{r7}
 800b1d0:	b087      	sub	sp, #28
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	60f8      	str	r0, [r7, #12]
 800b1d6:	607b      	str	r3, [r7, #4]
 800b1d8:	460b      	mov	r3, r1
 800b1da:	817b      	strh	r3, [r7, #10]
 800b1dc:	4613      	mov	r3, r2
 800b1de:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b1e0:	897b      	ldrh	r3, [r7, #10]
 800b1e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1e6:	b29b      	uxth	r3, r3
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d00b      	beq.n	800b204 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b1ec:	897b      	ldrh	r3, [r7, #10]
 800b1ee:	f003 0207 	and.w	r2, r3, #7
 800b1f2:	4613      	mov	r3, r2
 800b1f4:	009b      	lsls	r3, r3, #2
 800b1f6:	4413      	add	r3, r2
 800b1f8:	00db      	lsls	r3, r3, #3
 800b1fa:	3310      	adds	r3, #16
 800b1fc:	68fa      	ldr	r2, [r7, #12]
 800b1fe:	4413      	add	r3, r2
 800b200:	617b      	str	r3, [r7, #20]
 800b202:	e009      	b.n	800b218 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b204:	897a      	ldrh	r2, [r7, #10]
 800b206:	4613      	mov	r3, r2
 800b208:	009b      	lsls	r3, r3, #2
 800b20a:	4413      	add	r3, r2
 800b20c:	00db      	lsls	r3, r3, #3
 800b20e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b212:	68fa      	ldr	r2, [r7, #12]
 800b214:	4413      	add	r3, r2
 800b216:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b218:	893b      	ldrh	r3, [r7, #8]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d107      	bne.n	800b22e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	2200      	movs	r2, #0
 800b222:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	b29a      	uxth	r2, r3
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	80da      	strh	r2, [r3, #6]
 800b22c:	e00b      	b.n	800b246 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b22e:	697b      	ldr	r3, [r7, #20]
 800b230:	2201      	movs	r2, #1
 800b232:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	b29a      	uxth	r2, r3
 800b238:	697b      	ldr	r3, [r7, #20]
 800b23a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	0c1b      	lsrs	r3, r3, #16
 800b240:	b29a      	uxth	r2, r3
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b246:	2300      	movs	r3, #0
}
 800b248:	4618      	mov	r0, r3
 800b24a:	371c      	adds	r7, #28
 800b24c:	46bd      	mov	sp, r7
 800b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b252:	4770      	bx	lr

0800b254 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b254:	b480      	push	{r7}
 800b256:	b085      	sub	sp, #20
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2201      	movs	r2, #1
 800b266:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	2200      	movs	r2, #0
 800b26e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b278:	b29b      	uxth	r3, r3
 800b27a:	f043 0301 	orr.w	r3, r3, #1
 800b27e:	b29a      	uxth	r2, r3
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	f043 0302 	orr.w	r3, r3, #2
 800b292:	b29a      	uxth	r2, r3
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b29a:	2300      	movs	r3, #0
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	3714      	adds	r7, #20
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a6:	4770      	bx	lr

0800b2a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b085      	sub	sp, #20
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d141      	bne.n	800b33a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b2b6:	4b4b      	ldr	r3, [pc, #300]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b2be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b2c2:	d131      	bne.n	800b328 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b2c4:	4b47      	ldr	r3, [pc, #284]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b2ca:	4a46      	ldr	r2, [pc, #280]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b2d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b2d4:	4b43      	ldr	r3, [pc, #268]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b2dc:	4a41      	ldr	r2, [pc, #260]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b2de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b2e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b2e4:	4b40      	ldr	r3, [pc, #256]	@ (800b3e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	2232      	movs	r2, #50	@ 0x32
 800b2ea:	fb02 f303 	mul.w	r3, r2, r3
 800b2ee:	4a3f      	ldr	r2, [pc, #252]	@ (800b3ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b2f0:	fba2 2303 	umull	r2, r3, r2, r3
 800b2f4:	0c9b      	lsrs	r3, r3, #18
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b2fa:	e002      	b.n	800b302 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	3b01      	subs	r3, #1
 800b300:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b302:	4b38      	ldr	r3, [pc, #224]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b304:	695b      	ldr	r3, [r3, #20]
 800b306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b30a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b30e:	d102      	bne.n	800b316 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1f2      	bne.n	800b2fc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b316:	4b33      	ldr	r3, [pc, #204]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b318:	695b      	ldr	r3, [r3, #20]
 800b31a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b31e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b322:	d158      	bne.n	800b3d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b324:	2303      	movs	r3, #3
 800b326:	e057      	b.n	800b3d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b328:	4b2e      	ldr	r3, [pc, #184]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b32a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b32e:	4a2d      	ldr	r2, [pc, #180]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b334:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b338:	e04d      	b.n	800b3d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b340:	d141      	bne.n	800b3c6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800b342:	4b28      	ldr	r3, [pc, #160]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b34a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b34e:	d131      	bne.n	800b3b4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b350:	4b24      	ldr	r3, [pc, #144]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b356:	4a23      	ldr	r2, [pc, #140]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b35c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b360:	4b20      	ldr	r3, [pc, #128]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b368:	4a1e      	ldr	r2, [pc, #120]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b36a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800b36e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b370:	4b1d      	ldr	r3, [pc, #116]	@ (800b3e8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	2232      	movs	r2, #50	@ 0x32
 800b376:	fb02 f303 	mul.w	r3, r2, r3
 800b37a:	4a1c      	ldr	r2, [pc, #112]	@ (800b3ec <HAL_PWREx_ControlVoltageScaling+0x144>)
 800b37c:	fba2 2303 	umull	r2, r3, r2, r3
 800b380:	0c9b      	lsrs	r3, r3, #18
 800b382:	3301      	adds	r3, #1
 800b384:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b386:	e002      	b.n	800b38e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	3b01      	subs	r3, #1
 800b38c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b38e:	4b15      	ldr	r3, [pc, #84]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b390:	695b      	ldr	r3, [r3, #20]
 800b392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b396:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b39a:	d102      	bne.n	800b3a2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d1f2      	bne.n	800b388 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b3a2:	4b10      	ldr	r3, [pc, #64]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3a4:	695b      	ldr	r3, [r3, #20]
 800b3a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b3aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3ae:	d112      	bne.n	800b3d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	e011      	b.n	800b3d8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800b3b4:	4b0b      	ldr	r3, [pc, #44]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b3ba:	4a0a      	ldr	r2, [pc, #40]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b3c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800b3c4:	e007      	b.n	800b3d6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b3c6:	4b07      	ldr	r3, [pc, #28]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800b3ce:	4a05      	ldr	r2, [pc, #20]	@ (800b3e4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800b3d0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800b3d4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800b3d6:	2300      	movs	r3, #0
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3714      	adds	r7, #20
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr
 800b3e4:	40007000 	.word	0x40007000
 800b3e8:	20000004 	.word	0x20000004
 800b3ec:	431bde83 	.word	0x431bde83

0800b3f0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800b3f4:	4b05      	ldr	r3, [pc, #20]	@ (800b40c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b3f6:	689b      	ldr	r3, [r3, #8]
 800b3f8:	4a04      	ldr	r2, [pc, #16]	@ (800b40c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800b3fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b3fe:	6093      	str	r3, [r2, #8]
}
 800b400:	bf00      	nop
 800b402:	46bd      	mov	sp, r7
 800b404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b408:	4770      	bx	lr
 800b40a:	bf00      	nop
 800b40c:	40007000 	.word	0x40007000

0800b410 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b088      	sub	sp, #32
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d101      	bne.n	800b422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b41e:	2301      	movs	r3, #1
 800b420:	e2fe      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f003 0301 	and.w	r3, r3, #1
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d075      	beq.n	800b51a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b42e:	4b97      	ldr	r3, [pc, #604]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	f003 030c 	and.w	r3, r3, #12
 800b436:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b438:	4b94      	ldr	r3, [pc, #592]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b43a:	68db      	ldr	r3, [r3, #12]
 800b43c:	f003 0303 	and.w	r3, r3, #3
 800b440:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800b442:	69bb      	ldr	r3, [r7, #24]
 800b444:	2b0c      	cmp	r3, #12
 800b446:	d102      	bne.n	800b44e <HAL_RCC_OscConfig+0x3e>
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	2b03      	cmp	r3, #3
 800b44c:	d002      	beq.n	800b454 <HAL_RCC_OscConfig+0x44>
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	2b08      	cmp	r3, #8
 800b452:	d10b      	bne.n	800b46c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b454:	4b8d      	ldr	r3, [pc, #564]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d05b      	beq.n	800b518 <HAL_RCC_OscConfig+0x108>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	685b      	ldr	r3, [r3, #4]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d157      	bne.n	800b518 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b468:	2301      	movs	r3, #1
 800b46a:	e2d9      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b474:	d106      	bne.n	800b484 <HAL_RCC_OscConfig+0x74>
 800b476:	4b85      	ldr	r3, [pc, #532]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	4a84      	ldr	r2, [pc, #528]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b47c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b480:	6013      	str	r3, [r2, #0]
 800b482:	e01d      	b.n	800b4c0 <HAL_RCC_OscConfig+0xb0>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	685b      	ldr	r3, [r3, #4]
 800b488:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b48c:	d10c      	bne.n	800b4a8 <HAL_RCC_OscConfig+0x98>
 800b48e:	4b7f      	ldr	r3, [pc, #508]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4a7e      	ldr	r2, [pc, #504]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b498:	6013      	str	r3, [r2, #0]
 800b49a:	4b7c      	ldr	r3, [pc, #496]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	4a7b      	ldr	r2, [pc, #492]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b4a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b4a4:	6013      	str	r3, [r2, #0]
 800b4a6:	e00b      	b.n	800b4c0 <HAL_RCC_OscConfig+0xb0>
 800b4a8:	4b78      	ldr	r3, [pc, #480]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	4a77      	ldr	r2, [pc, #476]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b4ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b4b2:	6013      	str	r3, [r2, #0]
 800b4b4:	4b75      	ldr	r3, [pc, #468]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	4a74      	ldr	r2, [pc, #464]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b4ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b4be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	685b      	ldr	r3, [r3, #4]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d013      	beq.n	800b4f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4c8:	f7fa fdd6 	bl	8006078 <HAL_GetTick>
 800b4cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b4ce:	e008      	b.n	800b4e2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b4d0:	f7fa fdd2 	bl	8006078 <HAL_GetTick>
 800b4d4:	4602      	mov	r2, r0
 800b4d6:	693b      	ldr	r3, [r7, #16]
 800b4d8:	1ad3      	subs	r3, r2, r3
 800b4da:	2b64      	cmp	r3, #100	@ 0x64
 800b4dc:	d901      	bls.n	800b4e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b4de:	2303      	movs	r3, #3
 800b4e0:	e29e      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b4e2:	4b6a      	ldr	r3, [pc, #424]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d0f0      	beq.n	800b4d0 <HAL_RCC_OscConfig+0xc0>
 800b4ee:	e014      	b.n	800b51a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4f0:	f7fa fdc2 	bl	8006078 <HAL_GetTick>
 800b4f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b4f6:	e008      	b.n	800b50a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b4f8:	f7fa fdbe 	bl	8006078 <HAL_GetTick>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	1ad3      	subs	r3, r2, r3
 800b502:	2b64      	cmp	r3, #100	@ 0x64
 800b504:	d901      	bls.n	800b50a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b506:	2303      	movs	r3, #3
 800b508:	e28a      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b50a:	4b60      	ldr	r3, [pc, #384]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1f0      	bne.n	800b4f8 <HAL_RCC_OscConfig+0xe8>
 800b516:	e000      	b.n	800b51a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f003 0302 	and.w	r3, r3, #2
 800b522:	2b00      	cmp	r3, #0
 800b524:	d075      	beq.n	800b612 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b526:	4b59      	ldr	r3, [pc, #356]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b528:	689b      	ldr	r3, [r3, #8]
 800b52a:	f003 030c 	and.w	r3, r3, #12
 800b52e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b530:	4b56      	ldr	r3, [pc, #344]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	f003 0303 	and.w	r3, r3, #3
 800b538:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800b53a:	69bb      	ldr	r3, [r7, #24]
 800b53c:	2b0c      	cmp	r3, #12
 800b53e:	d102      	bne.n	800b546 <HAL_RCC_OscConfig+0x136>
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	2b02      	cmp	r3, #2
 800b544:	d002      	beq.n	800b54c <HAL_RCC_OscConfig+0x13c>
 800b546:	69bb      	ldr	r3, [r7, #24]
 800b548:	2b04      	cmp	r3, #4
 800b54a:	d11f      	bne.n	800b58c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b54c:	4b4f      	ldr	r3, [pc, #316]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b554:	2b00      	cmp	r3, #0
 800b556:	d005      	beq.n	800b564 <HAL_RCC_OscConfig+0x154>
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	68db      	ldr	r3, [r3, #12]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d101      	bne.n	800b564 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800b560:	2301      	movs	r3, #1
 800b562:	e25d      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b564:	4b49      	ldr	r3, [pc, #292]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	691b      	ldr	r3, [r3, #16]
 800b570:	061b      	lsls	r3, r3, #24
 800b572:	4946      	ldr	r1, [pc, #280]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b574:	4313      	orrs	r3, r2
 800b576:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b578:	4b45      	ldr	r3, [pc, #276]	@ (800b690 <HAL_RCC_OscConfig+0x280>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7fa fd2f 	bl	8005fe0 <HAL_InitTick>
 800b582:	4603      	mov	r3, r0
 800b584:	2b00      	cmp	r3, #0
 800b586:	d043      	beq.n	800b610 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800b588:	2301      	movs	r3, #1
 800b58a:	e249      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d023      	beq.n	800b5dc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b594:	4b3d      	ldr	r3, [pc, #244]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	4a3c      	ldr	r2, [pc, #240]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b59a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b59e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5a0:	f7fa fd6a 	bl	8006078 <HAL_GetTick>
 800b5a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b5a6:	e008      	b.n	800b5ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b5a8:	f7fa fd66 	bl	8006078 <HAL_GetTick>
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	693b      	ldr	r3, [r7, #16]
 800b5b0:	1ad3      	subs	r3, r2, r3
 800b5b2:	2b02      	cmp	r3, #2
 800b5b4:	d901      	bls.n	800b5ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b5b6:	2303      	movs	r3, #3
 800b5b8:	e232      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b5ba:	4b34      	ldr	r3, [pc, #208]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d0f0      	beq.n	800b5a8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b5c6:	4b31      	ldr	r3, [pc, #196]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	691b      	ldr	r3, [r3, #16]
 800b5d2:	061b      	lsls	r3, r3, #24
 800b5d4:	492d      	ldr	r1, [pc, #180]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	604b      	str	r3, [r1, #4]
 800b5da:	e01a      	b.n	800b612 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b5dc:	4b2b      	ldr	r3, [pc, #172]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	4a2a      	ldr	r2, [pc, #168]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b5e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5e8:	f7fa fd46 	bl	8006078 <HAL_GetTick>
 800b5ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b5ee:	e008      	b.n	800b602 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b5f0:	f7fa fd42 	bl	8006078 <HAL_GetTick>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	1ad3      	subs	r3, r2, r3
 800b5fa:	2b02      	cmp	r3, #2
 800b5fc:	d901      	bls.n	800b602 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b5fe:	2303      	movs	r3, #3
 800b600:	e20e      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b602:	4b22      	ldr	r3, [pc, #136]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1f0      	bne.n	800b5f0 <HAL_RCC_OscConfig+0x1e0>
 800b60e:	e000      	b.n	800b612 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b610:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f003 0308 	and.w	r3, r3, #8
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d041      	beq.n	800b6a2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	695b      	ldr	r3, [r3, #20]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d01c      	beq.n	800b660 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b626:	4b19      	ldr	r3, [pc, #100]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b628:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b62c:	4a17      	ldr	r2, [pc, #92]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b62e:	f043 0301 	orr.w	r3, r3, #1
 800b632:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b636:	f7fa fd1f 	bl	8006078 <HAL_GetTick>
 800b63a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b63c:	e008      	b.n	800b650 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b63e:	f7fa fd1b 	bl	8006078 <HAL_GetTick>
 800b642:	4602      	mov	r2, r0
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	1ad3      	subs	r3, r2, r3
 800b648:	2b02      	cmp	r3, #2
 800b64a:	d901      	bls.n	800b650 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b64c:	2303      	movs	r3, #3
 800b64e:	e1e7      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b650:	4b0e      	ldr	r3, [pc, #56]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b652:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b656:	f003 0302 	and.w	r3, r3, #2
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d0ef      	beq.n	800b63e <HAL_RCC_OscConfig+0x22e>
 800b65e:	e020      	b.n	800b6a2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b660:	4b0a      	ldr	r3, [pc, #40]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b662:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b666:	4a09      	ldr	r2, [pc, #36]	@ (800b68c <HAL_RCC_OscConfig+0x27c>)
 800b668:	f023 0301 	bic.w	r3, r3, #1
 800b66c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b670:	f7fa fd02 	bl	8006078 <HAL_GetTick>
 800b674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b676:	e00d      	b.n	800b694 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b678:	f7fa fcfe 	bl	8006078 <HAL_GetTick>
 800b67c:	4602      	mov	r2, r0
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	1ad3      	subs	r3, r2, r3
 800b682:	2b02      	cmp	r3, #2
 800b684:	d906      	bls.n	800b694 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b686:	2303      	movs	r3, #3
 800b688:	e1ca      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
 800b68a:	bf00      	nop
 800b68c:	40021000 	.word	0x40021000
 800b690:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b694:	4b8c      	ldr	r3, [pc, #560]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b696:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b69a:	f003 0302 	and.w	r3, r3, #2
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d1ea      	bne.n	800b678 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f003 0304 	and.w	r3, r3, #4
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	f000 80a6 	beq.w	800b7fc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b6b4:	4b84      	ldr	r3, [pc, #528]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b6b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <HAL_RCC_OscConfig+0x2b4>
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	e000      	b.n	800b6c6 <HAL_RCC_OscConfig+0x2b6>
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00d      	beq.n	800b6e6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b6ca:	4b7f      	ldr	r3, [pc, #508]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b6cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6ce:	4a7e      	ldr	r2, [pc, #504]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b6d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b6d4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b6d6:	4b7c      	ldr	r3, [pc, #496]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b6d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b6de:	60fb      	str	r3, [r7, #12]
 800b6e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b6e6:	4b79      	ldr	r3, [pc, #484]	@ (800b8cc <HAL_RCC_OscConfig+0x4bc>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d118      	bne.n	800b724 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b6f2:	4b76      	ldr	r3, [pc, #472]	@ (800b8cc <HAL_RCC_OscConfig+0x4bc>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	4a75      	ldr	r2, [pc, #468]	@ (800b8cc <HAL_RCC_OscConfig+0x4bc>)
 800b6f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b6fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b6fe:	f7fa fcbb 	bl	8006078 <HAL_GetTick>
 800b702:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b704:	e008      	b.n	800b718 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b706:	f7fa fcb7 	bl	8006078 <HAL_GetTick>
 800b70a:	4602      	mov	r2, r0
 800b70c:	693b      	ldr	r3, [r7, #16]
 800b70e:	1ad3      	subs	r3, r2, r3
 800b710:	2b02      	cmp	r3, #2
 800b712:	d901      	bls.n	800b718 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b714:	2303      	movs	r3, #3
 800b716:	e183      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b718:	4b6c      	ldr	r3, [pc, #432]	@ (800b8cc <HAL_RCC_OscConfig+0x4bc>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b720:	2b00      	cmp	r3, #0
 800b722:	d0f0      	beq.n	800b706 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	689b      	ldr	r3, [r3, #8]
 800b728:	2b01      	cmp	r3, #1
 800b72a:	d108      	bne.n	800b73e <HAL_RCC_OscConfig+0x32e>
 800b72c:	4b66      	ldr	r3, [pc, #408]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b72e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b732:	4a65      	ldr	r2, [pc, #404]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b734:	f043 0301 	orr.w	r3, r3, #1
 800b738:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b73c:	e024      	b.n	800b788 <HAL_RCC_OscConfig+0x378>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	2b05      	cmp	r3, #5
 800b744:	d110      	bne.n	800b768 <HAL_RCC_OscConfig+0x358>
 800b746:	4b60      	ldr	r3, [pc, #384]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b74c:	4a5e      	ldr	r2, [pc, #376]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b74e:	f043 0304 	orr.w	r3, r3, #4
 800b752:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b756:	4b5c      	ldr	r3, [pc, #368]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b758:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b75c:	4a5a      	ldr	r2, [pc, #360]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b75e:	f043 0301 	orr.w	r3, r3, #1
 800b762:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b766:	e00f      	b.n	800b788 <HAL_RCC_OscConfig+0x378>
 800b768:	4b57      	ldr	r3, [pc, #348]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b76e:	4a56      	ldr	r2, [pc, #344]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b770:	f023 0301 	bic.w	r3, r3, #1
 800b774:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800b778:	4b53      	ldr	r3, [pc, #332]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b77a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b77e:	4a52      	ldr	r2, [pc, #328]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b780:	f023 0304 	bic.w	r3, r3, #4
 800b784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	689b      	ldr	r3, [r3, #8]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d016      	beq.n	800b7be <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b790:	f7fa fc72 	bl	8006078 <HAL_GetTick>
 800b794:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b796:	e00a      	b.n	800b7ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b798:	f7fa fc6e 	bl	8006078 <HAL_GetTick>
 800b79c:	4602      	mov	r2, r0
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	1ad3      	subs	r3, r2, r3
 800b7a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d901      	bls.n	800b7ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b7aa:	2303      	movs	r3, #3
 800b7ac:	e138      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b7ae:	4b46      	ldr	r3, [pc, #280]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b7b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7b4:	f003 0302 	and.w	r3, r3, #2
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d0ed      	beq.n	800b798 <HAL_RCC_OscConfig+0x388>
 800b7bc:	e015      	b.n	800b7ea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7be:	f7fa fc5b 	bl	8006078 <HAL_GetTick>
 800b7c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b7c4:	e00a      	b.n	800b7dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b7c6:	f7fa fc57 	bl	8006078 <HAL_GetTick>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	1ad3      	subs	r3, r2, r3
 800b7d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	d901      	bls.n	800b7dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	e121      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b7dc:	4b3a      	ldr	r3, [pc, #232]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b7de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7e2:	f003 0302 	and.w	r3, r3, #2
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d1ed      	bne.n	800b7c6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b7ea:	7ffb      	ldrb	r3, [r7, #31]
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d105      	bne.n	800b7fc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b7f0:	4b35      	ldr	r3, [pc, #212]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b7f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7f4:	4a34      	ldr	r2, [pc, #208]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b7f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f003 0320 	and.w	r3, r3, #32
 800b804:	2b00      	cmp	r3, #0
 800b806:	d03c      	beq.n	800b882 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	699b      	ldr	r3, [r3, #24]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d01c      	beq.n	800b84a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b810:	4b2d      	ldr	r3, [pc, #180]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b812:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b816:	4a2c      	ldr	r2, [pc, #176]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b818:	f043 0301 	orr.w	r3, r3, #1
 800b81c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b820:	f7fa fc2a 	bl	8006078 <HAL_GetTick>
 800b824:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b826:	e008      	b.n	800b83a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b828:	f7fa fc26 	bl	8006078 <HAL_GetTick>
 800b82c:	4602      	mov	r2, r0
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	1ad3      	subs	r3, r2, r3
 800b832:	2b02      	cmp	r3, #2
 800b834:	d901      	bls.n	800b83a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b836:	2303      	movs	r3, #3
 800b838:	e0f2      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b83a:	4b23      	ldr	r3, [pc, #140]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b83c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b840:	f003 0302 	and.w	r3, r3, #2
 800b844:	2b00      	cmp	r3, #0
 800b846:	d0ef      	beq.n	800b828 <HAL_RCC_OscConfig+0x418>
 800b848:	e01b      	b.n	800b882 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b84a:	4b1f      	ldr	r3, [pc, #124]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b84c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b850:	4a1d      	ldr	r2, [pc, #116]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b852:	f023 0301 	bic.w	r3, r3, #1
 800b856:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b85a:	f7fa fc0d 	bl	8006078 <HAL_GetTick>
 800b85e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b860:	e008      	b.n	800b874 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b862:	f7fa fc09 	bl	8006078 <HAL_GetTick>
 800b866:	4602      	mov	r2, r0
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	1ad3      	subs	r3, r2, r3
 800b86c:	2b02      	cmp	r3, #2
 800b86e:	d901      	bls.n	800b874 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b870:	2303      	movs	r3, #3
 800b872:	e0d5      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b874:	4b14      	ldr	r3, [pc, #80]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b876:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b87a:	f003 0302 	and.w	r3, r3, #2
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d1ef      	bne.n	800b862 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	69db      	ldr	r3, [r3, #28]
 800b886:	2b00      	cmp	r3, #0
 800b888:	f000 80c9 	beq.w	800ba1e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b88c:	4b0e      	ldr	r3, [pc, #56]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	f003 030c 	and.w	r3, r3, #12
 800b894:	2b0c      	cmp	r3, #12
 800b896:	f000 8083 	beq.w	800b9a0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	69db      	ldr	r3, [r3, #28]
 800b89e:	2b02      	cmp	r3, #2
 800b8a0:	d15e      	bne.n	800b960 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b8a2:	4b09      	ldr	r3, [pc, #36]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	4a08      	ldr	r2, [pc, #32]	@ (800b8c8 <HAL_RCC_OscConfig+0x4b8>)
 800b8a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b8ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8ae:	f7fa fbe3 	bl	8006078 <HAL_GetTick>
 800b8b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b8b4:	e00c      	b.n	800b8d0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b8b6:	f7fa fbdf 	bl	8006078 <HAL_GetTick>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	693b      	ldr	r3, [r7, #16]
 800b8be:	1ad3      	subs	r3, r2, r3
 800b8c0:	2b02      	cmp	r3, #2
 800b8c2:	d905      	bls.n	800b8d0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800b8c4:	2303      	movs	r3, #3
 800b8c6:	e0ab      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
 800b8c8:	40021000 	.word	0x40021000
 800b8cc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b8d0:	4b55      	ldr	r3, [pc, #340]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d1ec      	bne.n	800b8b6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b8dc:	4b52      	ldr	r3, [pc, #328]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b8de:	68da      	ldr	r2, [r3, #12]
 800b8e0:	4b52      	ldr	r3, [pc, #328]	@ (800ba2c <HAL_RCC_OscConfig+0x61c>)
 800b8e2:	4013      	ands	r3, r2
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	6a11      	ldr	r1, [r2, #32]
 800b8e8:	687a      	ldr	r2, [r7, #4]
 800b8ea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b8ec:	3a01      	subs	r2, #1
 800b8ee:	0112      	lsls	r2, r2, #4
 800b8f0:	4311      	orrs	r1, r2
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800b8f6:	0212      	lsls	r2, r2, #8
 800b8f8:	4311      	orrs	r1, r2
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b8fe:	0852      	lsrs	r2, r2, #1
 800b900:	3a01      	subs	r2, #1
 800b902:	0552      	lsls	r2, r2, #21
 800b904:	4311      	orrs	r1, r2
 800b906:	687a      	ldr	r2, [r7, #4]
 800b908:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b90a:	0852      	lsrs	r2, r2, #1
 800b90c:	3a01      	subs	r2, #1
 800b90e:	0652      	lsls	r2, r2, #25
 800b910:	4311      	orrs	r1, r2
 800b912:	687a      	ldr	r2, [r7, #4]
 800b914:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b916:	06d2      	lsls	r2, r2, #27
 800b918:	430a      	orrs	r2, r1
 800b91a:	4943      	ldr	r1, [pc, #268]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b91c:	4313      	orrs	r3, r2
 800b91e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b920:	4b41      	ldr	r3, [pc, #260]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	4a40      	ldr	r2, [pc, #256]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b926:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b92a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b92c:	4b3e      	ldr	r3, [pc, #248]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b92e:	68db      	ldr	r3, [r3, #12]
 800b930:	4a3d      	ldr	r2, [pc, #244]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b936:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b938:	f7fa fb9e 	bl	8006078 <HAL_GetTick>
 800b93c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b93e:	e008      	b.n	800b952 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b940:	f7fa fb9a 	bl	8006078 <HAL_GetTick>
 800b944:	4602      	mov	r2, r0
 800b946:	693b      	ldr	r3, [r7, #16]
 800b948:	1ad3      	subs	r3, r2, r3
 800b94a:	2b02      	cmp	r3, #2
 800b94c:	d901      	bls.n	800b952 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800b94e:	2303      	movs	r3, #3
 800b950:	e066      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b952:	4b35      	ldr	r3, [pc, #212]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d0f0      	beq.n	800b940 <HAL_RCC_OscConfig+0x530>
 800b95e:	e05e      	b.n	800ba1e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b960:	4b31      	ldr	r3, [pc, #196]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4a30      	ldr	r2, [pc, #192]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b966:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b96a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b96c:	f7fa fb84 	bl	8006078 <HAL_GetTick>
 800b970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b972:	e008      	b.n	800b986 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b974:	f7fa fb80 	bl	8006078 <HAL_GetTick>
 800b978:	4602      	mov	r2, r0
 800b97a:	693b      	ldr	r3, [r7, #16]
 800b97c:	1ad3      	subs	r3, r2, r3
 800b97e:	2b02      	cmp	r3, #2
 800b980:	d901      	bls.n	800b986 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800b982:	2303      	movs	r3, #3
 800b984:	e04c      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b986:	4b28      	ldr	r3, [pc, #160]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1f0      	bne.n	800b974 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b992:	4b25      	ldr	r3, [pc, #148]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b994:	68da      	ldr	r2, [r3, #12]
 800b996:	4924      	ldr	r1, [pc, #144]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b998:	4b25      	ldr	r3, [pc, #148]	@ (800ba30 <HAL_RCC_OscConfig+0x620>)
 800b99a:	4013      	ands	r3, r2
 800b99c:	60cb      	str	r3, [r1, #12]
 800b99e:	e03e      	b.n	800ba1e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	69db      	ldr	r3, [r3, #28]
 800b9a4:	2b01      	cmp	r3, #1
 800b9a6:	d101      	bne.n	800b9ac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	e039      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b9ac:	4b1e      	ldr	r3, [pc, #120]	@ (800ba28 <HAL_RCC_OscConfig+0x618>)
 800b9ae:	68db      	ldr	r3, [r3, #12]
 800b9b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b9b2:	697b      	ldr	r3, [r7, #20]
 800b9b4:	f003 0203 	and.w	r2, r3, #3
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6a1b      	ldr	r3, [r3, #32]
 800b9bc:	429a      	cmp	r2, r3
 800b9be:	d12c      	bne.n	800ba1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b9c0:	697b      	ldr	r3, [r7, #20]
 800b9c2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9ca:	3b01      	subs	r3, #1
 800b9cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d123      	bne.n	800ba1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b9d2:	697b      	ldr	r3, [r7, #20]
 800b9d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	d11b      	bne.n	800ba1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b9ee:	429a      	cmp	r2, r3
 800b9f0:	d113      	bne.n	800ba1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9fc:	085b      	lsrs	r3, r3, #1
 800b9fe:	3b01      	subs	r3, #1
 800ba00:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d109      	bne.n	800ba1a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba10:	085b      	lsrs	r3, r3, #1
 800ba12:	3b01      	subs	r3, #1
 800ba14:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d001      	beq.n	800ba1e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	e000      	b.n	800ba20 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800ba1e:	2300      	movs	r3, #0
}
 800ba20:	4618      	mov	r0, r3
 800ba22:	3720      	adds	r7, #32
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}
 800ba28:	40021000 	.word	0x40021000
 800ba2c:	019f800c 	.word	0x019f800c
 800ba30:	feeefffc 	.word	0xfeeefffc

0800ba34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b086      	sub	sp, #24
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
 800ba3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ba3e:	2300      	movs	r3, #0
 800ba40:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d101      	bne.n	800ba4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	e11e      	b.n	800bc8a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ba4c:	4b91      	ldr	r3, [pc, #580]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f003 030f 	and.w	r3, r3, #15
 800ba54:	683a      	ldr	r2, [r7, #0]
 800ba56:	429a      	cmp	r2, r3
 800ba58:	d910      	bls.n	800ba7c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ba5a:	4b8e      	ldr	r3, [pc, #568]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f023 020f 	bic.w	r2, r3, #15
 800ba62:	498c      	ldr	r1, [pc, #560]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	4313      	orrs	r3, r2
 800ba68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ba6a:	4b8a      	ldr	r3, [pc, #552]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	f003 030f 	and.w	r3, r3, #15
 800ba72:	683a      	ldr	r2, [r7, #0]
 800ba74:	429a      	cmp	r2, r3
 800ba76:	d001      	beq.n	800ba7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e106      	b.n	800bc8a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f003 0301 	and.w	r3, r3, #1
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d073      	beq.n	800bb70 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	685b      	ldr	r3, [r3, #4]
 800ba8c:	2b03      	cmp	r3, #3
 800ba8e:	d129      	bne.n	800bae4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba90:	4b81      	ldr	r3, [pc, #516]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d101      	bne.n	800baa0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e0f4      	b.n	800bc8a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800baa0:	f000 f99e 	bl	800bde0 <RCC_GetSysClockFreqFromPLLSource>
 800baa4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	4a7c      	ldr	r2, [pc, #496]	@ (800bc9c <HAL_RCC_ClockConfig+0x268>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d93f      	bls.n	800bb2e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800baae:	4b7a      	ldr	r3, [pc, #488]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d009      	beq.n	800bace <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d033      	beq.n	800bb2e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d12f      	bne.n	800bb2e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bace:	4b72      	ldr	r3, [pc, #456]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bad0:	689b      	ldr	r3, [r3, #8]
 800bad2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bad6:	4a70      	ldr	r2, [pc, #448]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800badc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800bade:	2380      	movs	r3, #128	@ 0x80
 800bae0:	617b      	str	r3, [r7, #20]
 800bae2:	e024      	b.n	800bb2e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	685b      	ldr	r3, [r3, #4]
 800bae8:	2b02      	cmp	r3, #2
 800baea:	d107      	bne.n	800bafc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800baec:	4b6a      	ldr	r3, [pc, #424]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d109      	bne.n	800bb0c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800baf8:	2301      	movs	r3, #1
 800bafa:	e0c6      	b.n	800bc8a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bafc:	4b66      	ldr	r3, [pc, #408]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d101      	bne.n	800bb0c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	e0be      	b.n	800bc8a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800bb0c:	f000 f8ce 	bl	800bcac <HAL_RCC_GetSysClockFreq>
 800bb10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	4a61      	ldr	r2, [pc, #388]	@ (800bc9c <HAL_RCC_ClockConfig+0x268>)
 800bb16:	4293      	cmp	r3, r2
 800bb18:	d909      	bls.n	800bb2e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800bb1a:	4b5f      	ldr	r3, [pc, #380]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bb1c:	689b      	ldr	r3, [r3, #8]
 800bb1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bb22:	4a5d      	ldr	r2, [pc, #372]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bb24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb28:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800bb2a:	2380      	movs	r3, #128	@ 0x80
 800bb2c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bb2e:	4b5a      	ldr	r3, [pc, #360]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bb30:	689b      	ldr	r3, [r3, #8]
 800bb32:	f023 0203 	bic.w	r2, r3, #3
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	4957      	ldr	r1, [pc, #348]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bb3c:	4313      	orrs	r3, r2
 800bb3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb40:	f7fa fa9a 	bl	8006078 <HAL_GetTick>
 800bb44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb46:	e00a      	b.n	800bb5e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb48:	f7fa fa96 	bl	8006078 <HAL_GetTick>
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	1ad3      	subs	r3, r2, r3
 800bb52:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d901      	bls.n	800bb5e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800bb5a:	2303      	movs	r3, #3
 800bb5c:	e095      	b.n	800bc8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb5e:	4b4e      	ldr	r3, [pc, #312]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bb60:	689b      	ldr	r3, [r3, #8]
 800bb62:	f003 020c 	and.w	r2, r3, #12
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	009b      	lsls	r3, r3, #2
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	d1eb      	bne.n	800bb48 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f003 0302 	and.w	r3, r3, #2
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d023      	beq.n	800bbc4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f003 0304 	and.w	r3, r3, #4
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d005      	beq.n	800bb94 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bb88:	4b43      	ldr	r3, [pc, #268]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bb8a:	689b      	ldr	r3, [r3, #8]
 800bb8c:	4a42      	ldr	r2, [pc, #264]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bb8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bb92:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	f003 0308 	and.w	r3, r3, #8
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d007      	beq.n	800bbb0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800bba0:	4b3d      	ldr	r3, [pc, #244]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bba8:	4a3b      	ldr	r2, [pc, #236]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bbaa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800bbae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bbb0:	4b39      	ldr	r3, [pc, #228]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bbb2:	689b      	ldr	r3, [r3, #8]
 800bbb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	689b      	ldr	r3, [r3, #8]
 800bbbc:	4936      	ldr	r1, [pc, #216]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bbbe:	4313      	orrs	r3, r2
 800bbc0:	608b      	str	r3, [r1, #8]
 800bbc2:	e008      	b.n	800bbd6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	2b80      	cmp	r3, #128	@ 0x80
 800bbc8:	d105      	bne.n	800bbd6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800bbca:	4b33      	ldr	r3, [pc, #204]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bbcc:	689b      	ldr	r3, [r3, #8]
 800bbce:	4a32      	ldr	r2, [pc, #200]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bbd0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bbd4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800bbd6:	4b2f      	ldr	r3, [pc, #188]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f003 030f 	and.w	r3, r3, #15
 800bbde:	683a      	ldr	r2, [r7, #0]
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d21d      	bcs.n	800bc20 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bbe4:	4b2b      	ldr	r3, [pc, #172]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f023 020f 	bic.w	r2, r3, #15
 800bbec:	4929      	ldr	r1, [pc, #164]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	4313      	orrs	r3, r2
 800bbf2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800bbf4:	f7fa fa40 	bl	8006078 <HAL_GetTick>
 800bbf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bbfa:	e00a      	b.n	800bc12 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bbfc:	f7fa fa3c 	bl	8006078 <HAL_GetTick>
 800bc00:	4602      	mov	r2, r0
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	1ad3      	subs	r3, r2, r3
 800bc06:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d901      	bls.n	800bc12 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800bc0e:	2303      	movs	r3, #3
 800bc10:	e03b      	b.n	800bc8a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bc12:	4b20      	ldr	r3, [pc, #128]	@ (800bc94 <HAL_RCC_ClockConfig+0x260>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f003 030f 	and.w	r3, r3, #15
 800bc1a:	683a      	ldr	r2, [r7, #0]
 800bc1c:	429a      	cmp	r2, r3
 800bc1e:	d1ed      	bne.n	800bbfc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	f003 0304 	and.w	r3, r3, #4
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d008      	beq.n	800bc3e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bc2c:	4b1a      	ldr	r3, [pc, #104]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bc2e:	689b      	ldr	r3, [r3, #8]
 800bc30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	68db      	ldr	r3, [r3, #12]
 800bc38:	4917      	ldr	r1, [pc, #92]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	f003 0308 	and.w	r3, r3, #8
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d009      	beq.n	800bc5e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bc4a:	4b13      	ldr	r3, [pc, #76]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bc4c:	689b      	ldr	r3, [r3, #8]
 800bc4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	691b      	ldr	r3, [r3, #16]
 800bc56:	00db      	lsls	r3, r3, #3
 800bc58:	490f      	ldr	r1, [pc, #60]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bc5e:	f000 f825 	bl	800bcac <HAL_RCC_GetSysClockFreq>
 800bc62:	4602      	mov	r2, r0
 800bc64:	4b0c      	ldr	r3, [pc, #48]	@ (800bc98 <HAL_RCC_ClockConfig+0x264>)
 800bc66:	689b      	ldr	r3, [r3, #8]
 800bc68:	091b      	lsrs	r3, r3, #4
 800bc6a:	f003 030f 	and.w	r3, r3, #15
 800bc6e:	490c      	ldr	r1, [pc, #48]	@ (800bca0 <HAL_RCC_ClockConfig+0x26c>)
 800bc70:	5ccb      	ldrb	r3, [r1, r3]
 800bc72:	f003 031f 	and.w	r3, r3, #31
 800bc76:	fa22 f303 	lsr.w	r3, r2, r3
 800bc7a:	4a0a      	ldr	r2, [pc, #40]	@ (800bca4 <HAL_RCC_ClockConfig+0x270>)
 800bc7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800bc7e:	4b0a      	ldr	r3, [pc, #40]	@ (800bca8 <HAL_RCC_ClockConfig+0x274>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	4618      	mov	r0, r3
 800bc84:	f7fa f9ac 	bl	8005fe0 <HAL_InitTick>
 800bc88:	4603      	mov	r3, r0
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3718      	adds	r7, #24
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	40022000 	.word	0x40022000
 800bc98:	40021000 	.word	0x40021000
 800bc9c:	04c4b400 	.word	0x04c4b400
 800bca0:	08016920 	.word	0x08016920
 800bca4:	20000004 	.word	0x20000004
 800bca8:	20000008 	.word	0x20000008

0800bcac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bcac:	b480      	push	{r7}
 800bcae:	b087      	sub	sp, #28
 800bcb0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800bcb2:	4b2c      	ldr	r3, [pc, #176]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bcb4:	689b      	ldr	r3, [r3, #8]
 800bcb6:	f003 030c 	and.w	r3, r3, #12
 800bcba:	2b04      	cmp	r3, #4
 800bcbc:	d102      	bne.n	800bcc4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bcbe:	4b2a      	ldr	r3, [pc, #168]	@ (800bd68 <HAL_RCC_GetSysClockFreq+0xbc>)
 800bcc0:	613b      	str	r3, [r7, #16]
 800bcc2:	e047      	b.n	800bd54 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800bcc4:	4b27      	ldr	r3, [pc, #156]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bcc6:	689b      	ldr	r3, [r3, #8]
 800bcc8:	f003 030c 	and.w	r3, r3, #12
 800bccc:	2b08      	cmp	r3, #8
 800bcce:	d102      	bne.n	800bcd6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bcd0:	4b26      	ldr	r3, [pc, #152]	@ (800bd6c <HAL_RCC_GetSysClockFreq+0xc0>)
 800bcd2:	613b      	str	r3, [r7, #16]
 800bcd4:	e03e      	b.n	800bd54 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800bcd6:	4b23      	ldr	r3, [pc, #140]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bcd8:	689b      	ldr	r3, [r3, #8]
 800bcda:	f003 030c 	and.w	r3, r3, #12
 800bcde:	2b0c      	cmp	r3, #12
 800bce0:	d136      	bne.n	800bd50 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bce2:	4b20      	ldr	r3, [pc, #128]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bce4:	68db      	ldr	r3, [r3, #12]
 800bce6:	f003 0303 	and.w	r3, r3, #3
 800bcea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bcec:	4b1d      	ldr	r3, [pc, #116]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bcee:	68db      	ldr	r3, [r3, #12]
 800bcf0:	091b      	lsrs	r3, r3, #4
 800bcf2:	f003 030f 	and.w	r3, r3, #15
 800bcf6:	3301      	adds	r3, #1
 800bcf8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2b03      	cmp	r3, #3
 800bcfe:	d10c      	bne.n	800bd1a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bd00:	4a1a      	ldr	r2, [pc, #104]	@ (800bd6c <HAL_RCC_GetSysClockFreq+0xc0>)
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd08:	4a16      	ldr	r2, [pc, #88]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bd0a:	68d2      	ldr	r2, [r2, #12]
 800bd0c:	0a12      	lsrs	r2, r2, #8
 800bd0e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bd12:	fb02 f303 	mul.w	r3, r2, r3
 800bd16:	617b      	str	r3, [r7, #20]
      break;
 800bd18:	e00c      	b.n	800bd34 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800bd1a:	4a13      	ldr	r2, [pc, #76]	@ (800bd68 <HAL_RCC_GetSysClockFreq+0xbc>)
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd22:	4a10      	ldr	r2, [pc, #64]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bd24:	68d2      	ldr	r2, [r2, #12]
 800bd26:	0a12      	lsrs	r2, r2, #8
 800bd28:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bd2c:	fb02 f303 	mul.w	r3, r2, r3
 800bd30:	617b      	str	r3, [r7, #20]
      break;
 800bd32:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bd34:	4b0b      	ldr	r3, [pc, #44]	@ (800bd64 <HAL_RCC_GetSysClockFreq+0xb8>)
 800bd36:	68db      	ldr	r3, [r3, #12]
 800bd38:	0e5b      	lsrs	r3, r3, #25
 800bd3a:	f003 0303 	and.w	r3, r3, #3
 800bd3e:	3301      	adds	r3, #1
 800bd40:	005b      	lsls	r3, r3, #1
 800bd42:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800bd44:	697a      	ldr	r2, [r7, #20]
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd4c:	613b      	str	r3, [r7, #16]
 800bd4e:	e001      	b.n	800bd54 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800bd50:	2300      	movs	r3, #0
 800bd52:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800bd54:	693b      	ldr	r3, [r7, #16]
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	371c      	adds	r7, #28
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr
 800bd62:	bf00      	nop
 800bd64:	40021000 	.word	0x40021000
 800bd68:	00f42400 	.word	0x00f42400
 800bd6c:	007a1200 	.word	0x007a1200

0800bd70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bd70:	b480      	push	{r7}
 800bd72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bd74:	4b03      	ldr	r3, [pc, #12]	@ (800bd84 <HAL_RCC_GetHCLKFreq+0x14>)
 800bd76:	681b      	ldr	r3, [r3, #0]
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd80:	4770      	bx	lr
 800bd82:	bf00      	nop
 800bd84:	20000004 	.word	0x20000004

0800bd88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800bd8c:	f7ff fff0 	bl	800bd70 <HAL_RCC_GetHCLKFreq>
 800bd90:	4602      	mov	r2, r0
 800bd92:	4b06      	ldr	r3, [pc, #24]	@ (800bdac <HAL_RCC_GetPCLK1Freq+0x24>)
 800bd94:	689b      	ldr	r3, [r3, #8]
 800bd96:	0a1b      	lsrs	r3, r3, #8
 800bd98:	f003 0307 	and.w	r3, r3, #7
 800bd9c:	4904      	ldr	r1, [pc, #16]	@ (800bdb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bd9e:	5ccb      	ldrb	r3, [r1, r3]
 800bda0:	f003 031f 	and.w	r3, r3, #31
 800bda4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bda8:	4618      	mov	r0, r3
 800bdaa:	bd80      	pop	{r7, pc}
 800bdac:	40021000 	.word	0x40021000
 800bdb0:	08016930 	.word	0x08016930

0800bdb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800bdb8:	f7ff ffda 	bl	800bd70 <HAL_RCC_GetHCLKFreq>
 800bdbc:	4602      	mov	r2, r0
 800bdbe:	4b06      	ldr	r3, [pc, #24]	@ (800bdd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bdc0:	689b      	ldr	r3, [r3, #8]
 800bdc2:	0adb      	lsrs	r3, r3, #11
 800bdc4:	f003 0307 	and.w	r3, r3, #7
 800bdc8:	4904      	ldr	r1, [pc, #16]	@ (800bddc <HAL_RCC_GetPCLK2Freq+0x28>)
 800bdca:	5ccb      	ldrb	r3, [r1, r3]
 800bdcc:	f003 031f 	and.w	r3, r3, #31
 800bdd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	bd80      	pop	{r7, pc}
 800bdd8:	40021000 	.word	0x40021000
 800bddc:	08016930 	.word	0x08016930

0800bde0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b087      	sub	sp, #28
 800bde4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bde6:	4b1e      	ldr	r3, [pc, #120]	@ (800be60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bde8:	68db      	ldr	r3, [r3, #12]
 800bdea:	f003 0303 	and.w	r3, r3, #3
 800bdee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bdf0:	4b1b      	ldr	r3, [pc, #108]	@ (800be60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800bdf2:	68db      	ldr	r3, [r3, #12]
 800bdf4:	091b      	lsrs	r3, r3, #4
 800bdf6:	f003 030f 	and.w	r3, r3, #15
 800bdfa:	3301      	adds	r3, #1
 800bdfc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	2b03      	cmp	r3, #3
 800be02:	d10c      	bne.n	800be1e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800be04:	4a17      	ldr	r2, [pc, #92]	@ (800be64 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	fbb2 f3f3 	udiv	r3, r2, r3
 800be0c:	4a14      	ldr	r2, [pc, #80]	@ (800be60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800be0e:	68d2      	ldr	r2, [r2, #12]
 800be10:	0a12      	lsrs	r2, r2, #8
 800be12:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800be16:	fb02 f303 	mul.w	r3, r2, r3
 800be1a:	617b      	str	r3, [r7, #20]
    break;
 800be1c:	e00c      	b.n	800be38 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800be1e:	4a12      	ldr	r2, [pc, #72]	@ (800be68 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	fbb2 f3f3 	udiv	r3, r2, r3
 800be26:	4a0e      	ldr	r2, [pc, #56]	@ (800be60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800be28:	68d2      	ldr	r2, [r2, #12]
 800be2a:	0a12      	lsrs	r2, r2, #8
 800be2c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800be30:	fb02 f303 	mul.w	r3, r2, r3
 800be34:	617b      	str	r3, [r7, #20]
    break;
 800be36:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800be38:	4b09      	ldr	r3, [pc, #36]	@ (800be60 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800be3a:	68db      	ldr	r3, [r3, #12]
 800be3c:	0e5b      	lsrs	r3, r3, #25
 800be3e:	f003 0303 	and.w	r3, r3, #3
 800be42:	3301      	adds	r3, #1
 800be44:	005b      	lsls	r3, r3, #1
 800be46:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800be48:	697a      	ldr	r2, [r7, #20]
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800be50:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800be52:	687b      	ldr	r3, [r7, #4]
}
 800be54:	4618      	mov	r0, r3
 800be56:	371c      	adds	r7, #28
 800be58:	46bd      	mov	sp, r7
 800be5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5e:	4770      	bx	lr
 800be60:	40021000 	.word	0x40021000
 800be64:	007a1200 	.word	0x007a1200
 800be68:	00f42400 	.word	0x00f42400

0800be6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b086      	sub	sp, #24
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800be74:	2300      	movs	r3, #0
 800be76:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800be78:	2300      	movs	r3, #0
 800be7a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800be84:	2b00      	cmp	r3, #0
 800be86:	f000 8098 	beq.w	800bfba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800be8a:	2300      	movs	r3, #0
 800be8c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800be8e:	4b43      	ldr	r3, [pc, #268]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800be96:	2b00      	cmp	r3, #0
 800be98:	d10d      	bne.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800be9a:	4b40      	ldr	r3, [pc, #256]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800be9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be9e:	4a3f      	ldr	r2, [pc, #252]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bea4:	6593      	str	r3, [r2, #88]	@ 0x58
 800bea6:	4b3d      	ldr	r3, [pc, #244]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800beaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800beae:	60bb      	str	r3, [r7, #8]
 800beb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800beb2:	2301      	movs	r3, #1
 800beb4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800beb6:	4b3a      	ldr	r3, [pc, #232]	@ (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	4a39      	ldr	r2, [pc, #228]	@ (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bebc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bec0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bec2:	f7fa f8d9 	bl	8006078 <HAL_GetTick>
 800bec6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bec8:	e009      	b.n	800bede <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800beca:	f7fa f8d5 	bl	8006078 <HAL_GetTick>
 800bece:	4602      	mov	r2, r0
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	1ad3      	subs	r3, r2, r3
 800bed4:	2b02      	cmp	r3, #2
 800bed6:	d902      	bls.n	800bede <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800bed8:	2303      	movs	r3, #3
 800beda:	74fb      	strb	r3, [r7, #19]
        break;
 800bedc:	e005      	b.n	800beea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bede:	4b30      	ldr	r3, [pc, #192]	@ (800bfa0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d0ef      	beq.n	800beca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800beea:	7cfb      	ldrb	r3, [r7, #19]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d159      	bne.n	800bfa4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bef0:	4b2a      	ldr	r3, [pc, #168]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800befa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d01e      	beq.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf06:	697a      	ldr	r2, [r7, #20]
 800bf08:	429a      	cmp	r2, r3
 800bf0a:	d019      	beq.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bf0c:	4b23      	ldr	r3, [pc, #140]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bf16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bf18:	4b20      	ldr	r3, [pc, #128]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf1e:	4a1f      	ldr	r2, [pc, #124]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bf24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bf28:	4b1c      	ldr	r3, [pc, #112]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf2e:	4a1b      	ldr	r2, [pc, #108]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bf34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bf38:	4a18      	ldr	r2, [pc, #96]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf3a:	697b      	ldr	r3, [r7, #20]
 800bf3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bf40:	697b      	ldr	r3, [r7, #20]
 800bf42:	f003 0301 	and.w	r3, r3, #1
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d016      	beq.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf4a:	f7fa f895 	bl	8006078 <HAL_GetTick>
 800bf4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bf50:	e00b      	b.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bf52:	f7fa f891 	bl	8006078 <HAL_GetTick>
 800bf56:	4602      	mov	r2, r0
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	1ad3      	subs	r3, r2, r3
 800bf5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d902      	bls.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800bf64:	2303      	movs	r3, #3
 800bf66:	74fb      	strb	r3, [r7, #19]
            break;
 800bf68:	e006      	b.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bf6a:	4b0c      	ldr	r3, [pc, #48]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf70:	f003 0302 	and.w	r3, r3, #2
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d0ec      	beq.n	800bf52 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800bf78:	7cfb      	ldrb	r3, [r7, #19]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d10b      	bne.n	800bf96 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bf7e:	4b07      	ldr	r3, [pc, #28]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf8c:	4903      	ldr	r1, [pc, #12]	@ (800bf9c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800bf8e:	4313      	orrs	r3, r2
 800bf90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800bf94:	e008      	b.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bf96:	7cfb      	ldrb	r3, [r7, #19]
 800bf98:	74bb      	strb	r3, [r7, #18]
 800bf9a:	e005      	b.n	800bfa8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800bf9c:	40021000 	.word	0x40021000
 800bfa0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfa4:	7cfb      	ldrb	r3, [r7, #19]
 800bfa6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bfa8:	7c7b      	ldrb	r3, [r7, #17]
 800bfaa:	2b01      	cmp	r3, #1
 800bfac:	d105      	bne.n	800bfba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bfae:	4ba6      	ldr	r3, [pc, #664]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bfb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfb2:	4aa5      	ldr	r2, [pc, #660]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bfb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bfb8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	f003 0301 	and.w	r3, r3, #1
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d00a      	beq.n	800bfdc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bfc6:	4ba0      	ldr	r3, [pc, #640]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bfc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfcc:	f023 0203 	bic.w	r2, r3, #3
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	499c      	ldr	r1, [pc, #624]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	f003 0302 	and.w	r3, r3, #2
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d00a      	beq.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bfe8:	4b97      	ldr	r3, [pc, #604]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bfea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfee:	f023 020c 	bic.w	r2, r3, #12
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	689b      	ldr	r3, [r3, #8]
 800bff6:	4994      	ldr	r1, [pc, #592]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800bff8:	4313      	orrs	r3, r2
 800bffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f003 0304 	and.w	r3, r3, #4
 800c006:	2b00      	cmp	r3, #0
 800c008:	d00a      	beq.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c00a:	4b8f      	ldr	r3, [pc, #572]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c00c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c010:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	68db      	ldr	r3, [r3, #12]
 800c018:	498b      	ldr	r1, [pc, #556]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c01a:	4313      	orrs	r3, r2
 800c01c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f003 0308 	and.w	r3, r3, #8
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d00a      	beq.n	800c042 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c02c:	4b86      	ldr	r3, [pc, #536]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c02e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c032:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	691b      	ldr	r3, [r3, #16]
 800c03a:	4983      	ldr	r1, [pc, #524]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c03c:	4313      	orrs	r3, r2
 800c03e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f003 0320 	and.w	r3, r3, #32
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d00a      	beq.n	800c064 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c04e:	4b7e      	ldr	r3, [pc, #504]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c054:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	695b      	ldr	r3, [r3, #20]
 800c05c:	497a      	ldr	r1, [pc, #488]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c05e:	4313      	orrs	r3, r2
 800c060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d00a      	beq.n	800c086 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c070:	4b75      	ldr	r3, [pc, #468]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c076:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	699b      	ldr	r3, [r3, #24]
 800c07e:	4972      	ldr	r1, [pc, #456]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c080:	4313      	orrs	r3, r2
 800c082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d00a      	beq.n	800c0a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c092:	4b6d      	ldr	r3, [pc, #436]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c098:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	69db      	ldr	r3, [r3, #28]
 800c0a0:	4969      	ldr	r1, [pc, #420]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d00a      	beq.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c0b4:	4b64      	ldr	r3, [pc, #400]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0ba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	6a1b      	ldr	r3, [r3, #32]
 800c0c2:	4961      	ldr	r1, [pc, #388]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0c4:	4313      	orrs	r3, r2
 800c0c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d00a      	beq.n	800c0ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c0d6:	4b5c      	ldr	r3, [pc, #368]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0e4:	4958      	ldr	r1, [pc, #352]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0e6:	4313      	orrs	r3, r2
 800c0e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d015      	beq.n	800c124 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c0f8:	4b53      	ldr	r3, [pc, #332]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c0fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c106:	4950      	ldr	r1, [pc, #320]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c108:	4313      	orrs	r3, r2
 800c10a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c112:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c116:	d105      	bne.n	800c124 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c118:	4b4b      	ldr	r3, [pc, #300]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c11a:	68db      	ldr	r3, [r3, #12]
 800c11c:	4a4a      	ldr	r2, [pc, #296]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c11e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c122:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d015      	beq.n	800c15c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c130:	4b45      	ldr	r3, [pc, #276]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c136:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c13e:	4942      	ldr	r1, [pc, #264]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c140:	4313      	orrs	r3, r2
 800c142:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c14a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c14e:	d105      	bne.n	800c15c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c150:	4b3d      	ldr	r3, [pc, #244]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c152:	68db      	ldr	r3, [r3, #12]
 800c154:	4a3c      	ldr	r2, [pc, #240]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c156:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c15a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c164:	2b00      	cmp	r3, #0
 800c166:	d015      	beq.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c168:	4b37      	ldr	r3, [pc, #220]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c16a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c16e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c176:	4934      	ldr	r1, [pc, #208]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c178:	4313      	orrs	r3, r2
 800c17a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c182:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c186:	d105      	bne.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c188:	4b2f      	ldr	r3, [pc, #188]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c18a:	68db      	ldr	r3, [r3, #12]
 800c18c:	4a2e      	ldr	r2, [pc, #184]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c18e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c192:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d015      	beq.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c1a0:	4b29      	ldr	r3, [pc, #164]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1ae:	4926      	ldr	r1, [pc, #152]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c1be:	d105      	bne.n	800c1cc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c1c0:	4b21      	ldr	r3, [pc, #132]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1c2:	68db      	ldr	r3, [r3, #12]
 800c1c4:	4a20      	ldr	r2, [pc, #128]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c1ca:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d015      	beq.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c1d8:	4b1b      	ldr	r3, [pc, #108]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1e6:	4918      	ldr	r1, [pc, #96]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1e8:	4313      	orrs	r3, r2
 800c1ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c1f6:	d105      	bne.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c1f8:	4b13      	ldr	r3, [pc, #76]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	4a12      	ldr	r2, [pc, #72]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c1fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c202:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d015      	beq.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800c210:	4b0d      	ldr	r3, [pc, #52]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c216:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c21e:	490a      	ldr	r1, [pc, #40]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c220:	4313      	orrs	r3, r2
 800c222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c22a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c22e:	d105      	bne.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c230:	4b05      	ldr	r3, [pc, #20]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c232:	68db      	ldr	r3, [r3, #12]
 800c234:	4a04      	ldr	r2, [pc, #16]	@ (800c248 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800c236:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c23a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800c23c:	7cbb      	ldrb	r3, [r7, #18]
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3718      	adds	r7, #24
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}
 800c246:	bf00      	nop
 800c248:	40021000 	.word	0x40021000

0800c24c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b084      	sub	sp, #16
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d101      	bne.n	800c25e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c25a:	2301      	movs	r3, #1
 800c25c:	e09d      	b.n	800c39a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c262:	2b00      	cmp	r3, #0
 800c264:	d108      	bne.n	800c278 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	685b      	ldr	r3, [r3, #4]
 800c26a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c26e:	d009      	beq.n	800c284 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2200      	movs	r2, #0
 800c274:	61da      	str	r2, [r3, #28]
 800c276:	e005      	b.n	800c284 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2200      	movs	r2, #0
 800c27c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2200      	movs	r2, #0
 800c282:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2200      	movs	r2, #0
 800c288:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c290:	b2db      	uxtb	r3, r3
 800c292:	2b00      	cmp	r3, #0
 800c294:	d106      	bne.n	800c2a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2200      	movs	r2, #0
 800c29a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f7f7 fbaa 	bl	80039f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2202      	movs	r2, #2
 800c2a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	681a      	ldr	r2, [r3, #0]
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c2ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	68db      	ldr	r3, [r3, #12]
 800c2c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c2c4:	d902      	bls.n	800c2cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	60fb      	str	r3, [r7, #12]
 800c2ca:	e002      	b.n	800c2d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800c2cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c2d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800c2da:	d007      	beq.n	800c2ec <HAL_SPI_Init+0xa0>
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	68db      	ldr	r3, [r3, #12]
 800c2e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c2e4:	d002      	beq.n	800c2ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	685b      	ldr	r3, [r3, #4]
 800c2f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	689b      	ldr	r3, [r3, #8]
 800c2f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c2fc:	431a      	orrs	r2, r3
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	691b      	ldr	r3, [r3, #16]
 800c302:	f003 0302 	and.w	r3, r3, #2
 800c306:	431a      	orrs	r2, r3
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	695b      	ldr	r3, [r3, #20]
 800c30c:	f003 0301 	and.w	r3, r3, #1
 800c310:	431a      	orrs	r2, r3
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	699b      	ldr	r3, [r3, #24]
 800c316:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c31a:	431a      	orrs	r2, r3
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	69db      	ldr	r3, [r3, #28]
 800c320:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c324:	431a      	orrs	r2, r3
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	6a1b      	ldr	r3, [r3, #32]
 800c32a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c32e:	ea42 0103 	orr.w	r1, r2, r3
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c336:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	430a      	orrs	r2, r1
 800c340:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	699b      	ldr	r3, [r3, #24]
 800c346:	0c1b      	lsrs	r3, r3, #16
 800c348:	f003 0204 	and.w	r2, r3, #4
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c350:	f003 0310 	and.w	r3, r3, #16
 800c354:	431a      	orrs	r2, r3
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c35a:	f003 0308 	and.w	r3, r3, #8
 800c35e:	431a      	orrs	r2, r3
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800c368:	ea42 0103 	orr.w	r1, r2, r3
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	430a      	orrs	r2, r1
 800c378:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	69da      	ldr	r2, [r3, #28]
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c388:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2200      	movs	r2, #0
 800c38e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2201      	movs	r2, #1
 800c394:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800c398:	2300      	movs	r3, #0
}
 800c39a:	4618      	mov	r0, r3
 800c39c:	3710      	adds	r7, #16
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}

0800c3a2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c3a2:	b580      	push	{r7, lr}
 800c3a4:	b082      	sub	sp, #8
 800c3a6:	af00      	add	r7, sp, #0
 800c3a8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d101      	bne.n	800c3b4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c3b0:	2301      	movs	r3, #1
 800c3b2:	e042      	b.n	800c43a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d106      	bne.n	800c3cc <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c3c6:	6878      	ldr	r0, [r7, #4]
 800c3c8:	f7f7 fb76 	bl	8003ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2224      	movs	r2, #36	@ 0x24
 800c3d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	681a      	ldr	r2, [r3, #0]
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f022 0201 	bic.w	r2, r2, #1
 800c3e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d002      	beq.n	800c3f2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f000 fedf 	bl	800d1b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c3f2:	6878      	ldr	r0, [r7, #4]
 800c3f4:	f000 fc10 	bl	800cc18 <UART_SetConfig>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	d101      	bne.n	800c402 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c3fe:	2301      	movs	r3, #1
 800c400:	e01b      	b.n	800c43a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	685a      	ldr	r2, [r3, #4]
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c410:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	689a      	ldr	r2, [r3, #8]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c420:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	681a      	ldr	r2, [r3, #0]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f042 0201 	orr.w	r2, r2, #1
 800c430:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c432:	6878      	ldr	r0, [r7, #4]
 800c434:	f000 ff5e 	bl	800d2f4 <UART_CheckIdleState>
 800c438:	4603      	mov	r3, r0
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3708      	adds	r7, #8
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
	...

0800c444 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b08a      	sub	sp, #40	@ 0x28
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	60b9      	str	r1, [r7, #8]
 800c44e:	4613      	mov	r3, r2
 800c450:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c458:	2b20      	cmp	r3, #32
 800c45a:	d167      	bne.n	800c52c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d002      	beq.n	800c468 <HAL_UART_Transmit_DMA+0x24>
 800c462:	88fb      	ldrh	r3, [r7, #6]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d101      	bne.n	800c46c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c468:	2301      	movs	r3, #1
 800c46a:	e060      	b.n	800c52e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	68ba      	ldr	r2, [r7, #8]
 800c470:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	88fa      	ldrh	r2, [r7, #6]
 800c476:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	88fa      	ldrh	r2, [r7, #6]
 800c47e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2200      	movs	r2, #0
 800c486:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2221      	movs	r2, #33	@ 0x21
 800c48e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c496:	2b00      	cmp	r3, #0
 800c498:	d028      	beq.n	800c4ec <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c49e:	4a26      	ldr	r2, [pc, #152]	@ (800c538 <HAL_UART_Transmit_DMA+0xf4>)
 800c4a0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c4a6:	4a25      	ldr	r2, [pc, #148]	@ (800c53c <HAL_UART_Transmit_DMA+0xf8>)
 800c4a8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c4ae:	4a24      	ldr	r2, [pc, #144]	@ (800c540 <HAL_UART_Transmit_DMA+0xfc>)
 800c4b0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c4b6:	2200      	movs	r2, #0
 800c4b8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	3328      	adds	r3, #40	@ 0x28
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	88fb      	ldrh	r3, [r7, #6]
 800c4ce:	f7fb fe5f 	bl	8008190 <HAL_DMA_Start_IT>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d009      	beq.n	800c4ec <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2210      	movs	r2, #16
 800c4dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2220      	movs	r2, #32
 800c4e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	e020      	b.n	800c52e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	2240      	movs	r2, #64	@ 0x40
 800c4f2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	3308      	adds	r3, #8
 800c4fa:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4fc:	697b      	ldr	r3, [r7, #20]
 800c4fe:	e853 3f00 	ldrex	r3, [r3]
 800c502:	613b      	str	r3, [r7, #16]
   return(result);
 800c504:	693b      	ldr	r3, [r7, #16]
 800c506:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c50a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	3308      	adds	r3, #8
 800c512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c514:	623a      	str	r2, [r7, #32]
 800c516:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c518:	69f9      	ldr	r1, [r7, #28]
 800c51a:	6a3a      	ldr	r2, [r7, #32]
 800c51c:	e841 2300 	strex	r3, r2, [r1]
 800c520:	61bb      	str	r3, [r7, #24]
   return(result);
 800c522:	69bb      	ldr	r3, [r7, #24]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d1e5      	bne.n	800c4f4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c528:	2300      	movs	r3, #0
 800c52a:	e000      	b.n	800c52e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c52c:	2302      	movs	r3, #2
  }
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3728      	adds	r7, #40	@ 0x28
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	0800d7bf 	.word	0x0800d7bf
 800c53c:	0800d859 	.word	0x0800d859
 800c540:	0800d9df 	.word	0x0800d9df

0800c544 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b0ba      	sub	sp, #232	@ 0xe8
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	69db      	ldr	r3, [r3, #28]
 800c552:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	689b      	ldr	r3, [r3, #8]
 800c566:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c56a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c56e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c572:	4013      	ands	r3, r2
 800c574:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c578:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d11b      	bne.n	800c5b8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c584:	f003 0320 	and.w	r3, r3, #32
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d015      	beq.n	800c5b8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c58c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c590:	f003 0320 	and.w	r3, r3, #32
 800c594:	2b00      	cmp	r3, #0
 800c596:	d105      	bne.n	800c5a4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c598:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c59c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d009      	beq.n	800c5b8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	f000 8300 	beq.w	800cbae <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c5b2:	6878      	ldr	r0, [r7, #4]
 800c5b4:	4798      	blx	r3
      }
      return;
 800c5b6:	e2fa      	b.n	800cbae <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c5b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	f000 8123 	beq.w	800c808 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c5c2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c5c6:	4b8d      	ldr	r3, [pc, #564]	@ (800c7fc <HAL_UART_IRQHandler+0x2b8>)
 800c5c8:	4013      	ands	r3, r2
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d106      	bne.n	800c5dc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c5ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c5d2:	4b8b      	ldr	r3, [pc, #556]	@ (800c800 <HAL_UART_IRQHandler+0x2bc>)
 800c5d4:	4013      	ands	r3, r2
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	f000 8116 	beq.w	800c808 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c5dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c5e0:	f003 0301 	and.w	r3, r3, #1
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d011      	beq.n	800c60c <HAL_UART_IRQHandler+0xc8>
 800c5e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c5ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d00b      	beq.n	800c60c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c602:	f043 0201 	orr.w	r2, r3, #1
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c60c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c610:	f003 0302 	and.w	r3, r3, #2
 800c614:	2b00      	cmp	r3, #0
 800c616:	d011      	beq.n	800c63c <HAL_UART_IRQHandler+0xf8>
 800c618:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c61c:	f003 0301 	and.w	r3, r3, #1
 800c620:	2b00      	cmp	r3, #0
 800c622:	d00b      	beq.n	800c63c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	2202      	movs	r2, #2
 800c62a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c632:	f043 0204 	orr.w	r2, r3, #4
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c63c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c640:	f003 0304 	and.w	r3, r3, #4
 800c644:	2b00      	cmp	r3, #0
 800c646:	d011      	beq.n	800c66c <HAL_UART_IRQHandler+0x128>
 800c648:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c64c:	f003 0301 	and.w	r3, r3, #1
 800c650:	2b00      	cmp	r3, #0
 800c652:	d00b      	beq.n	800c66c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	2204      	movs	r2, #4
 800c65a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c662:	f043 0202 	orr.w	r2, r3, #2
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c66c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c670:	f003 0308 	and.w	r3, r3, #8
 800c674:	2b00      	cmp	r3, #0
 800c676:	d017      	beq.n	800c6a8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c67c:	f003 0320 	and.w	r3, r3, #32
 800c680:	2b00      	cmp	r3, #0
 800c682:	d105      	bne.n	800c690 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c684:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c688:	4b5c      	ldr	r3, [pc, #368]	@ (800c7fc <HAL_UART_IRQHandler+0x2b8>)
 800c68a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d00b      	beq.n	800c6a8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	2208      	movs	r2, #8
 800c696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c69e:	f043 0208 	orr.w	r2, r3, #8
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c6a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d012      	beq.n	800c6da <HAL_UART_IRQHandler+0x196>
 800c6b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d00c      	beq.n	800c6da <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c6c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6d0:	f043 0220 	orr.w	r2, r3, #32
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	f000 8266 	beq.w	800cbb2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c6e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6ea:	f003 0320 	and.w	r3, r3, #32
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d013      	beq.n	800c71a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c6f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6f6:	f003 0320 	and.w	r3, r3, #32
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d105      	bne.n	800c70a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c6fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c706:	2b00      	cmp	r3, #0
 800c708:	d007      	beq.n	800c71a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d003      	beq.n	800c71a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c720:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	689b      	ldr	r3, [r3, #8]
 800c72a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c72e:	2b40      	cmp	r3, #64	@ 0x40
 800c730:	d005      	beq.n	800c73e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c732:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c736:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d054      	beq.n	800c7e8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f000 ffd7 	bl	800d6f2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	689b      	ldr	r3, [r3, #8]
 800c74a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c74e:	2b40      	cmp	r3, #64	@ 0x40
 800c750:	d146      	bne.n	800c7e0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	3308      	adds	r3, #8
 800c758:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c75c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c760:	e853 3f00 	ldrex	r3, [r3]
 800c764:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c768:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c76c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c770:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	3308      	adds	r3, #8
 800c77a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c77e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c782:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c786:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c78a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c78e:	e841 2300 	strex	r3, r2, [r1]
 800c792:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c796:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d1d9      	bne.n	800c752 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d017      	beq.n	800c7d8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7ae:	4a15      	ldr	r2, [pc, #84]	@ (800c804 <HAL_UART_IRQHandler+0x2c0>)
 800c7b0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f7fb fdbd 	bl	8008338 <HAL_DMA_Abort_IT>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d019      	beq.n	800c7f8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c7ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7cc:	687a      	ldr	r2, [r7, #4]
 800c7ce:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c7d2:	4610      	mov	r0, r2
 800c7d4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7d6:	e00f      	b.n	800c7f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f7f9 faa3 	bl	8005d24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7de:	e00b      	b.n	800c7f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f7f9 fa9f 	bl	8005d24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7e6:	e007      	b.n	800c7f8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f7f9 fa9b 	bl	8005d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c7f6:	e1dc      	b.n	800cbb2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c7f8:	bf00      	nop
    return;
 800c7fa:	e1da      	b.n	800cbb2 <HAL_UART_IRQHandler+0x66e>
 800c7fc:	10000001 	.word	0x10000001
 800c800:	04000120 	.word	0x04000120
 800c804:	0800da5f 	.word	0x0800da5f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c80c:	2b01      	cmp	r3, #1
 800c80e:	f040 8170 	bne.w	800caf2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c816:	f003 0310 	and.w	r3, r3, #16
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	f000 8169 	beq.w	800caf2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c824:	f003 0310 	and.w	r3, r3, #16
 800c828:	2b00      	cmp	r3, #0
 800c82a:	f000 8162 	beq.w	800caf2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2210      	movs	r2, #16
 800c834:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	689b      	ldr	r3, [r3, #8]
 800c83c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c840:	2b40      	cmp	r3, #64	@ 0x40
 800c842:	f040 80d8 	bne.w	800c9f6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c854:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c858:	2b00      	cmp	r3, #0
 800c85a:	f000 80af 	beq.w	800c9bc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c864:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c868:	429a      	cmp	r2, r3
 800c86a:	f080 80a7 	bcs.w	800c9bc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c874:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	f003 0320 	and.w	r3, r3, #32
 800c886:	2b00      	cmp	r3, #0
 800c888:	f040 8087 	bne.w	800c99a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c894:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c898:	e853 3f00 	ldrex	r3, [r3]
 800c89c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c8a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c8a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c8a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	461a      	mov	r2, r3
 800c8b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c8b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c8ba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8be:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c8c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c8c6:	e841 2300 	strex	r3, r2, [r1]
 800c8ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c8ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d1da      	bne.n	800c88c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	3308      	adds	r3, #8
 800c8dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8e0:	e853 3f00 	ldrex	r3, [r3]
 800c8e4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c8e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c8e8:	f023 0301 	bic.w	r3, r3, #1
 800c8ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	3308      	adds	r3, #8
 800c8f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c8fa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c8fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c900:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c902:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c906:	e841 2300 	strex	r3, r2, [r1]
 800c90a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c90c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d1e1      	bne.n	800c8d6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	3308      	adds	r3, #8
 800c918:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c91a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c91c:	e853 3f00 	ldrex	r3, [r3]
 800c920:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c922:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c924:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c928:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	3308      	adds	r3, #8
 800c932:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c936:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c938:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c93a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c93c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c93e:	e841 2300 	strex	r3, r2, [r1]
 800c942:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c944:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c946:	2b00      	cmp	r3, #0
 800c948:	d1e3      	bne.n	800c912 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2220      	movs	r2, #32
 800c94e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2200      	movs	r2, #0
 800c956:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c95e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c960:	e853 3f00 	ldrex	r3, [r3]
 800c964:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c966:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c968:	f023 0310 	bic.w	r3, r3, #16
 800c96c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	461a      	mov	r2, r3
 800c976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c97a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c97c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c97e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c980:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c982:	e841 2300 	strex	r3, r2, [r1]
 800c986:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c988:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d1e4      	bne.n	800c958 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c994:	4618      	mov	r0, r3
 800c996:	f7fb fc76 	bl	8008286 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2202      	movs	r2, #2
 800c99e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c9ac:	b29b      	uxth	r3, r3
 800c9ae:	1ad3      	subs	r3, r2, r3
 800c9b0:	b29b      	uxth	r3, r3
 800c9b2:	4619      	mov	r1, r3
 800c9b4:	6878      	ldr	r0, [r7, #4]
 800c9b6:	f7f9 f871 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c9ba:	e0fc      	b.n	800cbb6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c9c6:	429a      	cmp	r2, r3
 800c9c8:	f040 80f5 	bne.w	800cbb6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f003 0320 	and.w	r3, r3, #32
 800c9da:	2b20      	cmp	r3, #32
 800c9dc:	f040 80eb 	bne.w	800cbb6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	2202      	movs	r2, #2
 800c9e4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	6878      	ldr	r0, [r7, #4]
 800c9f0:	f7f9 f854 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
      return;
 800c9f4:	e0df      	b.n	800cbb6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca02:	b29b      	uxth	r3, r3
 800ca04:	1ad3      	subs	r3, r2, r3
 800ca06:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca10:	b29b      	uxth	r3, r3
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	f000 80d1 	beq.w	800cbba <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800ca18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	f000 80cc 	beq.w	800cbba <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca2a:	e853 3f00 	ldrex	r3, [r3]
 800ca2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ca30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ca36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	461a      	mov	r2, r3
 800ca40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ca44:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ca4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ca4c:	e841 2300 	strex	r3, r2, [r1]
 800ca50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ca52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d1e4      	bne.n	800ca22 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	3308      	adds	r3, #8
 800ca5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca62:	e853 3f00 	ldrex	r3, [r3]
 800ca66:	623b      	str	r3, [r7, #32]
   return(result);
 800ca68:	6a3b      	ldr	r3, [r7, #32]
 800ca6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ca6e:	f023 0301 	bic.w	r3, r3, #1
 800ca72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	3308      	adds	r3, #8
 800ca7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ca80:	633a      	str	r2, [r7, #48]	@ 0x30
 800ca82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ca86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca88:	e841 2300 	strex	r3, r2, [r1]
 800ca8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ca8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d1e1      	bne.n	800ca58 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2220      	movs	r2, #32
 800ca98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2200      	movs	r2, #0
 800caa6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caae:	693b      	ldr	r3, [r7, #16]
 800cab0:	e853 3f00 	ldrex	r3, [r3]
 800cab4:	60fb      	str	r3, [r7, #12]
   return(result);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	f023 0310 	bic.w	r3, r3, #16
 800cabc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	461a      	mov	r2, r3
 800cac6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800caca:	61fb      	str	r3, [r7, #28]
 800cacc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cace:	69b9      	ldr	r1, [r7, #24]
 800cad0:	69fa      	ldr	r2, [r7, #28]
 800cad2:	e841 2300 	strex	r3, r2, [r1]
 800cad6:	617b      	str	r3, [r7, #20]
   return(result);
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d1e4      	bne.n	800caa8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2202      	movs	r2, #2
 800cae2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800cae4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cae8:	4619      	mov	r1, r3
 800caea:	6878      	ldr	r0, [r7, #4]
 800caec:	f7f8 ffd6 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800caf0:	e063      	b.n	800cbba <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800caf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800caf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d00e      	beq.n	800cb1c <HAL_UART_IRQHandler+0x5d8>
 800cafe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d008      	beq.n	800cb1c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cb12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	f000 ffdf 	bl	800dad8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cb1a:	e051      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cb1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d014      	beq.n	800cb52 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cb28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d105      	bne.n	800cb40 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cb34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cb38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d008      	beq.n	800cb52 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d03a      	beq.n	800cbbe <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cb4c:	6878      	ldr	r0, [r7, #4]
 800cb4e:	4798      	blx	r3
    }
    return;
 800cb50:	e035      	b.n	800cbbe <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cb52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d009      	beq.n	800cb72 <HAL_UART_IRQHandler+0x62e>
 800cb5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d003      	beq.n	800cb72 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f000 ff89 	bl	800da82 <UART_EndTransmit_IT>
    return;
 800cb70:	e026      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cb72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d009      	beq.n	800cb92 <HAL_UART_IRQHandler+0x64e>
 800cb7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cb82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d003      	beq.n	800cb92 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 ffb8 	bl	800db00 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cb90:	e016      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cb92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cb96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d010      	beq.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
 800cb9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	da0c      	bge.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f000 ffa0 	bl	800daec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cbac:	e008      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cbae:	bf00      	nop
 800cbb0:	e006      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
    return;
 800cbb2:	bf00      	nop
 800cbb4:	e004      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cbb6:	bf00      	nop
 800cbb8:	e002      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
      return;
 800cbba:	bf00      	nop
 800cbbc:	e000      	b.n	800cbc0 <HAL_UART_IRQHandler+0x67c>
    return;
 800cbbe:	bf00      	nop
  }
}
 800cbc0:	37e8      	adds	r7, #232	@ 0xe8
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}
 800cbc6:	bf00      	nop

0800cbc8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cbc8:	b480      	push	{r7}
 800cbca:	b083      	sub	sp, #12
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cbd0:	bf00      	nop
 800cbd2:	370c      	adds	r7, #12
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b083      	sub	sp, #12
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800cbe4:	bf00      	nop
 800cbe6:	370c      	adds	r7, #12
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr

0800cbf0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b083      	sub	sp, #12
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800cbf8:	bf00      	nop
 800cbfa:	370c      	adds	r7, #12
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc02:	4770      	bx	lr

0800cc04 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cc04:	b480      	push	{r7}
 800cc06:	b083      	sub	sp, #12
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800cc0c:	bf00      	nop
 800cc0e:	370c      	adds	r7, #12
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr

0800cc18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cc18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cc1c:	b08c      	sub	sp, #48	@ 0x30
 800cc1e:	af00      	add	r7, sp, #0
 800cc20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cc22:	2300      	movs	r3, #0
 800cc24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	689a      	ldr	r2, [r3, #8]
 800cc2c:	697b      	ldr	r3, [r7, #20]
 800cc2e:	691b      	ldr	r3, [r3, #16]
 800cc30:	431a      	orrs	r2, r3
 800cc32:	697b      	ldr	r3, [r7, #20]
 800cc34:	695b      	ldr	r3, [r3, #20]
 800cc36:	431a      	orrs	r2, r3
 800cc38:	697b      	ldr	r3, [r7, #20]
 800cc3a:	69db      	ldr	r3, [r3, #28]
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cc40:	697b      	ldr	r3, [r7, #20]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	681a      	ldr	r2, [r3, #0]
 800cc46:	4bab      	ldr	r3, [pc, #684]	@ (800cef4 <UART_SetConfig+0x2dc>)
 800cc48:	4013      	ands	r3, r2
 800cc4a:	697a      	ldr	r2, [r7, #20]
 800cc4c:	6812      	ldr	r2, [r2, #0]
 800cc4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc50:	430b      	orrs	r3, r1
 800cc52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	685b      	ldr	r3, [r3, #4]
 800cc5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	68da      	ldr	r2, [r3, #12]
 800cc62:	697b      	ldr	r3, [r7, #20]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	430a      	orrs	r2, r1
 800cc68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	699b      	ldr	r3, [r3, #24]
 800cc6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	4aa0      	ldr	r2, [pc, #640]	@ (800cef8 <UART_SetConfig+0x2e0>)
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d004      	beq.n	800cc84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	6a1b      	ldr	r3, [r3, #32]
 800cc7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc80:	4313      	orrs	r3, r2
 800cc82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	689b      	ldr	r3, [r3, #8]
 800cc8a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cc8e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cc92:	697a      	ldr	r2, [r7, #20]
 800cc94:	6812      	ldr	r2, [r2, #0]
 800cc96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc98:	430b      	orrs	r3, r1
 800cc9a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cca2:	f023 010f 	bic.w	r1, r3, #15
 800cca6:	697b      	ldr	r3, [r7, #20]
 800cca8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	430a      	orrs	r2, r1
 800ccb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ccb2:	697b      	ldr	r3, [r7, #20]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	4a91      	ldr	r2, [pc, #580]	@ (800cefc <UART_SetConfig+0x2e4>)
 800ccb8:	4293      	cmp	r3, r2
 800ccba:	d125      	bne.n	800cd08 <UART_SetConfig+0xf0>
 800ccbc:	4b90      	ldr	r3, [pc, #576]	@ (800cf00 <UART_SetConfig+0x2e8>)
 800ccbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ccc2:	f003 0303 	and.w	r3, r3, #3
 800ccc6:	2b03      	cmp	r3, #3
 800ccc8:	d81a      	bhi.n	800cd00 <UART_SetConfig+0xe8>
 800ccca:	a201      	add	r2, pc, #4	@ (adr r2, 800ccd0 <UART_SetConfig+0xb8>)
 800cccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccd0:	0800cce1 	.word	0x0800cce1
 800ccd4:	0800ccf1 	.word	0x0800ccf1
 800ccd8:	0800cce9 	.word	0x0800cce9
 800ccdc:	0800ccf9 	.word	0x0800ccf9
 800cce0:	2301      	movs	r3, #1
 800cce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cce6:	e0d6      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cce8:	2302      	movs	r3, #2
 800ccea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccee:	e0d2      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ccf0:	2304      	movs	r3, #4
 800ccf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccf6:	e0ce      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ccf8:	2308      	movs	r3, #8
 800ccfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ccfe:	e0ca      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cd00:	2310      	movs	r3, #16
 800cd02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd06:	e0c6      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a7d      	ldr	r2, [pc, #500]	@ (800cf04 <UART_SetConfig+0x2ec>)
 800cd0e:	4293      	cmp	r3, r2
 800cd10:	d138      	bne.n	800cd84 <UART_SetConfig+0x16c>
 800cd12:	4b7b      	ldr	r3, [pc, #492]	@ (800cf00 <UART_SetConfig+0x2e8>)
 800cd14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd18:	f003 030c 	and.w	r3, r3, #12
 800cd1c:	2b0c      	cmp	r3, #12
 800cd1e:	d82d      	bhi.n	800cd7c <UART_SetConfig+0x164>
 800cd20:	a201      	add	r2, pc, #4	@ (adr r2, 800cd28 <UART_SetConfig+0x110>)
 800cd22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd26:	bf00      	nop
 800cd28:	0800cd5d 	.word	0x0800cd5d
 800cd2c:	0800cd7d 	.word	0x0800cd7d
 800cd30:	0800cd7d 	.word	0x0800cd7d
 800cd34:	0800cd7d 	.word	0x0800cd7d
 800cd38:	0800cd6d 	.word	0x0800cd6d
 800cd3c:	0800cd7d 	.word	0x0800cd7d
 800cd40:	0800cd7d 	.word	0x0800cd7d
 800cd44:	0800cd7d 	.word	0x0800cd7d
 800cd48:	0800cd65 	.word	0x0800cd65
 800cd4c:	0800cd7d 	.word	0x0800cd7d
 800cd50:	0800cd7d 	.word	0x0800cd7d
 800cd54:	0800cd7d 	.word	0x0800cd7d
 800cd58:	0800cd75 	.word	0x0800cd75
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd62:	e098      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cd64:	2302      	movs	r3, #2
 800cd66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd6a:	e094      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cd6c:	2304      	movs	r3, #4
 800cd6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd72:	e090      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cd74:	2308      	movs	r3, #8
 800cd76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd7a:	e08c      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cd7c:	2310      	movs	r3, #16
 800cd7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cd82:	e088      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4a5f      	ldr	r2, [pc, #380]	@ (800cf08 <UART_SetConfig+0x2f0>)
 800cd8a:	4293      	cmp	r3, r2
 800cd8c:	d125      	bne.n	800cdda <UART_SetConfig+0x1c2>
 800cd8e:	4b5c      	ldr	r3, [pc, #368]	@ (800cf00 <UART_SetConfig+0x2e8>)
 800cd90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd94:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800cd98:	2b30      	cmp	r3, #48	@ 0x30
 800cd9a:	d016      	beq.n	800cdca <UART_SetConfig+0x1b2>
 800cd9c:	2b30      	cmp	r3, #48	@ 0x30
 800cd9e:	d818      	bhi.n	800cdd2 <UART_SetConfig+0x1ba>
 800cda0:	2b20      	cmp	r3, #32
 800cda2:	d00a      	beq.n	800cdba <UART_SetConfig+0x1a2>
 800cda4:	2b20      	cmp	r3, #32
 800cda6:	d814      	bhi.n	800cdd2 <UART_SetConfig+0x1ba>
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d002      	beq.n	800cdb2 <UART_SetConfig+0x19a>
 800cdac:	2b10      	cmp	r3, #16
 800cdae:	d008      	beq.n	800cdc2 <UART_SetConfig+0x1aa>
 800cdb0:	e00f      	b.n	800cdd2 <UART_SetConfig+0x1ba>
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdb8:	e06d      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cdba:	2302      	movs	r3, #2
 800cdbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdc0:	e069      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cdc2:	2304      	movs	r3, #4
 800cdc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdc8:	e065      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cdca:	2308      	movs	r3, #8
 800cdcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdd0:	e061      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cdd2:	2310      	movs	r3, #16
 800cdd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cdd8:	e05d      	b.n	800ce96 <UART_SetConfig+0x27e>
 800cdda:	697b      	ldr	r3, [r7, #20]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	4a4b      	ldr	r2, [pc, #300]	@ (800cf0c <UART_SetConfig+0x2f4>)
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d125      	bne.n	800ce30 <UART_SetConfig+0x218>
 800cde4:	4b46      	ldr	r3, [pc, #280]	@ (800cf00 <UART_SetConfig+0x2e8>)
 800cde6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cdea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800cdee:	2bc0      	cmp	r3, #192	@ 0xc0
 800cdf0:	d016      	beq.n	800ce20 <UART_SetConfig+0x208>
 800cdf2:	2bc0      	cmp	r3, #192	@ 0xc0
 800cdf4:	d818      	bhi.n	800ce28 <UART_SetConfig+0x210>
 800cdf6:	2b80      	cmp	r3, #128	@ 0x80
 800cdf8:	d00a      	beq.n	800ce10 <UART_SetConfig+0x1f8>
 800cdfa:	2b80      	cmp	r3, #128	@ 0x80
 800cdfc:	d814      	bhi.n	800ce28 <UART_SetConfig+0x210>
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d002      	beq.n	800ce08 <UART_SetConfig+0x1f0>
 800ce02:	2b40      	cmp	r3, #64	@ 0x40
 800ce04:	d008      	beq.n	800ce18 <UART_SetConfig+0x200>
 800ce06:	e00f      	b.n	800ce28 <UART_SetConfig+0x210>
 800ce08:	2300      	movs	r3, #0
 800ce0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce0e:	e042      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce10:	2302      	movs	r3, #2
 800ce12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce16:	e03e      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce18:	2304      	movs	r3, #4
 800ce1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce1e:	e03a      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce20:	2308      	movs	r3, #8
 800ce22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce26:	e036      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce28:	2310      	movs	r3, #16
 800ce2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce2e:	e032      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce30:	697b      	ldr	r3, [r7, #20]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4a30      	ldr	r2, [pc, #192]	@ (800cef8 <UART_SetConfig+0x2e0>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d12a      	bne.n	800ce90 <UART_SetConfig+0x278>
 800ce3a:	4b31      	ldr	r3, [pc, #196]	@ (800cf00 <UART_SetConfig+0x2e8>)
 800ce3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce40:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ce44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ce48:	d01a      	beq.n	800ce80 <UART_SetConfig+0x268>
 800ce4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ce4e:	d81b      	bhi.n	800ce88 <UART_SetConfig+0x270>
 800ce50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce54:	d00c      	beq.n	800ce70 <UART_SetConfig+0x258>
 800ce56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ce5a:	d815      	bhi.n	800ce88 <UART_SetConfig+0x270>
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d003      	beq.n	800ce68 <UART_SetConfig+0x250>
 800ce60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce64:	d008      	beq.n	800ce78 <UART_SetConfig+0x260>
 800ce66:	e00f      	b.n	800ce88 <UART_SetConfig+0x270>
 800ce68:	2300      	movs	r3, #0
 800ce6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce6e:	e012      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce70:	2302      	movs	r3, #2
 800ce72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce76:	e00e      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce78:	2304      	movs	r3, #4
 800ce7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce7e:	e00a      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce80:	2308      	movs	r3, #8
 800ce82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce86:	e006      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce88:	2310      	movs	r3, #16
 800ce8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ce8e:	e002      	b.n	800ce96 <UART_SetConfig+0x27e>
 800ce90:	2310      	movs	r3, #16
 800ce92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	4a17      	ldr	r2, [pc, #92]	@ (800cef8 <UART_SetConfig+0x2e0>)
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	f040 80a8 	bne.w	800cff2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cea2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800cea6:	2b08      	cmp	r3, #8
 800cea8:	d834      	bhi.n	800cf14 <UART_SetConfig+0x2fc>
 800ceaa:	a201      	add	r2, pc, #4	@ (adr r2, 800ceb0 <UART_SetConfig+0x298>)
 800ceac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceb0:	0800ced5 	.word	0x0800ced5
 800ceb4:	0800cf15 	.word	0x0800cf15
 800ceb8:	0800cedd 	.word	0x0800cedd
 800cebc:	0800cf15 	.word	0x0800cf15
 800cec0:	0800cee3 	.word	0x0800cee3
 800cec4:	0800cf15 	.word	0x0800cf15
 800cec8:	0800cf15 	.word	0x0800cf15
 800cecc:	0800cf15 	.word	0x0800cf15
 800ced0:	0800ceeb 	.word	0x0800ceeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ced4:	f7fe ff58 	bl	800bd88 <HAL_RCC_GetPCLK1Freq>
 800ced8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ceda:	e021      	b.n	800cf20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cedc:	4b0c      	ldr	r3, [pc, #48]	@ (800cf10 <UART_SetConfig+0x2f8>)
 800cede:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cee0:	e01e      	b.n	800cf20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cee2:	f7fe fee3 	bl	800bcac <HAL_RCC_GetSysClockFreq>
 800cee6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800cee8:	e01a      	b.n	800cf20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ceea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ceee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800cef0:	e016      	b.n	800cf20 <UART_SetConfig+0x308>
 800cef2:	bf00      	nop
 800cef4:	cfff69f3 	.word	0xcfff69f3
 800cef8:	40008000 	.word	0x40008000
 800cefc:	40013800 	.word	0x40013800
 800cf00:	40021000 	.word	0x40021000
 800cf04:	40004400 	.word	0x40004400
 800cf08:	40004800 	.word	0x40004800
 800cf0c:	40004c00 	.word	0x40004c00
 800cf10:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800cf14:	2300      	movs	r3, #0
 800cf16:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800cf1e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cf20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	f000 812a 	beq.w	800d17c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf2c:	4a9e      	ldr	r2, [pc, #632]	@ (800d1a8 <UART_SetConfig+0x590>)
 800cf2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf32:	461a      	mov	r2, r3
 800cf34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf36:	fbb3 f3f2 	udiv	r3, r3, r2
 800cf3a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cf3c:	697b      	ldr	r3, [r7, #20]
 800cf3e:	685a      	ldr	r2, [r3, #4]
 800cf40:	4613      	mov	r3, r2
 800cf42:	005b      	lsls	r3, r3, #1
 800cf44:	4413      	add	r3, r2
 800cf46:	69ba      	ldr	r2, [r7, #24]
 800cf48:	429a      	cmp	r2, r3
 800cf4a:	d305      	bcc.n	800cf58 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	685b      	ldr	r3, [r3, #4]
 800cf50:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cf52:	69ba      	ldr	r2, [r7, #24]
 800cf54:	429a      	cmp	r2, r3
 800cf56:	d903      	bls.n	800cf60 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cf5e:	e10d      	b.n	800d17c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf62:	2200      	movs	r2, #0
 800cf64:	60bb      	str	r3, [r7, #8]
 800cf66:	60fa      	str	r2, [r7, #12]
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf6c:	4a8e      	ldr	r2, [pc, #568]	@ (800d1a8 <UART_SetConfig+0x590>)
 800cf6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cf72:	b29b      	uxth	r3, r3
 800cf74:	2200      	movs	r2, #0
 800cf76:	603b      	str	r3, [r7, #0]
 800cf78:	607a      	str	r2, [r7, #4]
 800cf7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cf82:	f7f3 fe39 	bl	8000bf8 <__aeabi_uldivmod>
 800cf86:	4602      	mov	r2, r0
 800cf88:	460b      	mov	r3, r1
 800cf8a:	4610      	mov	r0, r2
 800cf8c:	4619      	mov	r1, r3
 800cf8e:	f04f 0200 	mov.w	r2, #0
 800cf92:	f04f 0300 	mov.w	r3, #0
 800cf96:	020b      	lsls	r3, r1, #8
 800cf98:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cf9c:	0202      	lsls	r2, r0, #8
 800cf9e:	6979      	ldr	r1, [r7, #20]
 800cfa0:	6849      	ldr	r1, [r1, #4]
 800cfa2:	0849      	lsrs	r1, r1, #1
 800cfa4:	2000      	movs	r0, #0
 800cfa6:	460c      	mov	r4, r1
 800cfa8:	4605      	mov	r5, r0
 800cfaa:	eb12 0804 	adds.w	r8, r2, r4
 800cfae:	eb43 0905 	adc.w	r9, r3, r5
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	685b      	ldr	r3, [r3, #4]
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	469a      	mov	sl, r3
 800cfba:	4693      	mov	fp, r2
 800cfbc:	4652      	mov	r2, sl
 800cfbe:	465b      	mov	r3, fp
 800cfc0:	4640      	mov	r0, r8
 800cfc2:	4649      	mov	r1, r9
 800cfc4:	f7f3 fe18 	bl	8000bf8 <__aeabi_uldivmod>
 800cfc8:	4602      	mov	r2, r0
 800cfca:	460b      	mov	r3, r1
 800cfcc:	4613      	mov	r3, r2
 800cfce:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cfd0:	6a3b      	ldr	r3, [r7, #32]
 800cfd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cfd6:	d308      	bcc.n	800cfea <UART_SetConfig+0x3d2>
 800cfd8:	6a3b      	ldr	r3, [r7, #32]
 800cfda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cfde:	d204      	bcs.n	800cfea <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800cfe0:	697b      	ldr	r3, [r7, #20]
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	6a3a      	ldr	r2, [r7, #32]
 800cfe6:	60da      	str	r2, [r3, #12]
 800cfe8:	e0c8      	b.n	800d17c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800cfea:	2301      	movs	r3, #1
 800cfec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800cff0:	e0c4      	b.n	800d17c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cff2:	697b      	ldr	r3, [r7, #20]
 800cff4:	69db      	ldr	r3, [r3, #28]
 800cff6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cffa:	d167      	bne.n	800d0cc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800cffc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d000:	2b08      	cmp	r3, #8
 800d002:	d828      	bhi.n	800d056 <UART_SetConfig+0x43e>
 800d004:	a201      	add	r2, pc, #4	@ (adr r2, 800d00c <UART_SetConfig+0x3f4>)
 800d006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d00a:	bf00      	nop
 800d00c:	0800d031 	.word	0x0800d031
 800d010:	0800d039 	.word	0x0800d039
 800d014:	0800d041 	.word	0x0800d041
 800d018:	0800d057 	.word	0x0800d057
 800d01c:	0800d047 	.word	0x0800d047
 800d020:	0800d057 	.word	0x0800d057
 800d024:	0800d057 	.word	0x0800d057
 800d028:	0800d057 	.word	0x0800d057
 800d02c:	0800d04f 	.word	0x0800d04f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d030:	f7fe feaa 	bl	800bd88 <HAL_RCC_GetPCLK1Freq>
 800d034:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d036:	e014      	b.n	800d062 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d038:	f7fe febc 	bl	800bdb4 <HAL_RCC_GetPCLK2Freq>
 800d03c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d03e:	e010      	b.n	800d062 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d040:	4b5a      	ldr	r3, [pc, #360]	@ (800d1ac <UART_SetConfig+0x594>)
 800d042:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d044:	e00d      	b.n	800d062 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d046:	f7fe fe31 	bl	800bcac <HAL_RCC_GetSysClockFreq>
 800d04a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d04c:	e009      	b.n	800d062 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d04e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d052:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d054:	e005      	b.n	800d062 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800d056:	2300      	movs	r3, #0
 800d058:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d05a:	2301      	movs	r3, #1
 800d05c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d060:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d064:	2b00      	cmp	r3, #0
 800d066:	f000 8089 	beq.w	800d17c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d06a:	697b      	ldr	r3, [r7, #20]
 800d06c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d06e:	4a4e      	ldr	r2, [pc, #312]	@ (800d1a8 <UART_SetConfig+0x590>)
 800d070:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d074:	461a      	mov	r2, r3
 800d076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d078:	fbb3 f3f2 	udiv	r3, r3, r2
 800d07c:	005a      	lsls	r2, r3, #1
 800d07e:	697b      	ldr	r3, [r7, #20]
 800d080:	685b      	ldr	r3, [r3, #4]
 800d082:	085b      	lsrs	r3, r3, #1
 800d084:	441a      	add	r2, r3
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	685b      	ldr	r3, [r3, #4]
 800d08a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d08e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d090:	6a3b      	ldr	r3, [r7, #32]
 800d092:	2b0f      	cmp	r3, #15
 800d094:	d916      	bls.n	800d0c4 <UART_SetConfig+0x4ac>
 800d096:	6a3b      	ldr	r3, [r7, #32]
 800d098:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d09c:	d212      	bcs.n	800d0c4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d09e:	6a3b      	ldr	r3, [r7, #32]
 800d0a0:	b29b      	uxth	r3, r3
 800d0a2:	f023 030f 	bic.w	r3, r3, #15
 800d0a6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d0a8:	6a3b      	ldr	r3, [r7, #32]
 800d0aa:	085b      	lsrs	r3, r3, #1
 800d0ac:	b29b      	uxth	r3, r3
 800d0ae:	f003 0307 	and.w	r3, r3, #7
 800d0b2:	b29a      	uxth	r2, r3
 800d0b4:	8bfb      	ldrh	r3, [r7, #30]
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d0ba:	697b      	ldr	r3, [r7, #20]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	8bfa      	ldrh	r2, [r7, #30]
 800d0c0:	60da      	str	r2, [r3, #12]
 800d0c2:	e05b      	b.n	800d17c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d0ca:	e057      	b.n	800d17c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d0cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d0d0:	2b08      	cmp	r3, #8
 800d0d2:	d828      	bhi.n	800d126 <UART_SetConfig+0x50e>
 800d0d4:	a201      	add	r2, pc, #4	@ (adr r2, 800d0dc <UART_SetConfig+0x4c4>)
 800d0d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0da:	bf00      	nop
 800d0dc:	0800d101 	.word	0x0800d101
 800d0e0:	0800d109 	.word	0x0800d109
 800d0e4:	0800d111 	.word	0x0800d111
 800d0e8:	0800d127 	.word	0x0800d127
 800d0ec:	0800d117 	.word	0x0800d117
 800d0f0:	0800d127 	.word	0x0800d127
 800d0f4:	0800d127 	.word	0x0800d127
 800d0f8:	0800d127 	.word	0x0800d127
 800d0fc:	0800d11f 	.word	0x0800d11f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d100:	f7fe fe42 	bl	800bd88 <HAL_RCC_GetPCLK1Freq>
 800d104:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d106:	e014      	b.n	800d132 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d108:	f7fe fe54 	bl	800bdb4 <HAL_RCC_GetPCLK2Freq>
 800d10c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d10e:	e010      	b.n	800d132 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d110:	4b26      	ldr	r3, [pc, #152]	@ (800d1ac <UART_SetConfig+0x594>)
 800d112:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d114:	e00d      	b.n	800d132 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d116:	f7fe fdc9 	bl	800bcac <HAL_RCC_GetSysClockFreq>
 800d11a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d11c:	e009      	b.n	800d132 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d11e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d122:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d124:	e005      	b.n	800d132 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800d126:	2300      	movs	r3, #0
 800d128:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d12a:	2301      	movs	r3, #1
 800d12c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d130:	bf00      	nop
    }

    if (pclk != 0U)
 800d132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d134:	2b00      	cmp	r3, #0
 800d136:	d021      	beq.n	800d17c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d13c:	4a1a      	ldr	r2, [pc, #104]	@ (800d1a8 <UART_SetConfig+0x590>)
 800d13e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d142:	461a      	mov	r2, r3
 800d144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d146:	fbb3 f2f2 	udiv	r2, r3, r2
 800d14a:	697b      	ldr	r3, [r7, #20]
 800d14c:	685b      	ldr	r3, [r3, #4]
 800d14e:	085b      	lsrs	r3, r3, #1
 800d150:	441a      	add	r2, r3
 800d152:	697b      	ldr	r3, [r7, #20]
 800d154:	685b      	ldr	r3, [r3, #4]
 800d156:	fbb2 f3f3 	udiv	r3, r2, r3
 800d15a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d15c:	6a3b      	ldr	r3, [r7, #32]
 800d15e:	2b0f      	cmp	r3, #15
 800d160:	d909      	bls.n	800d176 <UART_SetConfig+0x55e>
 800d162:	6a3b      	ldr	r3, [r7, #32]
 800d164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d168:	d205      	bcs.n	800d176 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d16a:	6a3b      	ldr	r3, [r7, #32]
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	697b      	ldr	r3, [r7, #20]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	60da      	str	r2, [r3, #12]
 800d174:	e002      	b.n	800d17c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800d176:	2301      	movs	r3, #1
 800d178:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d17c:	697b      	ldr	r3, [r7, #20]
 800d17e:	2201      	movs	r2, #1
 800d180:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	2201      	movs	r2, #1
 800d188:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d18c:	697b      	ldr	r3, [r7, #20]
 800d18e:	2200      	movs	r2, #0
 800d190:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d192:	697b      	ldr	r3, [r7, #20]
 800d194:	2200      	movs	r2, #0
 800d196:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d198:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d19c:	4618      	mov	r0, r3
 800d19e:	3730      	adds	r7, #48	@ 0x30
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d1a6:	bf00      	nop
 800d1a8:	08016938 	.word	0x08016938
 800d1ac:	00f42400 	.word	0x00f42400

0800d1b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b083      	sub	sp, #12
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1bc:	f003 0308 	and.w	r3, r3, #8
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d00a      	beq.n	800d1da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	685b      	ldr	r3, [r3, #4]
 800d1ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	430a      	orrs	r2, r1
 800d1d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1de:	f003 0301 	and.w	r3, r3, #1
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d00a      	beq.n	800d1fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	685b      	ldr	r3, [r3, #4]
 800d1ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	430a      	orrs	r2, r1
 800d1fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d200:	f003 0302 	and.w	r3, r3, #2
 800d204:	2b00      	cmp	r3, #0
 800d206:	d00a      	beq.n	800d21e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	685b      	ldr	r3, [r3, #4]
 800d20e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	430a      	orrs	r2, r1
 800d21c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d222:	f003 0304 	and.w	r3, r3, #4
 800d226:	2b00      	cmp	r3, #0
 800d228:	d00a      	beq.n	800d240 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	685b      	ldr	r3, [r3, #4]
 800d230:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	430a      	orrs	r2, r1
 800d23e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d244:	f003 0310 	and.w	r3, r3, #16
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d00a      	beq.n	800d262 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	689b      	ldr	r3, [r3, #8]
 800d252:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	430a      	orrs	r2, r1
 800d260:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d266:	f003 0320 	and.w	r3, r3, #32
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d00a      	beq.n	800d284 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	689b      	ldr	r3, [r3, #8]
 800d274:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	430a      	orrs	r2, r1
 800d282:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d288:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d01a      	beq.n	800d2c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	685b      	ldr	r3, [r3, #4]
 800d296:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	430a      	orrs	r2, r1
 800d2a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d2aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d2ae:	d10a      	bne.n	800d2c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	685b      	ldr	r3, [r3, #4]
 800d2b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	430a      	orrs	r2, r1
 800d2c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d00a      	beq.n	800d2e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	685b      	ldr	r3, [r3, #4]
 800d2d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	430a      	orrs	r2, r1
 800d2e6:	605a      	str	r2, [r3, #4]
  }
}
 800d2e8:	bf00      	nop
 800d2ea:	370c      	adds	r7, #12
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f2:	4770      	bx	lr

0800d2f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b098      	sub	sp, #96	@ 0x60
 800d2f8:	af02      	add	r7, sp, #8
 800d2fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2200      	movs	r2, #0
 800d300:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d304:	f7f8 feb8 	bl	8006078 <HAL_GetTick>
 800d308:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	f003 0308 	and.w	r3, r3, #8
 800d314:	2b08      	cmp	r3, #8
 800d316:	d12f      	bne.n	800d378 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d318:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d31c:	9300      	str	r3, [sp, #0]
 800d31e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d320:	2200      	movs	r2, #0
 800d322:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f000 f88e 	bl	800d448 <UART_WaitOnFlagUntilTimeout>
 800d32c:	4603      	mov	r3, r0
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d022      	beq.n	800d378 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d33a:	e853 3f00 	ldrex	r3, [r3]
 800d33e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d342:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d346:	653b      	str	r3, [r7, #80]	@ 0x50
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	461a      	mov	r2, r3
 800d34e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d350:	647b      	str	r3, [r7, #68]	@ 0x44
 800d352:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d354:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d356:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d358:	e841 2300 	strex	r3, r2, [r1]
 800d35c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d35e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d360:	2b00      	cmp	r3, #0
 800d362:	d1e6      	bne.n	800d332 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2220      	movs	r2, #32
 800d368:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2200      	movs	r2, #0
 800d370:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d374:	2303      	movs	r3, #3
 800d376:	e063      	b.n	800d440 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	f003 0304 	and.w	r3, r3, #4
 800d382:	2b04      	cmp	r3, #4
 800d384:	d149      	bne.n	800d41a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d386:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d38a:	9300      	str	r3, [sp, #0]
 800d38c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d38e:	2200      	movs	r2, #0
 800d390:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	f000 f857 	bl	800d448 <UART_WaitOnFlagUntilTimeout>
 800d39a:	4603      	mov	r3, r0
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d03c      	beq.n	800d41a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a8:	e853 3f00 	ldrex	r3, [r3]
 800d3ac:	623b      	str	r3, [r7, #32]
   return(result);
 800d3ae:	6a3b      	ldr	r3, [r7, #32]
 800d3b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d3b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	461a      	mov	r2, r3
 800d3bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3be:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d3c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d3c6:	e841 2300 	strex	r3, r2, [r1]
 800d3ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d1e6      	bne.n	800d3a0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	3308      	adds	r3, #8
 800d3d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	e853 3f00 	ldrex	r3, [r3]
 800d3e0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	f023 0301 	bic.w	r3, r3, #1
 800d3e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	3308      	adds	r3, #8
 800d3f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d3f2:	61fa      	str	r2, [r7, #28]
 800d3f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3f6:	69b9      	ldr	r1, [r7, #24]
 800d3f8:	69fa      	ldr	r2, [r7, #28]
 800d3fa:	e841 2300 	strex	r3, r2, [r1]
 800d3fe:	617b      	str	r3, [r7, #20]
   return(result);
 800d400:	697b      	ldr	r3, [r7, #20]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d1e5      	bne.n	800d3d2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	2220      	movs	r2, #32
 800d40a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	2200      	movs	r2, #0
 800d412:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d416:	2303      	movs	r3, #3
 800d418:	e012      	b.n	800d440 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	2220      	movs	r2, #32
 800d41e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2220      	movs	r2, #32
 800d426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2200      	movs	r2, #0
 800d42e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2200      	movs	r2, #0
 800d434:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2200      	movs	r2, #0
 800d43a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d43e:	2300      	movs	r3, #0
}
 800d440:	4618      	mov	r0, r3
 800d442:	3758      	adds	r7, #88	@ 0x58
 800d444:	46bd      	mov	sp, r7
 800d446:	bd80      	pop	{r7, pc}

0800d448 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b084      	sub	sp, #16
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	60f8      	str	r0, [r7, #12]
 800d450:	60b9      	str	r1, [r7, #8]
 800d452:	603b      	str	r3, [r7, #0]
 800d454:	4613      	mov	r3, r2
 800d456:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d458:	e04f      	b.n	800d4fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d45a:	69bb      	ldr	r3, [r7, #24]
 800d45c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d460:	d04b      	beq.n	800d4fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d462:	f7f8 fe09 	bl	8006078 <HAL_GetTick>
 800d466:	4602      	mov	r2, r0
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	1ad3      	subs	r3, r2, r3
 800d46c:	69ba      	ldr	r2, [r7, #24]
 800d46e:	429a      	cmp	r2, r3
 800d470:	d302      	bcc.n	800d478 <UART_WaitOnFlagUntilTimeout+0x30>
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d101      	bne.n	800d47c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d478:	2303      	movs	r3, #3
 800d47a:	e04e      	b.n	800d51a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	f003 0304 	and.w	r3, r3, #4
 800d486:	2b00      	cmp	r3, #0
 800d488:	d037      	beq.n	800d4fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	2b80      	cmp	r3, #128	@ 0x80
 800d48e:	d034      	beq.n	800d4fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	2b40      	cmp	r3, #64	@ 0x40
 800d494:	d031      	beq.n	800d4fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	69db      	ldr	r3, [r3, #28]
 800d49c:	f003 0308 	and.w	r3, r3, #8
 800d4a0:	2b08      	cmp	r3, #8
 800d4a2:	d110      	bne.n	800d4c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	2208      	movs	r2, #8
 800d4aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d4ac:	68f8      	ldr	r0, [r7, #12]
 800d4ae:	f000 f920 	bl	800d6f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2208      	movs	r2, #8
 800d4b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	2200      	movs	r2, #0
 800d4be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	e029      	b.n	800d51a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	69db      	ldr	r3, [r3, #28]
 800d4cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d4d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d4d4:	d111      	bne.n	800d4fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d4de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d4e0:	68f8      	ldr	r0, [r7, #12]
 800d4e2:	f000 f906 	bl	800d6f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	2220      	movs	r2, #32
 800d4ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d4f6:	2303      	movs	r3, #3
 800d4f8:	e00f      	b.n	800d51a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	69da      	ldr	r2, [r3, #28]
 800d500:	68bb      	ldr	r3, [r7, #8]
 800d502:	4013      	ands	r3, r2
 800d504:	68ba      	ldr	r2, [r7, #8]
 800d506:	429a      	cmp	r2, r3
 800d508:	bf0c      	ite	eq
 800d50a:	2301      	moveq	r3, #1
 800d50c:	2300      	movne	r3, #0
 800d50e:	b2db      	uxtb	r3, r3
 800d510:	461a      	mov	r2, r3
 800d512:	79fb      	ldrb	r3, [r7, #7]
 800d514:	429a      	cmp	r2, r3
 800d516:	d0a0      	beq.n	800d45a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d518:	2300      	movs	r3, #0
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3710      	adds	r7, #16
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}
	...

0800d524 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b096      	sub	sp, #88	@ 0x58
 800d528:	af00      	add	r7, sp, #0
 800d52a:	60f8      	str	r0, [r7, #12]
 800d52c:	60b9      	str	r1, [r7, #8]
 800d52e:	4613      	mov	r3, r2
 800d530:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	68ba      	ldr	r2, [r7, #8]
 800d536:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	88fa      	ldrh	r2, [r7, #6]
 800d53c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	2200      	movs	r2, #0
 800d544:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	2222      	movs	r2, #34	@ 0x22
 800d54c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d556:	2b00      	cmp	r3, #0
 800d558:	d02d      	beq.n	800d5b6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d560:	4a40      	ldr	r2, [pc, #256]	@ (800d664 <UART_Start_Receive_DMA+0x140>)
 800d562:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d56a:	4a3f      	ldr	r2, [pc, #252]	@ (800d668 <UART_Start_Receive_DMA+0x144>)
 800d56c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d574:	4a3d      	ldr	r2, [pc, #244]	@ (800d66c <UART_Start_Receive_DMA+0x148>)
 800d576:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d57e:	2200      	movs	r2, #0
 800d580:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	3324      	adds	r3, #36	@ 0x24
 800d58e:	4619      	mov	r1, r3
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d594:	461a      	mov	r2, r3
 800d596:	88fb      	ldrh	r3, [r7, #6]
 800d598:	f7fa fdfa 	bl	8008190 <HAL_DMA_Start_IT>
 800d59c:	4603      	mov	r3, r0
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d009      	beq.n	800d5b6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	2210      	movs	r2, #16
 800d5a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	2220      	movs	r2, #32
 800d5ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	e051      	b.n	800d65a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	691b      	ldr	r3, [r3, #16]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d018      	beq.n	800d5f0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5c6:	e853 3f00 	ldrex	r3, [r3]
 800d5ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d5d2:	657b      	str	r3, [r7, #84]	@ 0x54
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	461a      	mov	r2, r3
 800d5da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d5de:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d5e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d5e4:	e841 2300 	strex	r3, r2, [r1]
 800d5e8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d5ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d1e6      	bne.n	800d5be <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	3308      	adds	r3, #8
 800d5f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5fa:	e853 3f00 	ldrex	r3, [r3]
 800d5fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d602:	f043 0301 	orr.w	r3, r3, #1
 800d606:	653b      	str	r3, [r7, #80]	@ 0x50
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	3308      	adds	r3, #8
 800d60e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d610:	637a      	str	r2, [r7, #52]	@ 0x34
 800d612:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d614:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d616:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d618:	e841 2300 	strex	r3, r2, [r1]
 800d61c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d61e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d620:	2b00      	cmp	r3, #0
 800d622:	d1e5      	bne.n	800d5f0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	3308      	adds	r3, #8
 800d62a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	e853 3f00 	ldrex	r3, [r3]
 800d632:	613b      	str	r3, [r7, #16]
   return(result);
 800d634:	693b      	ldr	r3, [r7, #16]
 800d636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d63a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	3308      	adds	r3, #8
 800d642:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d644:	623a      	str	r2, [r7, #32]
 800d646:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d648:	69f9      	ldr	r1, [r7, #28]
 800d64a:	6a3a      	ldr	r2, [r7, #32]
 800d64c:	e841 2300 	strex	r3, r2, [r1]
 800d650:	61bb      	str	r3, [r7, #24]
   return(result);
 800d652:	69bb      	ldr	r3, [r7, #24]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d1e5      	bne.n	800d624 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d658:	2300      	movs	r3, #0
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	3758      	adds	r7, #88	@ 0x58
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	0800d875 	.word	0x0800d875
 800d668:	0800d9a1 	.word	0x0800d9a1
 800d66c:	0800d9df 	.word	0x0800d9df

0800d670 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d670:	b480      	push	{r7}
 800d672:	b08f      	sub	sp, #60	@ 0x3c
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d67e:	6a3b      	ldr	r3, [r7, #32]
 800d680:	e853 3f00 	ldrex	r3, [r3]
 800d684:	61fb      	str	r3, [r7, #28]
   return(result);
 800d686:	69fb      	ldr	r3, [r7, #28]
 800d688:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d68c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	461a      	mov	r2, r3
 800d694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d696:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d698:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d69a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d69c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d69e:	e841 2300 	strex	r3, r2, [r1]
 800d6a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d1e6      	bne.n	800d678 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	3308      	adds	r3, #8
 800d6b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	e853 3f00 	ldrex	r3, [r3]
 800d6b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d6ba:	68bb      	ldr	r3, [r7, #8]
 800d6bc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d6c0:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	3308      	adds	r3, #8
 800d6c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6ca:	61ba      	str	r2, [r7, #24]
 800d6cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6ce:	6979      	ldr	r1, [r7, #20]
 800d6d0:	69ba      	ldr	r2, [r7, #24]
 800d6d2:	e841 2300 	strex	r3, r2, [r1]
 800d6d6:	613b      	str	r3, [r7, #16]
   return(result);
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d1e5      	bne.n	800d6aa <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2220      	movs	r2, #32
 800d6e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800d6e6:	bf00      	nop
 800d6e8:	373c      	adds	r7, #60	@ 0x3c
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f0:	4770      	bx	lr

0800d6f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d6f2:	b480      	push	{r7}
 800d6f4:	b095      	sub	sp, #84	@ 0x54
 800d6f6:	af00      	add	r7, sp, #0
 800d6f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d702:	e853 3f00 	ldrex	r3, [r3]
 800d706:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d70a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d70e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	461a      	mov	r2, r3
 800d716:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d718:	643b      	str	r3, [r7, #64]	@ 0x40
 800d71a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d71c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d71e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d720:	e841 2300 	strex	r3, r2, [r1]
 800d724:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d1e6      	bne.n	800d6fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	3308      	adds	r3, #8
 800d732:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d734:	6a3b      	ldr	r3, [r7, #32]
 800d736:	e853 3f00 	ldrex	r3, [r3]
 800d73a:	61fb      	str	r3, [r7, #28]
   return(result);
 800d73c:	69fb      	ldr	r3, [r7, #28]
 800d73e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d742:	f023 0301 	bic.w	r3, r3, #1
 800d746:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	3308      	adds	r3, #8
 800d74e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d750:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d752:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d754:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d756:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d758:	e841 2300 	strex	r3, r2, [r1]
 800d75c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d760:	2b00      	cmp	r3, #0
 800d762:	d1e3      	bne.n	800d72c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d768:	2b01      	cmp	r3, #1
 800d76a:	d118      	bne.n	800d79e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	e853 3f00 	ldrex	r3, [r3]
 800d778:	60bb      	str	r3, [r7, #8]
   return(result);
 800d77a:	68bb      	ldr	r3, [r7, #8]
 800d77c:	f023 0310 	bic.w	r3, r3, #16
 800d780:	647b      	str	r3, [r7, #68]	@ 0x44
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	461a      	mov	r2, r3
 800d788:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d78a:	61bb      	str	r3, [r7, #24]
 800d78c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d78e:	6979      	ldr	r1, [r7, #20]
 800d790:	69ba      	ldr	r2, [r7, #24]
 800d792:	e841 2300 	strex	r3, r2, [r1]
 800d796:	613b      	str	r3, [r7, #16]
   return(result);
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d1e6      	bne.n	800d76c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2220      	movs	r2, #32
 800d7a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d7b2:	bf00      	nop
 800d7b4:	3754      	adds	r7, #84	@ 0x54
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7bc:	4770      	bx	lr

0800d7be <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d7be:	b580      	push	{r7, lr}
 800d7c0:	b090      	sub	sp, #64	@ 0x40
 800d7c2:	af00      	add	r7, sp, #0
 800d7c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	f003 0320 	and.w	r3, r3, #32
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d137      	bne.n	800d84a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d7da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7dc:	2200      	movs	r2, #0
 800d7de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d7e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	3308      	adds	r3, #8
 800d7e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7ec:	e853 3f00 	ldrex	r3, [r3]
 800d7f0:	623b      	str	r3, [r7, #32]
   return(result);
 800d7f2:	6a3b      	ldr	r3, [r7, #32]
 800d7f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d7f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d7fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	3308      	adds	r3, #8
 800d800:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d802:	633a      	str	r2, [r7, #48]	@ 0x30
 800d804:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d806:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d80a:	e841 2300 	strex	r3, r2, [r1]
 800d80e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d812:	2b00      	cmp	r3, #0
 800d814:	d1e5      	bne.n	800d7e2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d81c:	693b      	ldr	r3, [r7, #16]
 800d81e:	e853 3f00 	ldrex	r3, [r3]
 800d822:	60fb      	str	r3, [r7, #12]
   return(result);
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d82a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d82c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	461a      	mov	r2, r3
 800d832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d834:	61fb      	str	r3, [r7, #28]
 800d836:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d838:	69b9      	ldr	r1, [r7, #24]
 800d83a:	69fa      	ldr	r2, [r7, #28]
 800d83c:	e841 2300 	strex	r3, r2, [r1]
 800d840:	617b      	str	r3, [r7, #20]
   return(result);
 800d842:	697b      	ldr	r3, [r7, #20]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d1e6      	bne.n	800d816 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d848:	e002      	b.n	800d850 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d84a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d84c:	f7ff f9bc 	bl	800cbc8 <HAL_UART_TxCpltCallback>
}
 800d850:	bf00      	nop
 800d852:	3740      	adds	r7, #64	@ 0x40
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d864:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d866:	68f8      	ldr	r0, [r7, #12]
 800d868:	f7ff f9b8 	bl	800cbdc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d86c:	bf00      	nop
 800d86e:	3710      	adds	r7, #16
 800d870:	46bd      	mov	sp, r7
 800d872:	bd80      	pop	{r7, pc}

0800d874 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b09c      	sub	sp, #112	@ 0x70
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d880:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	f003 0320 	and.w	r3, r3, #32
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d171      	bne.n	800d974 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d890:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d892:	2200      	movs	r2, #0
 800d894:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d898:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d89e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8a0:	e853 3f00 	ldrex	r3, [r3]
 800d8a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d8a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d8a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d8ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d8ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d8b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d8b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d8bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d8be:	e841 2300 	strex	r3, r2, [r1]
 800d8c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d8c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d1e6      	bne.n	800d898 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	3308      	adds	r3, #8
 800d8d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d4:	e853 3f00 	ldrex	r3, [r3]
 800d8d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d8da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8dc:	f023 0301 	bic.w	r3, r3, #1
 800d8e0:	667b      	str	r3, [r7, #100]	@ 0x64
 800d8e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	3308      	adds	r3, #8
 800d8e8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d8ea:	647a      	str	r2, [r7, #68]	@ 0x44
 800d8ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d8f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d8f2:	e841 2300 	strex	r3, r2, [r1]
 800d8f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d8f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d1e5      	bne.n	800d8ca <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	3308      	adds	r3, #8
 800d904:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d908:	e853 3f00 	ldrex	r3, [r3]
 800d90c:	623b      	str	r3, [r7, #32]
   return(result);
 800d90e:	6a3b      	ldr	r3, [r7, #32]
 800d910:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d914:	663b      	str	r3, [r7, #96]	@ 0x60
 800d916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	3308      	adds	r3, #8
 800d91c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d91e:	633a      	str	r2, [r7, #48]	@ 0x30
 800d920:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d922:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d924:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d926:	e841 2300 	strex	r3, r2, [r1]
 800d92a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d92c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d1e5      	bne.n	800d8fe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d932:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d934:	2220      	movs	r2, #32
 800d936:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d93a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d93c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d93e:	2b01      	cmp	r3, #1
 800d940:	d118      	bne.n	800d974 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	e853 3f00 	ldrex	r3, [r3]
 800d94e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	f023 0310 	bic.w	r3, r3, #16
 800d956:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	461a      	mov	r2, r3
 800d95e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d960:	61fb      	str	r3, [r7, #28]
 800d962:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d964:	69b9      	ldr	r1, [r7, #24]
 800d966:	69fa      	ldr	r2, [r7, #28]
 800d968:	e841 2300 	strex	r3, r2, [r1]
 800d96c:	617b      	str	r3, [r7, #20]
   return(result);
 800d96e:	697b      	ldr	r3, [r7, #20]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d1e6      	bne.n	800d942 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d976:	2200      	movs	r2, #0
 800d978:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d97a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d97c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d97e:	2b01      	cmp	r3, #1
 800d980:	d107      	bne.n	800d992 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d982:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d984:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d988:	4619      	mov	r1, r3
 800d98a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d98c:	f7f8 f886 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d990:	e002      	b.n	800d998 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d992:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d994:	f7ff f92c 	bl	800cbf0 <HAL_UART_RxCpltCallback>
}
 800d998:	bf00      	nop
 800d99a:	3770      	adds	r7, #112	@ 0x70
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}

0800d9a0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b084      	sub	sp, #16
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ac:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	2201      	movs	r2, #1
 800d9b2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d109      	bne.n	800d9d0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d9c2:	085b      	lsrs	r3, r3, #1
 800d9c4:	b29b      	uxth	r3, r3
 800d9c6:	4619      	mov	r1, r3
 800d9c8:	68f8      	ldr	r0, [r7, #12]
 800d9ca:	f7f8 f867 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d9ce:	e002      	b.n	800d9d6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d9d0:	68f8      	ldr	r0, [r7, #12]
 800d9d2:	f7ff f917 	bl	800cc04 <HAL_UART_RxHalfCpltCallback>
}
 800d9d6:	bf00      	nop
 800d9d8:	3710      	adds	r7, #16
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	bd80      	pop	{r7, pc}

0800d9de <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d9de:	b580      	push	{r7, lr}
 800d9e0:	b086      	sub	sp, #24
 800d9e2:	af00      	add	r7, sp, #0
 800d9e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9ea:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d9ec:	697b      	ldr	r3, [r7, #20]
 800d9ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d9f2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d9f4:	697b      	ldr	r3, [r7, #20]
 800d9f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d9fa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	689b      	ldr	r3, [r3, #8]
 800da02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da06:	2b80      	cmp	r3, #128	@ 0x80
 800da08:	d109      	bne.n	800da1e <UART_DMAError+0x40>
 800da0a:	693b      	ldr	r3, [r7, #16]
 800da0c:	2b21      	cmp	r3, #33	@ 0x21
 800da0e:	d106      	bne.n	800da1e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800da10:	697b      	ldr	r3, [r7, #20]
 800da12:	2200      	movs	r2, #0
 800da14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800da18:	6978      	ldr	r0, [r7, #20]
 800da1a:	f7ff fe29 	bl	800d670 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800da1e:	697b      	ldr	r3, [r7, #20]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	689b      	ldr	r3, [r3, #8]
 800da24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da28:	2b40      	cmp	r3, #64	@ 0x40
 800da2a:	d109      	bne.n	800da40 <UART_DMAError+0x62>
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	2b22      	cmp	r3, #34	@ 0x22
 800da30:	d106      	bne.n	800da40 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	2200      	movs	r2, #0
 800da36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800da3a:	6978      	ldr	r0, [r7, #20]
 800da3c:	f7ff fe59 	bl	800d6f2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800da40:	697b      	ldr	r3, [r7, #20]
 800da42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da46:	f043 0210 	orr.w	r2, r3, #16
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800da50:	6978      	ldr	r0, [r7, #20]
 800da52:	f7f8 f967 	bl	8005d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da56:	bf00      	nop
 800da58:	3718      	adds	r7, #24
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd80      	pop	{r7, pc}

0800da5e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800da5e:	b580      	push	{r7, lr}
 800da60:	b084      	sub	sp, #16
 800da62:	af00      	add	r7, sp, #0
 800da64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	2200      	movs	r2, #0
 800da70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800da74:	68f8      	ldr	r0, [r7, #12]
 800da76:	f7f8 f955 	bl	8005d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800da7a:	bf00      	nop
 800da7c:	3710      	adds	r7, #16
 800da7e:	46bd      	mov	sp, r7
 800da80:	bd80      	pop	{r7, pc}

0800da82 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800da82:	b580      	push	{r7, lr}
 800da84:	b088      	sub	sp, #32
 800da86:	af00      	add	r7, sp, #0
 800da88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	e853 3f00 	ldrex	r3, [r3]
 800da96:	60bb      	str	r3, [r7, #8]
   return(result);
 800da98:	68bb      	ldr	r3, [r7, #8]
 800da9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da9e:	61fb      	str	r3, [r7, #28]
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	461a      	mov	r2, r3
 800daa6:	69fb      	ldr	r3, [r7, #28]
 800daa8:	61bb      	str	r3, [r7, #24]
 800daaa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daac:	6979      	ldr	r1, [r7, #20]
 800daae:	69ba      	ldr	r2, [r7, #24]
 800dab0:	e841 2300 	strex	r3, r2, [r1]
 800dab4:	613b      	str	r3, [r7, #16]
   return(result);
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d1e6      	bne.n	800da8a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	2220      	movs	r2, #32
 800dac0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	2200      	movs	r2, #0
 800dac8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	f7ff f87c 	bl	800cbc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dad0:	bf00      	nop
 800dad2:	3720      	adds	r7, #32
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}

0800dad8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dad8:	b480      	push	{r7}
 800dada:	b083      	sub	sp, #12
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dae0:	bf00      	nop
 800dae2:	370c      	adds	r7, #12
 800dae4:	46bd      	mov	sp, r7
 800dae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daea:	4770      	bx	lr

0800daec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800daec:	b480      	push	{r7}
 800daee:	b083      	sub	sp, #12
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800daf4:	bf00      	nop
 800daf6:	370c      	adds	r7, #12
 800daf8:	46bd      	mov	sp, r7
 800dafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafe:	4770      	bx	lr

0800db00 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800db00:	b480      	push	{r7}
 800db02:	b083      	sub	sp, #12
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800db08:	bf00      	nop
 800db0a:	370c      	adds	r7, #12
 800db0c:	46bd      	mov	sp, r7
 800db0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db12:	4770      	bx	lr

0800db14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800db14:	b480      	push	{r7}
 800db16:	b085      	sub	sp, #20
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800db22:	2b01      	cmp	r3, #1
 800db24:	d101      	bne.n	800db2a <HAL_UARTEx_DisableFifoMode+0x16>
 800db26:	2302      	movs	r3, #2
 800db28:	e027      	b.n	800db7a <HAL_UARTEx_DisableFifoMode+0x66>
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	2201      	movs	r2, #1
 800db2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	2224      	movs	r2, #36	@ 0x24
 800db36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	681a      	ldr	r2, [r3, #0]
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	f022 0201 	bic.w	r2, r2, #1
 800db50:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800db58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2200      	movs	r2, #0
 800db5e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	68fa      	ldr	r2, [r7, #12]
 800db66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2220      	movs	r2, #32
 800db6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	2200      	movs	r2, #0
 800db74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800db78:	2300      	movs	r3, #0
}
 800db7a:	4618      	mov	r0, r3
 800db7c:	3714      	adds	r7, #20
 800db7e:	46bd      	mov	sp, r7
 800db80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db84:	4770      	bx	lr

0800db86 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800db86:	b580      	push	{r7, lr}
 800db88:	b084      	sub	sp, #16
 800db8a:	af00      	add	r7, sp, #0
 800db8c:	6078      	str	r0, [r7, #4]
 800db8e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800db96:	2b01      	cmp	r3, #1
 800db98:	d101      	bne.n	800db9e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800db9a:	2302      	movs	r3, #2
 800db9c:	e02d      	b.n	800dbfa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	2201      	movs	r2, #1
 800dba2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	2224      	movs	r2, #36	@ 0x24
 800dbaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	681a      	ldr	r2, [r3, #0]
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f022 0201 	bic.w	r2, r2, #1
 800dbc4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	689b      	ldr	r3, [r3, #8]
 800dbcc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	683a      	ldr	r2, [r7, #0]
 800dbd6:	430a      	orrs	r2, r1
 800dbd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f000 f8a4 	bl	800dd28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	68fa      	ldr	r2, [r7, #12]
 800dbe6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2220      	movs	r2, #32
 800dbec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dbf8:	2300      	movs	r3, #0
}
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	3710      	adds	r7, #16
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	bd80      	pop	{r7, pc}

0800dc02 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dc02:	b580      	push	{r7, lr}
 800dc04:	b084      	sub	sp, #16
 800dc06:	af00      	add	r7, sp, #0
 800dc08:	6078      	str	r0, [r7, #4]
 800dc0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dc12:	2b01      	cmp	r3, #1
 800dc14:	d101      	bne.n	800dc1a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dc16:	2302      	movs	r3, #2
 800dc18:	e02d      	b.n	800dc76 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2201      	movs	r2, #1
 800dc1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2224      	movs	r2, #36	@ 0x24
 800dc26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	681a      	ldr	r2, [r3, #0]
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	f022 0201 	bic.w	r2, r2, #1
 800dc40:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	689b      	ldr	r3, [r3, #8]
 800dc48:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	683a      	ldr	r2, [r7, #0]
 800dc52:	430a      	orrs	r2, r1
 800dc54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f000 f866 	bl	800dd28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	68fa      	ldr	r2, [r7, #12]
 800dc62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	2220      	movs	r2, #32
 800dc68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dc74:	2300      	movs	r3, #0
}
 800dc76:	4618      	mov	r0, r3
 800dc78:	3710      	adds	r7, #16
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	bd80      	pop	{r7, pc}

0800dc7e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dc7e:	b580      	push	{r7, lr}
 800dc80:	b08c      	sub	sp, #48	@ 0x30
 800dc82:	af00      	add	r7, sp, #0
 800dc84:	60f8      	str	r0, [r7, #12]
 800dc86:	60b9      	str	r1, [r7, #8]
 800dc88:	4613      	mov	r3, r2
 800dc8a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc92:	2b20      	cmp	r3, #32
 800dc94:	d142      	bne.n	800dd1c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800dc96:	68bb      	ldr	r3, [r7, #8]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d002      	beq.n	800dca2 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800dc9c:	88fb      	ldrh	r3, [r7, #6]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d101      	bne.n	800dca6 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800dca2:	2301      	movs	r3, #1
 800dca4:	e03b      	b.n	800dd1e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	2201      	movs	r2, #1
 800dcaa:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	2200      	movs	r2, #0
 800dcb0:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800dcb2:	88fb      	ldrh	r3, [r7, #6]
 800dcb4:	461a      	mov	r2, r3
 800dcb6:	68b9      	ldr	r1, [r7, #8]
 800dcb8:	68f8      	ldr	r0, [r7, #12]
 800dcba:	f7ff fc33 	bl	800d524 <UART_Start_Receive_DMA>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800dcc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d124      	bne.n	800dd16 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcd0:	2b01      	cmp	r3, #1
 800dcd2:	d11d      	bne.n	800dd10 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	2210      	movs	r2, #16
 800dcda:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dce2:	69bb      	ldr	r3, [r7, #24]
 800dce4:	e853 3f00 	ldrex	r3, [r3]
 800dce8:	617b      	str	r3, [r7, #20]
   return(result);
 800dcea:	697b      	ldr	r3, [r7, #20]
 800dcec:	f043 0310 	orr.w	r3, r3, #16
 800dcf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcfa:	627b      	str	r3, [r7, #36]	@ 0x24
 800dcfc:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcfe:	6a39      	ldr	r1, [r7, #32]
 800dd00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dd02:	e841 2300 	strex	r3, r2, [r1]
 800dd06:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd08:	69fb      	ldr	r3, [r7, #28]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d1e6      	bne.n	800dcdc <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800dd0e:	e002      	b.n	800dd16 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800dd10:	2301      	movs	r3, #1
 800dd12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800dd16:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800dd1a:	e000      	b.n	800dd1e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800dd1c:	2302      	movs	r3, #2
  }
}
 800dd1e:	4618      	mov	r0, r3
 800dd20:	3730      	adds	r7, #48	@ 0x30
 800dd22:	46bd      	mov	sp, r7
 800dd24:	bd80      	pop	{r7, pc}
	...

0800dd28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dd28:	b480      	push	{r7}
 800dd2a:	b085      	sub	sp, #20
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d108      	bne.n	800dd4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2201      	movs	r2, #1
 800dd3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	2201      	movs	r2, #1
 800dd44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dd48:	e031      	b.n	800ddae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dd4a:	2308      	movs	r3, #8
 800dd4c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800dd4e:	2308      	movs	r3, #8
 800dd50:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	689b      	ldr	r3, [r3, #8]
 800dd58:	0e5b      	lsrs	r3, r3, #25
 800dd5a:	b2db      	uxtb	r3, r3
 800dd5c:	f003 0307 	and.w	r3, r3, #7
 800dd60:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	689b      	ldr	r3, [r3, #8]
 800dd68:	0f5b      	lsrs	r3, r3, #29
 800dd6a:	b2db      	uxtb	r3, r3
 800dd6c:	f003 0307 	and.w	r3, r3, #7
 800dd70:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dd72:	7bbb      	ldrb	r3, [r7, #14]
 800dd74:	7b3a      	ldrb	r2, [r7, #12]
 800dd76:	4911      	ldr	r1, [pc, #68]	@ (800ddbc <UARTEx_SetNbDataToProcess+0x94>)
 800dd78:	5c8a      	ldrb	r2, [r1, r2]
 800dd7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dd7e:	7b3a      	ldrb	r2, [r7, #12]
 800dd80:	490f      	ldr	r1, [pc, #60]	@ (800ddc0 <UARTEx_SetNbDataToProcess+0x98>)
 800dd82:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dd84:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd88:	b29a      	uxth	r2, r3
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dd90:	7bfb      	ldrb	r3, [r7, #15]
 800dd92:	7b7a      	ldrb	r2, [r7, #13]
 800dd94:	4909      	ldr	r1, [pc, #36]	@ (800ddbc <UARTEx_SetNbDataToProcess+0x94>)
 800dd96:	5c8a      	ldrb	r2, [r1, r2]
 800dd98:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dd9c:	7b7a      	ldrb	r2, [r7, #13]
 800dd9e:	4908      	ldr	r1, [pc, #32]	@ (800ddc0 <UARTEx_SetNbDataToProcess+0x98>)
 800dda0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dda2:	fb93 f3f2 	sdiv	r3, r3, r2
 800dda6:	b29a      	uxth	r2, r3
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ddae:	bf00      	nop
 800ddb0:	3714      	adds	r7, #20
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb8:	4770      	bx	lr
 800ddba:	bf00      	nop
 800ddbc:	08016950 	.word	0x08016950
 800ddc0:	08016958 	.word	0x08016958

0800ddc4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b085      	sub	sp, #20
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	2200      	movs	r2, #0
 800ddd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ddd4:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800ddd8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	b29a      	uxth	r2, r3
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800dde4:	2300      	movs	r3, #0
}
 800dde6:	4618      	mov	r0, r3
 800dde8:	3714      	adds	r7, #20
 800ddea:	46bd      	mov	sp, r7
 800ddec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf0:	4770      	bx	lr

0800ddf2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ddf2:	b480      	push	{r7}
 800ddf4:	b085      	sub	sp, #20
 800ddf6:	af00      	add	r7, sp, #0
 800ddf8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ddfa:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800ddfe:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800de06:	b29a      	uxth	r2, r3
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	b29b      	uxth	r3, r3
 800de0c:	43db      	mvns	r3, r3
 800de0e:	b29b      	uxth	r3, r3
 800de10:	4013      	ands	r3, r2
 800de12:	b29a      	uxth	r2, r3
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800de1a:	2300      	movs	r3, #0
}
 800de1c:	4618      	mov	r0, r3
 800de1e:	3714      	adds	r7, #20
 800de20:	46bd      	mov	sp, r7
 800de22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de26:	4770      	bx	lr

0800de28 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800de28:	b480      	push	{r7}
 800de2a:	b085      	sub	sp, #20
 800de2c:	af00      	add	r7, sp, #0
 800de2e:	60f8      	str	r0, [r7, #12]
 800de30:	1d3b      	adds	r3, r7, #4
 800de32:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	2201      	movs	r2, #1
 800de3a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	2200      	movs	r2, #0
 800de42:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	2200      	movs	r2, #0
 800de4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	2200      	movs	r2, #0
 800de52:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800de56:	2300      	movs	r3, #0
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3714      	adds	r7, #20
 800de5c:	46bd      	mov	sp, r7
 800de5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de62:	4770      	bx	lr

0800de64 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800de64:	b480      	push	{r7}
 800de66:	b0a7      	sub	sp, #156	@ 0x9c
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
 800de6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800de6e:	2300      	movs	r3, #0
 800de70:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800de74:	687a      	ldr	r2, [r7, #4]
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	781b      	ldrb	r3, [r3, #0]
 800de7a:	009b      	lsls	r3, r3, #2
 800de7c:	4413      	add	r3, r2
 800de7e:	881b      	ldrh	r3, [r3, #0]
 800de80:	b29b      	uxth	r3, r3
 800de82:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800de86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de8a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	78db      	ldrb	r3, [r3, #3]
 800de92:	2b03      	cmp	r3, #3
 800de94:	d81f      	bhi.n	800ded6 <USB_ActivateEndpoint+0x72>
 800de96:	a201      	add	r2, pc, #4	@ (adr r2, 800de9c <USB_ActivateEndpoint+0x38>)
 800de98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de9c:	0800dead 	.word	0x0800dead
 800dea0:	0800dec9 	.word	0x0800dec9
 800dea4:	0800dedf 	.word	0x0800dedf
 800dea8:	0800debb 	.word	0x0800debb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800deac:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800deb0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800deb4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800deb8:	e012      	b.n	800dee0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800deba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800debe:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800dec2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800dec6:	e00b      	b.n	800dee0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800dec8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800decc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ded0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800ded4:	e004      	b.n	800dee0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800ded6:	2301      	movs	r3, #1
 800ded8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800dedc:	e000      	b.n	800dee0 <USB_ActivateEndpoint+0x7c>
      break;
 800dede:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	009b      	lsls	r3, r3, #2
 800dee8:	441a      	add	r2, r3
 800deea:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800deee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800def2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800def6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800defa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800defe:	b29b      	uxth	r3, r3
 800df00:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800df02:	687a      	ldr	r2, [r7, #4]
 800df04:	683b      	ldr	r3, [r7, #0]
 800df06:	781b      	ldrb	r3, [r3, #0]
 800df08:	009b      	lsls	r3, r3, #2
 800df0a:	4413      	add	r3, r2
 800df0c:	881b      	ldrh	r3, [r3, #0]
 800df0e:	b29b      	uxth	r3, r3
 800df10:	b21b      	sxth	r3, r3
 800df12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df1a:	b21a      	sxth	r2, r3
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	781b      	ldrb	r3, [r3, #0]
 800df20:	b21b      	sxth	r3, r3
 800df22:	4313      	orrs	r3, r2
 800df24:	b21b      	sxth	r3, r3
 800df26:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800df2a:	687a      	ldr	r2, [r7, #4]
 800df2c:	683b      	ldr	r3, [r7, #0]
 800df2e:	781b      	ldrb	r3, [r3, #0]
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	441a      	add	r2, r3
 800df34:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800df38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df48:	b29b      	uxth	r3, r3
 800df4a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	7b1b      	ldrb	r3, [r3, #12]
 800df50:	2b00      	cmp	r3, #0
 800df52:	f040 8180 	bne.w	800e256 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	785b      	ldrb	r3, [r3, #1]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	f000 8084 	beq.w	800e068 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	61bb      	str	r3, [r7, #24]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df6a:	b29b      	uxth	r3, r3
 800df6c:	461a      	mov	r2, r3
 800df6e:	69bb      	ldr	r3, [r7, #24]
 800df70:	4413      	add	r3, r2
 800df72:	61bb      	str	r3, [r7, #24]
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	00da      	lsls	r2, r3, #3
 800df7a:	69bb      	ldr	r3, [r7, #24]
 800df7c:	4413      	add	r3, r2
 800df7e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800df82:	617b      	str	r3, [r7, #20]
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	88db      	ldrh	r3, [r3, #6]
 800df88:	085b      	lsrs	r3, r3, #1
 800df8a:	b29b      	uxth	r3, r3
 800df8c:	005b      	lsls	r3, r3, #1
 800df8e:	b29a      	uxth	r2, r3
 800df90:	697b      	ldr	r3, [r7, #20]
 800df92:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800df94:	687a      	ldr	r2, [r7, #4]
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	781b      	ldrb	r3, [r3, #0]
 800df9a:	009b      	lsls	r3, r3, #2
 800df9c:	4413      	add	r3, r2
 800df9e:	881b      	ldrh	r3, [r3, #0]
 800dfa0:	827b      	strh	r3, [r7, #18]
 800dfa2:	8a7b      	ldrh	r3, [r7, #18]
 800dfa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d01b      	beq.n	800dfe4 <USB_ActivateEndpoint+0x180>
 800dfac:	687a      	ldr	r2, [r7, #4]
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	009b      	lsls	r3, r3, #2
 800dfb4:	4413      	add	r3, r2
 800dfb6:	881b      	ldrh	r3, [r3, #0]
 800dfb8:	b29b      	uxth	r3, r3
 800dfba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dfbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dfc2:	823b      	strh	r3, [r7, #16]
 800dfc4:	687a      	ldr	r2, [r7, #4]
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	781b      	ldrb	r3, [r3, #0]
 800dfca:	009b      	lsls	r3, r3, #2
 800dfcc:	441a      	add	r2, r3
 800dfce:	8a3b      	ldrh	r3, [r7, #16]
 800dfd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dfd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dfd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dfdc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dfe0:	b29b      	uxth	r3, r3
 800dfe2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	78db      	ldrb	r3, [r3, #3]
 800dfe8:	2b01      	cmp	r3, #1
 800dfea:	d020      	beq.n	800e02e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dfec:	687a      	ldr	r2, [r7, #4]
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	781b      	ldrb	r3, [r3, #0]
 800dff2:	009b      	lsls	r3, r3, #2
 800dff4:	4413      	add	r3, r2
 800dff6:	881b      	ldrh	r3, [r3, #0]
 800dff8:	b29b      	uxth	r3, r3
 800dffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dffe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e002:	81bb      	strh	r3, [r7, #12]
 800e004:	89bb      	ldrh	r3, [r7, #12]
 800e006:	f083 0320 	eor.w	r3, r3, #32
 800e00a:	81bb      	strh	r3, [r7, #12]
 800e00c:	687a      	ldr	r2, [r7, #4]
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	781b      	ldrb	r3, [r3, #0]
 800e012:	009b      	lsls	r3, r3, #2
 800e014:	441a      	add	r2, r3
 800e016:	89bb      	ldrh	r3, [r7, #12]
 800e018:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e01c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e020:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e028:	b29b      	uxth	r3, r3
 800e02a:	8013      	strh	r3, [r2, #0]
 800e02c:	e3f9      	b.n	800e822 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e02e:	687a      	ldr	r2, [r7, #4]
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	781b      	ldrb	r3, [r3, #0]
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	4413      	add	r3, r2
 800e038:	881b      	ldrh	r3, [r3, #0]
 800e03a:	b29b      	uxth	r3, r3
 800e03c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e040:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e044:	81fb      	strh	r3, [r7, #14]
 800e046:	687a      	ldr	r2, [r7, #4]
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	781b      	ldrb	r3, [r3, #0]
 800e04c:	009b      	lsls	r3, r3, #2
 800e04e:	441a      	add	r2, r3
 800e050:	89fb      	ldrh	r3, [r7, #14]
 800e052:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e056:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e05a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e05e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e062:	b29b      	uxth	r3, r3
 800e064:	8013      	strh	r3, [r2, #0]
 800e066:	e3dc      	b.n	800e822 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e072:	b29b      	uxth	r3, r3
 800e074:	461a      	mov	r2, r3
 800e076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e078:	4413      	add	r3, r2
 800e07a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	781b      	ldrb	r3, [r3, #0]
 800e080:	00da      	lsls	r2, r3, #3
 800e082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e084:	4413      	add	r3, r2
 800e086:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e08a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	88db      	ldrh	r3, [r3, #6]
 800e090:	085b      	lsrs	r3, r3, #1
 800e092:	b29b      	uxth	r3, r3
 800e094:	005b      	lsls	r3, r3, #1
 800e096:	b29a      	uxth	r2, r3
 800e098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e09a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e0a6:	b29b      	uxth	r3, r3
 800e0a8:	461a      	mov	r2, r3
 800e0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ac:	4413      	add	r3, r2
 800e0ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e0b0:	683b      	ldr	r3, [r7, #0]
 800e0b2:	781b      	ldrb	r3, [r3, #0]
 800e0b4:	00da      	lsls	r2, r3, #3
 800e0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b8:	4413      	add	r3, r2
 800e0ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e0be:	627b      	str	r3, [r7, #36]	@ 0x24
 800e0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c2:	881b      	ldrh	r3, [r3, #0]
 800e0c4:	b29b      	uxth	r3, r3
 800e0c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e0ca:	b29a      	uxth	r2, r3
 800e0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ce:	801a      	strh	r2, [r3, #0]
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	691b      	ldr	r3, [r3, #16]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d10a      	bne.n	800e0ee <USB_ActivateEndpoint+0x28a>
 800e0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0da:	881b      	ldrh	r3, [r3, #0]
 800e0dc:	b29b      	uxth	r3, r3
 800e0de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0e6:	b29a      	uxth	r2, r3
 800e0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ea:	801a      	strh	r2, [r3, #0]
 800e0ec:	e041      	b.n	800e172 <USB_ActivateEndpoint+0x30e>
 800e0ee:	683b      	ldr	r3, [r7, #0]
 800e0f0:	691b      	ldr	r3, [r3, #16]
 800e0f2:	2b3e      	cmp	r3, #62	@ 0x3e
 800e0f4:	d81c      	bhi.n	800e130 <USB_ActivateEndpoint+0x2cc>
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	691b      	ldr	r3, [r3, #16]
 800e0fa:	085b      	lsrs	r3, r3, #1
 800e0fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e100:	683b      	ldr	r3, [r7, #0]
 800e102:	691b      	ldr	r3, [r3, #16]
 800e104:	f003 0301 	and.w	r3, r3, #1
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d004      	beq.n	800e116 <USB_ActivateEndpoint+0x2b2>
 800e10c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e110:	3301      	adds	r3, #1
 800e112:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e118:	881b      	ldrh	r3, [r3, #0]
 800e11a:	b29a      	uxth	r2, r3
 800e11c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e120:	b29b      	uxth	r3, r3
 800e122:	029b      	lsls	r3, r3, #10
 800e124:	b29b      	uxth	r3, r3
 800e126:	4313      	orrs	r3, r2
 800e128:	b29a      	uxth	r2, r3
 800e12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e12c:	801a      	strh	r2, [r3, #0]
 800e12e:	e020      	b.n	800e172 <USB_ActivateEndpoint+0x30e>
 800e130:	683b      	ldr	r3, [r7, #0]
 800e132:	691b      	ldr	r3, [r3, #16]
 800e134:	095b      	lsrs	r3, r3, #5
 800e136:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	691b      	ldr	r3, [r3, #16]
 800e13e:	f003 031f 	and.w	r3, r3, #31
 800e142:	2b00      	cmp	r3, #0
 800e144:	d104      	bne.n	800e150 <USB_ActivateEndpoint+0x2ec>
 800e146:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e14a:	3b01      	subs	r3, #1
 800e14c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e152:	881b      	ldrh	r3, [r3, #0]
 800e154:	b29a      	uxth	r2, r3
 800e156:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e15a:	b29b      	uxth	r3, r3
 800e15c:	029b      	lsls	r3, r3, #10
 800e15e:	b29b      	uxth	r3, r3
 800e160:	4313      	orrs	r3, r2
 800e162:	b29b      	uxth	r3, r3
 800e164:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e168:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e16c:	b29a      	uxth	r2, r3
 800e16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e170:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e172:	687a      	ldr	r2, [r7, #4]
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	781b      	ldrb	r3, [r3, #0]
 800e178:	009b      	lsls	r3, r3, #2
 800e17a:	4413      	add	r3, r2
 800e17c:	881b      	ldrh	r3, [r3, #0]
 800e17e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e180:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e186:	2b00      	cmp	r3, #0
 800e188:	d01b      	beq.n	800e1c2 <USB_ActivateEndpoint+0x35e>
 800e18a:	687a      	ldr	r2, [r7, #4]
 800e18c:	683b      	ldr	r3, [r7, #0]
 800e18e:	781b      	ldrb	r3, [r3, #0]
 800e190:	009b      	lsls	r3, r3, #2
 800e192:	4413      	add	r3, r2
 800e194:	881b      	ldrh	r3, [r3, #0]
 800e196:	b29b      	uxth	r3, r3
 800e198:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e19c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1a0:	843b      	strh	r3, [r7, #32]
 800e1a2:	687a      	ldr	r2, [r7, #4]
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	781b      	ldrb	r3, [r3, #0]
 800e1a8:	009b      	lsls	r3, r3, #2
 800e1aa:	441a      	add	r2, r3
 800e1ac:	8c3b      	ldrh	r3, [r7, #32]
 800e1ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e1b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e1b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e1ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1be:	b29b      	uxth	r3, r3
 800e1c0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800e1c2:	683b      	ldr	r3, [r7, #0]
 800e1c4:	781b      	ldrb	r3, [r3, #0]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d124      	bne.n	800e214 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e1ca:	687a      	ldr	r2, [r7, #4]
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	781b      	ldrb	r3, [r3, #0]
 800e1d0:	009b      	lsls	r3, r3, #2
 800e1d2:	4413      	add	r3, r2
 800e1d4:	881b      	ldrh	r3, [r3, #0]
 800e1d6:	b29b      	uxth	r3, r3
 800e1d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e1dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e1e0:	83bb      	strh	r3, [r7, #28]
 800e1e2:	8bbb      	ldrh	r3, [r7, #28]
 800e1e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e1e8:	83bb      	strh	r3, [r7, #28]
 800e1ea:	8bbb      	ldrh	r3, [r7, #28]
 800e1ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e1f0:	83bb      	strh	r3, [r7, #28]
 800e1f2:	687a      	ldr	r2, [r7, #4]
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	009b      	lsls	r3, r3, #2
 800e1fa:	441a      	add	r2, r3
 800e1fc:	8bbb      	ldrh	r3, [r7, #28]
 800e1fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e202:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e206:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e20a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e20e:	b29b      	uxth	r3, r3
 800e210:	8013      	strh	r3, [r2, #0]
 800e212:	e306      	b.n	800e822 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800e214:	687a      	ldr	r2, [r7, #4]
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	781b      	ldrb	r3, [r3, #0]
 800e21a:	009b      	lsls	r3, r3, #2
 800e21c:	4413      	add	r3, r2
 800e21e:	881b      	ldrh	r3, [r3, #0]
 800e220:	b29b      	uxth	r3, r3
 800e222:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e22a:	83fb      	strh	r3, [r7, #30]
 800e22c:	8bfb      	ldrh	r3, [r7, #30]
 800e22e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e232:	83fb      	strh	r3, [r7, #30]
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	441a      	add	r2, r3
 800e23e:	8bfb      	ldrh	r3, [r7, #30]
 800e240:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e244:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e248:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e24c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e250:	b29b      	uxth	r3, r3
 800e252:	8013      	strh	r3, [r2, #0]
 800e254:	e2e5      	b.n	800e822 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	78db      	ldrb	r3, [r3, #3]
 800e25a:	2b02      	cmp	r3, #2
 800e25c:	d11e      	bne.n	800e29c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e25e:	687a      	ldr	r2, [r7, #4]
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	781b      	ldrb	r3, [r3, #0]
 800e264:	009b      	lsls	r3, r3, #2
 800e266:	4413      	add	r3, r2
 800e268:	881b      	ldrh	r3, [r3, #0]
 800e26a:	b29b      	uxth	r3, r3
 800e26c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e270:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e274:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800e278:	687a      	ldr	r2, [r7, #4]
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	781b      	ldrb	r3, [r3, #0]
 800e27e:	009b      	lsls	r3, r3, #2
 800e280:	441a      	add	r2, r3
 800e282:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e286:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e28a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e28e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e296:	b29b      	uxth	r3, r3
 800e298:	8013      	strh	r3, [r2, #0]
 800e29a:	e01d      	b.n	800e2d8 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800e29c:	687a      	ldr	r2, [r7, #4]
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	781b      	ldrb	r3, [r3, #0]
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	4413      	add	r3, r2
 800e2a6:	881b      	ldrh	r3, [r3, #0]
 800e2a8:	b29b      	uxth	r3, r3
 800e2aa:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e2ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e2b2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800e2b6:	687a      	ldr	r2, [r7, #4]
 800e2b8:	683b      	ldr	r3, [r7, #0]
 800e2ba:	781b      	ldrb	r3, [r3, #0]
 800e2bc:	009b      	lsls	r3, r3, #2
 800e2be:	441a      	add	r2, r3
 800e2c0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800e2c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e2c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e2cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e2d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2d4:	b29b      	uxth	r3, r3
 800e2d6:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2e2:	b29b      	uxth	r3, r3
 800e2e4:	461a      	mov	r2, r3
 800e2e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e2e8:	4413      	add	r3, r2
 800e2ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	00da      	lsls	r2, r3, #3
 800e2f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e2f4:	4413      	add	r3, r2
 800e2f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e2fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e2fc:	683b      	ldr	r3, [r7, #0]
 800e2fe:	891b      	ldrh	r3, [r3, #8]
 800e300:	085b      	lsrs	r3, r3, #1
 800e302:	b29b      	uxth	r3, r3
 800e304:	005b      	lsls	r3, r3, #1
 800e306:	b29a      	uxth	r2, r3
 800e308:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e30a:	801a      	strh	r2, [r3, #0]
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	677b      	str	r3, [r7, #116]	@ 0x74
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e316:	b29b      	uxth	r3, r3
 800e318:	461a      	mov	r2, r3
 800e31a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e31c:	4413      	add	r3, r2
 800e31e:	677b      	str	r3, [r7, #116]	@ 0x74
 800e320:	683b      	ldr	r3, [r7, #0]
 800e322:	781b      	ldrb	r3, [r3, #0]
 800e324:	00da      	lsls	r2, r3, #3
 800e326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e328:	4413      	add	r3, r2
 800e32a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800e32e:	673b      	str	r3, [r7, #112]	@ 0x70
 800e330:	683b      	ldr	r3, [r7, #0]
 800e332:	895b      	ldrh	r3, [r3, #10]
 800e334:	085b      	lsrs	r3, r3, #1
 800e336:	b29b      	uxth	r3, r3
 800e338:	005b      	lsls	r3, r3, #1
 800e33a:	b29a      	uxth	r2, r3
 800e33c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e33e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	785b      	ldrb	r3, [r3, #1]
 800e344:	2b00      	cmp	r3, #0
 800e346:	f040 81af 	bne.w	800e6a8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e34a:	687a      	ldr	r2, [r7, #4]
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	781b      	ldrb	r3, [r3, #0]
 800e350:	009b      	lsls	r3, r3, #2
 800e352:	4413      	add	r3, r2
 800e354:	881b      	ldrh	r3, [r3, #0]
 800e356:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800e35a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800e35e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e362:	2b00      	cmp	r3, #0
 800e364:	d01d      	beq.n	800e3a2 <USB_ActivateEndpoint+0x53e>
 800e366:	687a      	ldr	r2, [r7, #4]
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	781b      	ldrb	r3, [r3, #0]
 800e36c:	009b      	lsls	r3, r3, #2
 800e36e:	4413      	add	r3, r2
 800e370:	881b      	ldrh	r3, [r3, #0]
 800e372:	b29b      	uxth	r3, r3
 800e374:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e37c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800e380:	687a      	ldr	r2, [r7, #4]
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	781b      	ldrb	r3, [r3, #0]
 800e386:	009b      	lsls	r3, r3, #2
 800e388:	441a      	add	r2, r3
 800e38a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800e38e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e392:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e396:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e39a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e39e:	b29b      	uxth	r3, r3
 800e3a0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e3a2:	687a      	ldr	r2, [r7, #4]
 800e3a4:	683b      	ldr	r3, [r7, #0]
 800e3a6:	781b      	ldrb	r3, [r3, #0]
 800e3a8:	009b      	lsls	r3, r3, #2
 800e3aa:	4413      	add	r3, r2
 800e3ac:	881b      	ldrh	r3, [r3, #0]
 800e3ae:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800e3b2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800e3b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d01d      	beq.n	800e3fa <USB_ActivateEndpoint+0x596>
 800e3be:	687a      	ldr	r2, [r7, #4]
 800e3c0:	683b      	ldr	r3, [r7, #0]
 800e3c2:	781b      	ldrb	r3, [r3, #0]
 800e3c4:	009b      	lsls	r3, r3, #2
 800e3c6:	4413      	add	r3, r2
 800e3c8:	881b      	ldrh	r3, [r3, #0]
 800e3ca:	b29b      	uxth	r3, r3
 800e3cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e3d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e3d4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800e3d8:	687a      	ldr	r2, [r7, #4]
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	781b      	ldrb	r3, [r3, #0]
 800e3de:	009b      	lsls	r3, r3, #2
 800e3e0:	441a      	add	r2, r3
 800e3e2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800e3e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e3ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e3ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e3f2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e3f6:	b29b      	uxth	r3, r3
 800e3f8:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e3fa:	683b      	ldr	r3, [r7, #0]
 800e3fc:	785b      	ldrb	r3, [r3, #1]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d16b      	bne.n	800e4da <USB_ActivateEndpoint+0x676>
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e40c:	b29b      	uxth	r3, r3
 800e40e:	461a      	mov	r2, r3
 800e410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e412:	4413      	add	r3, r2
 800e414:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	781b      	ldrb	r3, [r3, #0]
 800e41a:	00da      	lsls	r2, r3, #3
 800e41c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e41e:	4413      	add	r3, r2
 800e420:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e424:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e426:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e428:	881b      	ldrh	r3, [r3, #0]
 800e42a:	b29b      	uxth	r3, r3
 800e42c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e430:	b29a      	uxth	r2, r3
 800e432:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e434:	801a      	strh	r2, [r3, #0]
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	691b      	ldr	r3, [r3, #16]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d10a      	bne.n	800e454 <USB_ActivateEndpoint+0x5f0>
 800e43e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e440:	881b      	ldrh	r3, [r3, #0]
 800e442:	b29b      	uxth	r3, r3
 800e444:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e448:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e44c:	b29a      	uxth	r2, r3
 800e44e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e450:	801a      	strh	r2, [r3, #0]
 800e452:	e05d      	b.n	800e510 <USB_ActivateEndpoint+0x6ac>
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	691b      	ldr	r3, [r3, #16]
 800e458:	2b3e      	cmp	r3, #62	@ 0x3e
 800e45a:	d81c      	bhi.n	800e496 <USB_ActivateEndpoint+0x632>
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	691b      	ldr	r3, [r3, #16]
 800e460:	085b      	lsrs	r3, r3, #1
 800e462:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e466:	683b      	ldr	r3, [r7, #0]
 800e468:	691b      	ldr	r3, [r3, #16]
 800e46a:	f003 0301 	and.w	r3, r3, #1
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d004      	beq.n	800e47c <USB_ActivateEndpoint+0x618>
 800e472:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e476:	3301      	adds	r3, #1
 800e478:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e47c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e47e:	881b      	ldrh	r3, [r3, #0]
 800e480:	b29a      	uxth	r2, r3
 800e482:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e486:	b29b      	uxth	r3, r3
 800e488:	029b      	lsls	r3, r3, #10
 800e48a:	b29b      	uxth	r3, r3
 800e48c:	4313      	orrs	r3, r2
 800e48e:	b29a      	uxth	r2, r3
 800e490:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e492:	801a      	strh	r2, [r3, #0]
 800e494:	e03c      	b.n	800e510 <USB_ActivateEndpoint+0x6ac>
 800e496:	683b      	ldr	r3, [r7, #0]
 800e498:	691b      	ldr	r3, [r3, #16]
 800e49a:	095b      	lsrs	r3, r3, #5
 800e49c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	691b      	ldr	r3, [r3, #16]
 800e4a4:	f003 031f 	and.w	r3, r3, #31
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d104      	bne.n	800e4b6 <USB_ActivateEndpoint+0x652>
 800e4ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e4b0:	3b01      	subs	r3, #1
 800e4b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e4b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4b8:	881b      	ldrh	r3, [r3, #0]
 800e4ba:	b29a      	uxth	r2, r3
 800e4bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e4c0:	b29b      	uxth	r3, r3
 800e4c2:	029b      	lsls	r3, r3, #10
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	4313      	orrs	r3, r2
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4d2:	b29a      	uxth	r2, r3
 800e4d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4d6:	801a      	strh	r2, [r3, #0]
 800e4d8:	e01a      	b.n	800e510 <USB_ActivateEndpoint+0x6ac>
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	785b      	ldrb	r3, [r3, #1]
 800e4de:	2b01      	cmp	r3, #1
 800e4e0:	d116      	bne.n	800e510 <USB_ActivateEndpoint+0x6ac>
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	657b      	str	r3, [r7, #84]	@ 0x54
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e4ec:	b29b      	uxth	r3, r3
 800e4ee:	461a      	mov	r2, r3
 800e4f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4f2:	4413      	add	r3, r2
 800e4f4:	657b      	str	r3, [r7, #84]	@ 0x54
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	00da      	lsls	r2, r3, #3
 800e4fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4fe:	4413      	add	r3, r2
 800e500:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e504:	653b      	str	r3, [r7, #80]	@ 0x50
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	691b      	ldr	r3, [r3, #16]
 800e50a:	b29a      	uxth	r2, r3
 800e50c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e50e:	801a      	strh	r2, [r3, #0]
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	647b      	str	r3, [r7, #68]	@ 0x44
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	785b      	ldrb	r3, [r3, #1]
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d16b      	bne.n	800e5f4 <USB_ActivateEndpoint+0x790>
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e526:	b29b      	uxth	r3, r3
 800e528:	461a      	mov	r2, r3
 800e52a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e52c:	4413      	add	r3, r2
 800e52e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	781b      	ldrb	r3, [r3, #0]
 800e534:	00da      	lsls	r2, r3, #3
 800e536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e538:	4413      	add	r3, r2
 800e53a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e53e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e542:	881b      	ldrh	r3, [r3, #0]
 800e544:	b29b      	uxth	r3, r3
 800e546:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e54a:	b29a      	uxth	r2, r3
 800e54c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e54e:	801a      	strh	r2, [r3, #0]
 800e550:	683b      	ldr	r3, [r7, #0]
 800e552:	691b      	ldr	r3, [r3, #16]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d10a      	bne.n	800e56e <USB_ActivateEndpoint+0x70a>
 800e558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e55a:	881b      	ldrh	r3, [r3, #0]
 800e55c:	b29b      	uxth	r3, r3
 800e55e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e566:	b29a      	uxth	r2, r3
 800e568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e56a:	801a      	strh	r2, [r3, #0]
 800e56c:	e05b      	b.n	800e626 <USB_ActivateEndpoint+0x7c2>
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	691b      	ldr	r3, [r3, #16]
 800e572:	2b3e      	cmp	r3, #62	@ 0x3e
 800e574:	d81c      	bhi.n	800e5b0 <USB_ActivateEndpoint+0x74c>
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	691b      	ldr	r3, [r3, #16]
 800e57a:	085b      	lsrs	r3, r3, #1
 800e57c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e580:	683b      	ldr	r3, [r7, #0]
 800e582:	691b      	ldr	r3, [r3, #16]
 800e584:	f003 0301 	and.w	r3, r3, #1
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d004      	beq.n	800e596 <USB_ActivateEndpoint+0x732>
 800e58c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e590:	3301      	adds	r3, #1
 800e592:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e598:	881b      	ldrh	r3, [r3, #0]
 800e59a:	b29a      	uxth	r2, r3
 800e59c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e5a0:	b29b      	uxth	r3, r3
 800e5a2:	029b      	lsls	r3, r3, #10
 800e5a4:	b29b      	uxth	r3, r3
 800e5a6:	4313      	orrs	r3, r2
 800e5a8:	b29a      	uxth	r2, r3
 800e5aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5ac:	801a      	strh	r2, [r3, #0]
 800e5ae:	e03a      	b.n	800e626 <USB_ActivateEndpoint+0x7c2>
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	691b      	ldr	r3, [r3, #16]
 800e5b4:	095b      	lsrs	r3, r3, #5
 800e5b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e5ba:	683b      	ldr	r3, [r7, #0]
 800e5bc:	691b      	ldr	r3, [r3, #16]
 800e5be:	f003 031f 	and.w	r3, r3, #31
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d104      	bne.n	800e5d0 <USB_ActivateEndpoint+0x76c>
 800e5c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e5ca:	3b01      	subs	r3, #1
 800e5cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5d2:	881b      	ldrh	r3, [r3, #0]
 800e5d4:	b29a      	uxth	r2, r3
 800e5d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e5da:	b29b      	uxth	r3, r3
 800e5dc:	029b      	lsls	r3, r3, #10
 800e5de:	b29b      	uxth	r3, r3
 800e5e0:	4313      	orrs	r3, r2
 800e5e2:	b29b      	uxth	r3, r3
 800e5e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e5e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e5ec:	b29a      	uxth	r2, r3
 800e5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5f0:	801a      	strh	r2, [r3, #0]
 800e5f2:	e018      	b.n	800e626 <USB_ActivateEndpoint+0x7c2>
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	785b      	ldrb	r3, [r3, #1]
 800e5f8:	2b01      	cmp	r3, #1
 800e5fa:	d114      	bne.n	800e626 <USB_ActivateEndpoint+0x7c2>
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e602:	b29b      	uxth	r3, r3
 800e604:	461a      	mov	r2, r3
 800e606:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e608:	4413      	add	r3, r2
 800e60a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e60c:	683b      	ldr	r3, [r7, #0]
 800e60e:	781b      	ldrb	r3, [r3, #0]
 800e610:	00da      	lsls	r2, r3, #3
 800e612:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e614:	4413      	add	r3, r2
 800e616:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e61a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e61c:	683b      	ldr	r3, [r7, #0]
 800e61e:	691b      	ldr	r3, [r3, #16]
 800e620:	b29a      	uxth	r2, r3
 800e622:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e624:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e626:	687a      	ldr	r2, [r7, #4]
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	781b      	ldrb	r3, [r3, #0]
 800e62c:	009b      	lsls	r3, r3, #2
 800e62e:	4413      	add	r3, r2
 800e630:	881b      	ldrh	r3, [r3, #0]
 800e632:	b29b      	uxth	r3, r3
 800e634:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e638:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e63c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e63e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e640:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e644:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e646:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e648:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e64c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800e64e:	687a      	ldr	r2, [r7, #4]
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	781b      	ldrb	r3, [r3, #0]
 800e654:	009b      	lsls	r3, r3, #2
 800e656:	441a      	add	r2, r3
 800e658:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e65a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e65e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e662:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e66a:	b29b      	uxth	r3, r3
 800e66c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e66e:	687a      	ldr	r2, [r7, #4]
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	781b      	ldrb	r3, [r3, #0]
 800e674:	009b      	lsls	r3, r3, #2
 800e676:	4413      	add	r3, r2
 800e678:	881b      	ldrh	r3, [r3, #0]
 800e67a:	b29b      	uxth	r3, r3
 800e67c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e680:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e684:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800e686:	687a      	ldr	r2, [r7, #4]
 800e688:	683b      	ldr	r3, [r7, #0]
 800e68a:	781b      	ldrb	r3, [r3, #0]
 800e68c:	009b      	lsls	r3, r3, #2
 800e68e:	441a      	add	r2, r3
 800e690:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e69a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e69e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6a2:	b29b      	uxth	r3, r3
 800e6a4:	8013      	strh	r3, [r2, #0]
 800e6a6:	e0bc      	b.n	800e822 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e6a8:	687a      	ldr	r2, [r7, #4]
 800e6aa:	683b      	ldr	r3, [r7, #0]
 800e6ac:	781b      	ldrb	r3, [r3, #0]
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	4413      	add	r3, r2
 800e6b2:	881b      	ldrh	r3, [r3, #0]
 800e6b4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800e6b8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e6bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d01d      	beq.n	800e700 <USB_ActivateEndpoint+0x89c>
 800e6c4:	687a      	ldr	r2, [r7, #4]
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	781b      	ldrb	r3, [r3, #0]
 800e6ca:	009b      	lsls	r3, r3, #2
 800e6cc:	4413      	add	r3, r2
 800e6ce:	881b      	ldrh	r3, [r3, #0]
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e6d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6da:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800e6de:	687a      	ldr	r2, [r7, #4]
 800e6e0:	683b      	ldr	r3, [r7, #0]
 800e6e2:	781b      	ldrb	r3, [r3, #0]
 800e6e4:	009b      	lsls	r3, r3, #2
 800e6e6:	441a      	add	r2, r3
 800e6e8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e6ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e6f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6fc:	b29b      	uxth	r3, r3
 800e6fe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e700:	687a      	ldr	r2, [r7, #4]
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	781b      	ldrb	r3, [r3, #0]
 800e706:	009b      	lsls	r3, r3, #2
 800e708:	4413      	add	r3, r2
 800e70a:	881b      	ldrh	r3, [r3, #0]
 800e70c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e710:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d01d      	beq.n	800e758 <USB_ActivateEndpoint+0x8f4>
 800e71c:	687a      	ldr	r2, [r7, #4]
 800e71e:	683b      	ldr	r3, [r7, #0]
 800e720:	781b      	ldrb	r3, [r3, #0]
 800e722:	009b      	lsls	r3, r3, #2
 800e724:	4413      	add	r3, r2
 800e726:	881b      	ldrh	r3, [r3, #0]
 800e728:	b29b      	uxth	r3, r3
 800e72a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e72e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e732:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800e736:	687a      	ldr	r2, [r7, #4]
 800e738:	683b      	ldr	r3, [r7, #0]
 800e73a:	781b      	ldrb	r3, [r3, #0]
 800e73c:	009b      	lsls	r3, r3, #2
 800e73e:	441a      	add	r2, r3
 800e740:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800e744:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e748:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e74c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e750:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e754:	b29b      	uxth	r3, r3
 800e756:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	78db      	ldrb	r3, [r3, #3]
 800e75c:	2b01      	cmp	r3, #1
 800e75e:	d024      	beq.n	800e7aa <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e760:	687a      	ldr	r2, [r7, #4]
 800e762:	683b      	ldr	r3, [r7, #0]
 800e764:	781b      	ldrb	r3, [r3, #0]
 800e766:	009b      	lsls	r3, r3, #2
 800e768:	4413      	add	r3, r2
 800e76a:	881b      	ldrh	r3, [r3, #0]
 800e76c:	b29b      	uxth	r3, r3
 800e76e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e772:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e776:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e77a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e77e:	f083 0320 	eor.w	r3, r3, #32
 800e782:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800e786:	687a      	ldr	r2, [r7, #4]
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	781b      	ldrb	r3, [r3, #0]
 800e78c:	009b      	lsls	r3, r3, #2
 800e78e:	441a      	add	r2, r3
 800e790:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800e794:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e798:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e79c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7a4:	b29b      	uxth	r3, r3
 800e7a6:	8013      	strh	r3, [r2, #0]
 800e7a8:	e01d      	b.n	800e7e6 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	009b      	lsls	r3, r3, #2
 800e7b2:	4413      	add	r3, r2
 800e7b4:	881b      	ldrh	r3, [r3, #0]
 800e7b6:	b29b      	uxth	r3, r3
 800e7b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e7bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e7c0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800e7c4:	687a      	ldr	r2, [r7, #4]
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	781b      	ldrb	r3, [r3, #0]
 800e7ca:	009b      	lsls	r3, r3, #2
 800e7cc:	441a      	add	r2, r3
 800e7ce:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800e7d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7e2:	b29b      	uxth	r3, r3
 800e7e4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e7e6:	687a      	ldr	r2, [r7, #4]
 800e7e8:	683b      	ldr	r3, [r7, #0]
 800e7ea:	781b      	ldrb	r3, [r3, #0]
 800e7ec:	009b      	lsls	r3, r3, #2
 800e7ee:	4413      	add	r3, r2
 800e7f0:	881b      	ldrh	r3, [r3, #0]
 800e7f2:	b29b      	uxth	r3, r3
 800e7f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e7f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7fc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e800:	687a      	ldr	r2, [r7, #4]
 800e802:	683b      	ldr	r3, [r7, #0]
 800e804:	781b      	ldrb	r3, [r3, #0]
 800e806:	009b      	lsls	r3, r3, #2
 800e808:	441a      	add	r2, r3
 800e80a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e80e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e812:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e81a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e81e:	b29b      	uxth	r3, r3
 800e820:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800e822:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800e826:	4618      	mov	r0, r3
 800e828:	379c      	adds	r7, #156	@ 0x9c
 800e82a:	46bd      	mov	sp, r7
 800e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e830:	4770      	bx	lr
 800e832:	bf00      	nop

0800e834 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e834:	b480      	push	{r7}
 800e836:	b08d      	sub	sp, #52	@ 0x34
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
 800e83c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	7b1b      	ldrb	r3, [r3, #12]
 800e842:	2b00      	cmp	r3, #0
 800e844:	f040 808e 	bne.w	800e964 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	785b      	ldrb	r3, [r3, #1]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d044      	beq.n	800e8da <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e850:	687a      	ldr	r2, [r7, #4]
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	009b      	lsls	r3, r3, #2
 800e858:	4413      	add	r3, r2
 800e85a:	881b      	ldrh	r3, [r3, #0]
 800e85c:	81bb      	strh	r3, [r7, #12]
 800e85e:	89bb      	ldrh	r3, [r7, #12]
 800e860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e864:	2b00      	cmp	r3, #0
 800e866:	d01b      	beq.n	800e8a0 <USB_DeactivateEndpoint+0x6c>
 800e868:	687a      	ldr	r2, [r7, #4]
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	781b      	ldrb	r3, [r3, #0]
 800e86e:	009b      	lsls	r3, r3, #2
 800e870:	4413      	add	r3, r2
 800e872:	881b      	ldrh	r3, [r3, #0]
 800e874:	b29b      	uxth	r3, r3
 800e876:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e87a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e87e:	817b      	strh	r3, [r7, #10]
 800e880:	687a      	ldr	r2, [r7, #4]
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	009b      	lsls	r3, r3, #2
 800e888:	441a      	add	r2, r3
 800e88a:	897b      	ldrh	r3, [r7, #10]
 800e88c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e890:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e894:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e898:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e89c:	b29b      	uxth	r3, r3
 800e89e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e8a0:	687a      	ldr	r2, [r7, #4]
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	781b      	ldrb	r3, [r3, #0]
 800e8a6:	009b      	lsls	r3, r3, #2
 800e8a8:	4413      	add	r3, r2
 800e8aa:	881b      	ldrh	r3, [r3, #0]
 800e8ac:	b29b      	uxth	r3, r3
 800e8ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8b6:	813b      	strh	r3, [r7, #8]
 800e8b8:	687a      	ldr	r2, [r7, #4]
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	781b      	ldrb	r3, [r3, #0]
 800e8be:	009b      	lsls	r3, r3, #2
 800e8c0:	441a      	add	r2, r3
 800e8c2:	893b      	ldrh	r3, [r7, #8]
 800e8c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e8d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8d4:	b29b      	uxth	r3, r3
 800e8d6:	8013      	strh	r3, [r2, #0]
 800e8d8:	e192      	b.n	800ec00 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e8da:	687a      	ldr	r2, [r7, #4]
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	781b      	ldrb	r3, [r3, #0]
 800e8e0:	009b      	lsls	r3, r3, #2
 800e8e2:	4413      	add	r3, r2
 800e8e4:	881b      	ldrh	r3, [r3, #0]
 800e8e6:	827b      	strh	r3, [r7, #18]
 800e8e8:	8a7b      	ldrh	r3, [r7, #18]
 800e8ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d01b      	beq.n	800e92a <USB_DeactivateEndpoint+0xf6>
 800e8f2:	687a      	ldr	r2, [r7, #4]
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	781b      	ldrb	r3, [r3, #0]
 800e8f8:	009b      	lsls	r3, r3, #2
 800e8fa:	4413      	add	r3, r2
 800e8fc:	881b      	ldrh	r3, [r3, #0]
 800e8fe:	b29b      	uxth	r3, r3
 800e900:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e908:	823b      	strh	r3, [r7, #16]
 800e90a:	687a      	ldr	r2, [r7, #4]
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	781b      	ldrb	r3, [r3, #0]
 800e910:	009b      	lsls	r3, r3, #2
 800e912:	441a      	add	r2, r3
 800e914:	8a3b      	ldrh	r3, [r7, #16]
 800e916:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e91a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e91e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e926:	b29b      	uxth	r3, r3
 800e928:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e92a:	687a      	ldr	r2, [r7, #4]
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	781b      	ldrb	r3, [r3, #0]
 800e930:	009b      	lsls	r3, r3, #2
 800e932:	4413      	add	r3, r2
 800e934:	881b      	ldrh	r3, [r3, #0]
 800e936:	b29b      	uxth	r3, r3
 800e938:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e93c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e940:	81fb      	strh	r3, [r7, #14]
 800e942:	687a      	ldr	r2, [r7, #4]
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	009b      	lsls	r3, r3, #2
 800e94a:	441a      	add	r2, r3
 800e94c:	89fb      	ldrh	r3, [r7, #14]
 800e94e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e952:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e95a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e95e:	b29b      	uxth	r3, r3
 800e960:	8013      	strh	r3, [r2, #0]
 800e962:	e14d      	b.n	800ec00 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800e964:	683b      	ldr	r3, [r7, #0]
 800e966:	785b      	ldrb	r3, [r3, #1]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	f040 80a5 	bne.w	800eab8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e96e:	687a      	ldr	r2, [r7, #4]
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	781b      	ldrb	r3, [r3, #0]
 800e974:	009b      	lsls	r3, r3, #2
 800e976:	4413      	add	r3, r2
 800e978:	881b      	ldrh	r3, [r3, #0]
 800e97a:	843b      	strh	r3, [r7, #32]
 800e97c:	8c3b      	ldrh	r3, [r7, #32]
 800e97e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e982:	2b00      	cmp	r3, #0
 800e984:	d01b      	beq.n	800e9be <USB_DeactivateEndpoint+0x18a>
 800e986:	687a      	ldr	r2, [r7, #4]
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	781b      	ldrb	r3, [r3, #0]
 800e98c:	009b      	lsls	r3, r3, #2
 800e98e:	4413      	add	r3, r2
 800e990:	881b      	ldrh	r3, [r3, #0]
 800e992:	b29b      	uxth	r3, r3
 800e994:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e99c:	83fb      	strh	r3, [r7, #30]
 800e99e:	687a      	ldr	r2, [r7, #4]
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	781b      	ldrb	r3, [r3, #0]
 800e9a4:	009b      	lsls	r3, r3, #2
 800e9a6:	441a      	add	r2, r3
 800e9a8:	8bfb      	ldrh	r3, [r7, #30]
 800e9aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9ba:	b29b      	uxth	r3, r3
 800e9bc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e9be:	687a      	ldr	r2, [r7, #4]
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	781b      	ldrb	r3, [r3, #0]
 800e9c4:	009b      	lsls	r3, r3, #2
 800e9c6:	4413      	add	r3, r2
 800e9c8:	881b      	ldrh	r3, [r3, #0]
 800e9ca:	83bb      	strh	r3, [r7, #28]
 800e9cc:	8bbb      	ldrh	r3, [r7, #28]
 800e9ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d01b      	beq.n	800ea0e <USB_DeactivateEndpoint+0x1da>
 800e9d6:	687a      	ldr	r2, [r7, #4]
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	781b      	ldrb	r3, [r3, #0]
 800e9dc:	009b      	lsls	r3, r3, #2
 800e9de:	4413      	add	r3, r2
 800e9e0:	881b      	ldrh	r3, [r3, #0]
 800e9e2:	b29b      	uxth	r3, r3
 800e9e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9ec:	837b      	strh	r3, [r7, #26]
 800e9ee:	687a      	ldr	r2, [r7, #4]
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	781b      	ldrb	r3, [r3, #0]
 800e9f4:	009b      	lsls	r3, r3, #2
 800e9f6:	441a      	add	r2, r3
 800e9f8:	8b7b      	ldrh	r3, [r7, #26]
 800e9fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea06:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea0a:	b29b      	uxth	r3, r3
 800ea0c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800ea0e:	687a      	ldr	r2, [r7, #4]
 800ea10:	683b      	ldr	r3, [r7, #0]
 800ea12:	781b      	ldrb	r3, [r3, #0]
 800ea14:	009b      	lsls	r3, r3, #2
 800ea16:	4413      	add	r3, r2
 800ea18:	881b      	ldrh	r3, [r3, #0]
 800ea1a:	b29b      	uxth	r3, r3
 800ea1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea24:	833b      	strh	r3, [r7, #24]
 800ea26:	687a      	ldr	r2, [r7, #4]
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	781b      	ldrb	r3, [r3, #0]
 800ea2c:	009b      	lsls	r3, r3, #2
 800ea2e:	441a      	add	r2, r3
 800ea30:	8b3b      	ldrh	r3, [r7, #24]
 800ea32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea42:	b29b      	uxth	r3, r3
 800ea44:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ea46:	687a      	ldr	r2, [r7, #4]
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	781b      	ldrb	r3, [r3, #0]
 800ea4c:	009b      	lsls	r3, r3, #2
 800ea4e:	4413      	add	r3, r2
 800ea50:	881b      	ldrh	r3, [r3, #0]
 800ea52:	b29b      	uxth	r3, r3
 800ea54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ea58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea5c:	82fb      	strh	r3, [r7, #22]
 800ea5e:	687a      	ldr	r2, [r7, #4]
 800ea60:	683b      	ldr	r3, [r7, #0]
 800ea62:	781b      	ldrb	r3, [r3, #0]
 800ea64:	009b      	lsls	r3, r3, #2
 800ea66:	441a      	add	r2, r3
 800ea68:	8afb      	ldrh	r3, [r7, #22]
 800ea6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea7a:	b29b      	uxth	r3, r3
 800ea7c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ea7e:	687a      	ldr	r2, [r7, #4]
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	781b      	ldrb	r3, [r3, #0]
 800ea84:	009b      	lsls	r3, r3, #2
 800ea86:	4413      	add	r3, r2
 800ea88:	881b      	ldrh	r3, [r3, #0]
 800ea8a:	b29b      	uxth	r3, r3
 800ea8c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea94:	82bb      	strh	r3, [r7, #20]
 800ea96:	687a      	ldr	r2, [r7, #4]
 800ea98:	683b      	ldr	r3, [r7, #0]
 800ea9a:	781b      	ldrb	r3, [r3, #0]
 800ea9c:	009b      	lsls	r3, r3, #2
 800ea9e:	441a      	add	r2, r3
 800eaa0:	8abb      	ldrh	r3, [r7, #20]
 800eaa2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eaa6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eaaa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eaae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eab2:	b29b      	uxth	r3, r3
 800eab4:	8013      	strh	r3, [r2, #0]
 800eab6:	e0a3      	b.n	800ec00 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eab8:	687a      	ldr	r2, [r7, #4]
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	781b      	ldrb	r3, [r3, #0]
 800eabe:	009b      	lsls	r3, r3, #2
 800eac0:	4413      	add	r3, r2
 800eac2:	881b      	ldrh	r3, [r3, #0]
 800eac4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800eac6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800eac8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d01b      	beq.n	800eb08 <USB_DeactivateEndpoint+0x2d4>
 800ead0:	687a      	ldr	r2, [r7, #4]
 800ead2:	683b      	ldr	r3, [r7, #0]
 800ead4:	781b      	ldrb	r3, [r3, #0]
 800ead6:	009b      	lsls	r3, r3, #2
 800ead8:	4413      	add	r3, r2
 800eada:	881b      	ldrh	r3, [r3, #0]
 800eadc:	b29b      	uxth	r3, r3
 800eade:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eae6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800eae8:	687a      	ldr	r2, [r7, #4]
 800eaea:	683b      	ldr	r3, [r7, #0]
 800eaec:	781b      	ldrb	r3, [r3, #0]
 800eaee:	009b      	lsls	r3, r3, #2
 800eaf0:	441a      	add	r2, r3
 800eaf2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800eaf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eaf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eafc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eb00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb04:	b29b      	uxth	r3, r3
 800eb06:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eb08:	687a      	ldr	r2, [r7, #4]
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	781b      	ldrb	r3, [r3, #0]
 800eb0e:	009b      	lsls	r3, r3, #2
 800eb10:	4413      	add	r3, r2
 800eb12:	881b      	ldrh	r3, [r3, #0]
 800eb14:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800eb16:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800eb18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d01b      	beq.n	800eb58 <USB_DeactivateEndpoint+0x324>
 800eb20:	687a      	ldr	r2, [r7, #4]
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	781b      	ldrb	r3, [r3, #0]
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	4413      	add	r3, r2
 800eb2a:	881b      	ldrh	r3, [r3, #0]
 800eb2c:	b29b      	uxth	r3, r3
 800eb2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb36:	853b      	strh	r3, [r7, #40]	@ 0x28
 800eb38:	687a      	ldr	r2, [r7, #4]
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	781b      	ldrb	r3, [r3, #0]
 800eb3e:	009b      	lsls	r3, r3, #2
 800eb40:	441a      	add	r2, r3
 800eb42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800eb44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800eb54:	b29b      	uxth	r3, r3
 800eb56:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800eb58:	687a      	ldr	r2, [r7, #4]
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	781b      	ldrb	r3, [r3, #0]
 800eb5e:	009b      	lsls	r3, r3, #2
 800eb60:	4413      	add	r3, r2
 800eb62:	881b      	ldrh	r3, [r3, #0]
 800eb64:	b29b      	uxth	r3, r3
 800eb66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eb6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800eb70:	687a      	ldr	r2, [r7, #4]
 800eb72:	683b      	ldr	r3, [r7, #0]
 800eb74:	781b      	ldrb	r3, [r3, #0]
 800eb76:	009b      	lsls	r3, r3, #2
 800eb78:	441a      	add	r2, r3
 800eb7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800eb7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eb88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb8c:	b29b      	uxth	r3, r3
 800eb8e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800eb90:	687a      	ldr	r2, [r7, #4]
 800eb92:	683b      	ldr	r3, [r7, #0]
 800eb94:	781b      	ldrb	r3, [r3, #0]
 800eb96:	009b      	lsls	r3, r3, #2
 800eb98:	4413      	add	r3, r2
 800eb9a:	881b      	ldrh	r3, [r3, #0]
 800eb9c:	b29b      	uxth	r3, r3
 800eb9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eba2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eba6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800eba8:	687a      	ldr	r2, [r7, #4]
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	009b      	lsls	r3, r3, #2
 800ebb0:	441a      	add	r2, r3
 800ebb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ebb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebc4:	b29b      	uxth	r3, r3
 800ebc6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ebc8:	687a      	ldr	r2, [r7, #4]
 800ebca:	683b      	ldr	r3, [r7, #0]
 800ebcc:	781b      	ldrb	r3, [r3, #0]
 800ebce:	009b      	lsls	r3, r3, #2
 800ebd0:	4413      	add	r3, r2
 800ebd2:	881b      	ldrh	r3, [r3, #0]
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ebda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebde:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ebe0:	687a      	ldr	r2, [r7, #4]
 800ebe2:	683b      	ldr	r3, [r7, #0]
 800ebe4:	781b      	ldrb	r3, [r3, #0]
 800ebe6:	009b      	lsls	r3, r3, #2
 800ebe8:	441a      	add	r2, r3
 800ebea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ebec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebfc:	b29b      	uxth	r3, r3
 800ebfe:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800ec00:	2300      	movs	r3, #0
}
 800ec02:	4618      	mov	r0, r3
 800ec04:	3734      	adds	r7, #52	@ 0x34
 800ec06:	46bd      	mov	sp, r7
 800ec08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0c:	4770      	bx	lr

0800ec0e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ec0e:	b580      	push	{r7, lr}
 800ec10:	b0ac      	sub	sp, #176	@ 0xb0
 800ec12:	af00      	add	r7, sp, #0
 800ec14:	6078      	str	r0, [r7, #4]
 800ec16:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	785b      	ldrb	r3, [r3, #1]
 800ec1c:	2b01      	cmp	r3, #1
 800ec1e:	f040 84ca 	bne.w	800f5b6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	699a      	ldr	r2, [r3, #24]
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	691b      	ldr	r3, [r3, #16]
 800ec2a:	429a      	cmp	r2, r3
 800ec2c:	d904      	bls.n	800ec38 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	691b      	ldr	r3, [r3, #16]
 800ec32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ec36:	e003      	b.n	800ec40 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	699b      	ldr	r3, [r3, #24]
 800ec3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	7b1b      	ldrb	r3, [r3, #12]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d122      	bne.n	800ec8e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ec48:	683b      	ldr	r3, [r7, #0]
 800ec4a:	6959      	ldr	r1, [r3, #20]
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	88da      	ldrh	r2, [r3, #6]
 800ec50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec54:	b29b      	uxth	r3, r3
 800ec56:	6878      	ldr	r0, [r7, #4]
 800ec58:	f000 febd 	bl	800f9d6 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	613b      	str	r3, [r7, #16]
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ec66:	b29b      	uxth	r3, r3
 800ec68:	461a      	mov	r2, r3
 800ec6a:	693b      	ldr	r3, [r7, #16]
 800ec6c:	4413      	add	r3, r2
 800ec6e:	613b      	str	r3, [r7, #16]
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	00da      	lsls	r2, r3, #3
 800ec76:	693b      	ldr	r3, [r7, #16]
 800ec78:	4413      	add	r3, r2
 800ec7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ec7e:	60fb      	str	r3, [r7, #12]
 800ec80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec84:	b29a      	uxth	r2, r3
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	801a      	strh	r2, [r3, #0]
 800ec8a:	f000 bc6f 	b.w	800f56c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	78db      	ldrb	r3, [r3, #3]
 800ec92:	2b02      	cmp	r3, #2
 800ec94:	f040 831e 	bne.w	800f2d4 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	6a1a      	ldr	r2, [r3, #32]
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	691b      	ldr	r3, [r3, #16]
 800eca0:	429a      	cmp	r2, r3
 800eca2:	f240 82cf 	bls.w	800f244 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800eca6:	687a      	ldr	r2, [r7, #4]
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	781b      	ldrb	r3, [r3, #0]
 800ecac:	009b      	lsls	r3, r3, #2
 800ecae:	4413      	add	r3, r2
 800ecb0:	881b      	ldrh	r3, [r3, #0]
 800ecb2:	b29b      	uxth	r3, r3
 800ecb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ecb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ecbc:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ecc0:	687a      	ldr	r2, [r7, #4]
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	781b      	ldrb	r3, [r3, #0]
 800ecc6:	009b      	lsls	r3, r3, #2
 800ecc8:	441a      	add	r2, r3
 800ecca:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ecce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecd6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ecda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecde:	b29b      	uxth	r3, r3
 800ece0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ece2:	683b      	ldr	r3, [r7, #0]
 800ece4:	6a1a      	ldr	r2, [r3, #32]
 800ece6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ecea:	1ad2      	subs	r2, r2, r3
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ecf0:	687a      	ldr	r2, [r7, #4]
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	781b      	ldrb	r3, [r3, #0]
 800ecf6:	009b      	lsls	r3, r3, #2
 800ecf8:	4413      	add	r3, r2
 800ecfa:	881b      	ldrh	r3, [r3, #0]
 800ecfc:	b29b      	uxth	r3, r3
 800ecfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	f000 814f 	beq.w	800efa6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ed0c:	683b      	ldr	r3, [r7, #0]
 800ed0e:	785b      	ldrb	r3, [r3, #1]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d16b      	bne.n	800edec <USB_EPStartXfer+0x1de>
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed1e:	b29b      	uxth	r3, r3
 800ed20:	461a      	mov	r2, r3
 800ed22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed24:	4413      	add	r3, r2
 800ed26:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	00da      	lsls	r2, r3, #3
 800ed2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed30:	4413      	add	r3, r2
 800ed32:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ed36:	627b      	str	r3, [r7, #36]	@ 0x24
 800ed38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed3a:	881b      	ldrh	r3, [r3, #0]
 800ed3c:	b29b      	uxth	r3, r3
 800ed3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ed42:	b29a      	uxth	r2, r3
 800ed44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed46:	801a      	strh	r2, [r3, #0]
 800ed48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d10a      	bne.n	800ed66 <USB_EPStartXfer+0x158>
 800ed50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed52:	881b      	ldrh	r3, [r3, #0]
 800ed54:	b29b      	uxth	r3, r3
 800ed56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ed5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed5e:	b29a      	uxth	r2, r3
 800ed60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed62:	801a      	strh	r2, [r3, #0]
 800ed64:	e05b      	b.n	800ee1e <USB_EPStartXfer+0x210>
 800ed66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed6a:	2b3e      	cmp	r3, #62	@ 0x3e
 800ed6c:	d81c      	bhi.n	800eda8 <USB_EPStartXfer+0x19a>
 800ed6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed72:	085b      	lsrs	r3, r3, #1
 800ed74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ed78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed7c:	f003 0301 	and.w	r3, r3, #1
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d004      	beq.n	800ed8e <USB_EPStartXfer+0x180>
 800ed84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ed88:	3301      	adds	r3, #1
 800ed8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ed8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed90:	881b      	ldrh	r3, [r3, #0]
 800ed92:	b29a      	uxth	r2, r3
 800ed94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ed98:	b29b      	uxth	r3, r3
 800ed9a:	029b      	lsls	r3, r3, #10
 800ed9c:	b29b      	uxth	r3, r3
 800ed9e:	4313      	orrs	r3, r2
 800eda0:	b29a      	uxth	r2, r3
 800eda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda4:	801a      	strh	r2, [r3, #0]
 800eda6:	e03a      	b.n	800ee1e <USB_EPStartXfer+0x210>
 800eda8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edac:	095b      	lsrs	r3, r3, #5
 800edae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800edb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800edb6:	f003 031f 	and.w	r3, r3, #31
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d104      	bne.n	800edc8 <USB_EPStartXfer+0x1ba>
 800edbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800edc2:	3b01      	subs	r3, #1
 800edc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800edc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edca:	881b      	ldrh	r3, [r3, #0]
 800edcc:	b29a      	uxth	r2, r3
 800edce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800edd2:	b29b      	uxth	r3, r3
 800edd4:	029b      	lsls	r3, r3, #10
 800edd6:	b29b      	uxth	r3, r3
 800edd8:	4313      	orrs	r3, r2
 800edda:	b29b      	uxth	r3, r3
 800eddc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ede0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ede4:	b29a      	uxth	r2, r3
 800ede6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede8:	801a      	strh	r2, [r3, #0]
 800edea:	e018      	b.n	800ee1e <USB_EPStartXfer+0x210>
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	785b      	ldrb	r3, [r3, #1]
 800edf0:	2b01      	cmp	r3, #1
 800edf2:	d114      	bne.n	800ee1e <USB_EPStartXfer+0x210>
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800edfa:	b29b      	uxth	r3, r3
 800edfc:	461a      	mov	r2, r3
 800edfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee00:	4413      	add	r3, r2
 800ee02:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee04:	683b      	ldr	r3, [r7, #0]
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	00da      	lsls	r2, r3, #3
 800ee0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee0c:	4413      	add	r3, r2
 800ee0e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ee12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee18:	b29a      	uxth	r2, r3
 800ee1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee1c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	895b      	ldrh	r3, [r3, #10]
 800ee22:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	6959      	ldr	r1, [r3, #20]
 800ee2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee2e:	b29b      	uxth	r3, r3
 800ee30:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ee34:	6878      	ldr	r0, [r7, #4]
 800ee36:	f000 fdce 	bl	800f9d6 <USB_WritePMA>
            ep->xfer_buff += len;
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	695a      	ldr	r2, [r3, #20]
 800ee3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee42:	441a      	add	r2, r3
 800ee44:	683b      	ldr	r3, [r7, #0]
 800ee46:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ee48:	683b      	ldr	r3, [r7, #0]
 800ee4a:	6a1a      	ldr	r2, [r3, #32]
 800ee4c:	683b      	ldr	r3, [r7, #0]
 800ee4e:	691b      	ldr	r3, [r3, #16]
 800ee50:	429a      	cmp	r2, r3
 800ee52:	d907      	bls.n	800ee64 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800ee54:	683b      	ldr	r3, [r7, #0]
 800ee56:	6a1a      	ldr	r2, [r3, #32]
 800ee58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee5c:	1ad2      	subs	r2, r2, r3
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	621a      	str	r2, [r3, #32]
 800ee62:	e006      	b.n	800ee72 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	6a1b      	ldr	r3, [r3, #32]
 800ee68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800ee6c:	683b      	ldr	r3, [r7, #0]
 800ee6e:	2200      	movs	r2, #0
 800ee70:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ee72:	683b      	ldr	r3, [r7, #0]
 800ee74:	785b      	ldrb	r3, [r3, #1]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d16b      	bne.n	800ef52 <USB_EPStartXfer+0x344>
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	61bb      	str	r3, [r7, #24]
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee84:	b29b      	uxth	r3, r3
 800ee86:	461a      	mov	r2, r3
 800ee88:	69bb      	ldr	r3, [r7, #24]
 800ee8a:	4413      	add	r3, r2
 800ee8c:	61bb      	str	r3, [r7, #24]
 800ee8e:	683b      	ldr	r3, [r7, #0]
 800ee90:	781b      	ldrb	r3, [r3, #0]
 800ee92:	00da      	lsls	r2, r3, #3
 800ee94:	69bb      	ldr	r3, [r7, #24]
 800ee96:	4413      	add	r3, r2
 800ee98:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ee9c:	617b      	str	r3, [r7, #20]
 800ee9e:	697b      	ldr	r3, [r7, #20]
 800eea0:	881b      	ldrh	r3, [r3, #0]
 800eea2:	b29b      	uxth	r3, r3
 800eea4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eea8:	b29a      	uxth	r2, r3
 800eeaa:	697b      	ldr	r3, [r7, #20]
 800eeac:	801a      	strh	r2, [r3, #0]
 800eeae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d10a      	bne.n	800eecc <USB_EPStartXfer+0x2be>
 800eeb6:	697b      	ldr	r3, [r7, #20]
 800eeb8:	881b      	ldrh	r3, [r3, #0]
 800eeba:	b29b      	uxth	r3, r3
 800eebc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eec0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eec4:	b29a      	uxth	r2, r3
 800eec6:	697b      	ldr	r3, [r7, #20]
 800eec8:	801a      	strh	r2, [r3, #0]
 800eeca:	e05d      	b.n	800ef88 <USB_EPStartXfer+0x37a>
 800eecc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eed0:	2b3e      	cmp	r3, #62	@ 0x3e
 800eed2:	d81c      	bhi.n	800ef0e <USB_EPStartXfer+0x300>
 800eed4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eed8:	085b      	lsrs	r3, r3, #1
 800eeda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eede:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eee2:	f003 0301 	and.w	r3, r3, #1
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d004      	beq.n	800eef4 <USB_EPStartXfer+0x2e6>
 800eeea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eeee:	3301      	adds	r3, #1
 800eef0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800eef4:	697b      	ldr	r3, [r7, #20]
 800eef6:	881b      	ldrh	r3, [r3, #0]
 800eef8:	b29a      	uxth	r2, r3
 800eefa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eefe:	b29b      	uxth	r3, r3
 800ef00:	029b      	lsls	r3, r3, #10
 800ef02:	b29b      	uxth	r3, r3
 800ef04:	4313      	orrs	r3, r2
 800ef06:	b29a      	uxth	r2, r3
 800ef08:	697b      	ldr	r3, [r7, #20]
 800ef0a:	801a      	strh	r2, [r3, #0]
 800ef0c:	e03c      	b.n	800ef88 <USB_EPStartXfer+0x37a>
 800ef0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef12:	095b      	lsrs	r3, r3, #5
 800ef14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ef18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef1c:	f003 031f 	and.w	r3, r3, #31
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d104      	bne.n	800ef2e <USB_EPStartXfer+0x320>
 800ef24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef28:	3b01      	subs	r3, #1
 800ef2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ef2e:	697b      	ldr	r3, [r7, #20]
 800ef30:	881b      	ldrh	r3, [r3, #0]
 800ef32:	b29a      	uxth	r2, r3
 800ef34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef38:	b29b      	uxth	r3, r3
 800ef3a:	029b      	lsls	r3, r3, #10
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	4313      	orrs	r3, r2
 800ef40:	b29b      	uxth	r3, r3
 800ef42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef4a:	b29a      	uxth	r2, r3
 800ef4c:	697b      	ldr	r3, [r7, #20]
 800ef4e:	801a      	strh	r2, [r3, #0]
 800ef50:	e01a      	b.n	800ef88 <USB_EPStartXfer+0x37a>
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	785b      	ldrb	r3, [r3, #1]
 800ef56:	2b01      	cmp	r3, #1
 800ef58:	d116      	bne.n	800ef88 <USB_EPStartXfer+0x37a>
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	623b      	str	r3, [r7, #32]
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef64:	b29b      	uxth	r3, r3
 800ef66:	461a      	mov	r2, r3
 800ef68:	6a3b      	ldr	r3, [r7, #32]
 800ef6a:	4413      	add	r3, r2
 800ef6c:	623b      	str	r3, [r7, #32]
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	781b      	ldrb	r3, [r3, #0]
 800ef72:	00da      	lsls	r2, r3, #3
 800ef74:	6a3b      	ldr	r3, [r7, #32]
 800ef76:	4413      	add	r3, r2
 800ef78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ef7c:	61fb      	str	r3, [r7, #28]
 800ef7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef82:	b29a      	uxth	r2, r3
 800ef84:	69fb      	ldr	r3, [r7, #28]
 800ef86:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	891b      	ldrh	r3, [r3, #8]
 800ef8c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	6959      	ldr	r1, [r3, #20]
 800ef94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ef98:	b29b      	uxth	r3, r3
 800ef9a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ef9e:	6878      	ldr	r0, [r7, #4]
 800efa0:	f000 fd19 	bl	800f9d6 <USB_WritePMA>
 800efa4:	e2e2      	b.n	800f56c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	785b      	ldrb	r3, [r3, #1]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d16b      	bne.n	800f086 <USB_EPStartXfer+0x478>
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800efb8:	b29b      	uxth	r3, r3
 800efba:	461a      	mov	r2, r3
 800efbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800efbe:	4413      	add	r3, r2
 800efc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	781b      	ldrb	r3, [r3, #0]
 800efc6:	00da      	lsls	r2, r3, #3
 800efc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800efca:	4413      	add	r3, r2
 800efcc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800efd0:	647b      	str	r3, [r7, #68]	@ 0x44
 800efd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800efd4:	881b      	ldrh	r3, [r3, #0]
 800efd6:	b29b      	uxth	r3, r3
 800efd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800efdc:	b29a      	uxth	r2, r3
 800efde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800efe0:	801a      	strh	r2, [r3, #0]
 800efe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d10a      	bne.n	800f000 <USB_EPStartXfer+0x3f2>
 800efea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800efec:	881b      	ldrh	r3, [r3, #0]
 800efee:	b29b      	uxth	r3, r3
 800eff0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eff4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eff8:	b29a      	uxth	r2, r3
 800effa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800effc:	801a      	strh	r2, [r3, #0]
 800effe:	e05d      	b.n	800f0bc <USB_EPStartXfer+0x4ae>
 800f000:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f004:	2b3e      	cmp	r3, #62	@ 0x3e
 800f006:	d81c      	bhi.n	800f042 <USB_EPStartXfer+0x434>
 800f008:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f00c:	085b      	lsrs	r3, r3, #1
 800f00e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f016:	f003 0301 	and.w	r3, r3, #1
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d004      	beq.n	800f028 <USB_EPStartXfer+0x41a>
 800f01e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f022:	3301      	adds	r3, #1
 800f024:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f028:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f02a:	881b      	ldrh	r3, [r3, #0]
 800f02c:	b29a      	uxth	r2, r3
 800f02e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f032:	b29b      	uxth	r3, r3
 800f034:	029b      	lsls	r3, r3, #10
 800f036:	b29b      	uxth	r3, r3
 800f038:	4313      	orrs	r3, r2
 800f03a:	b29a      	uxth	r2, r3
 800f03c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f03e:	801a      	strh	r2, [r3, #0]
 800f040:	e03c      	b.n	800f0bc <USB_EPStartXfer+0x4ae>
 800f042:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f046:	095b      	lsrs	r3, r3, #5
 800f048:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f04c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f050:	f003 031f 	and.w	r3, r3, #31
 800f054:	2b00      	cmp	r3, #0
 800f056:	d104      	bne.n	800f062 <USB_EPStartXfer+0x454>
 800f058:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f05c:	3b01      	subs	r3, #1
 800f05e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f062:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f064:	881b      	ldrh	r3, [r3, #0]
 800f066:	b29a      	uxth	r2, r3
 800f068:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f06c:	b29b      	uxth	r3, r3
 800f06e:	029b      	lsls	r3, r3, #10
 800f070:	b29b      	uxth	r3, r3
 800f072:	4313      	orrs	r3, r2
 800f074:	b29b      	uxth	r3, r3
 800f076:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f07a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f07e:	b29a      	uxth	r2, r3
 800f080:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f082:	801a      	strh	r2, [r3, #0]
 800f084:	e01a      	b.n	800f0bc <USB_EPStartXfer+0x4ae>
 800f086:	683b      	ldr	r3, [r7, #0]
 800f088:	785b      	ldrb	r3, [r3, #1]
 800f08a:	2b01      	cmp	r3, #1
 800f08c:	d116      	bne.n	800f0bc <USB_EPStartXfer+0x4ae>
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	653b      	str	r3, [r7, #80]	@ 0x50
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f098:	b29b      	uxth	r3, r3
 800f09a:	461a      	mov	r2, r3
 800f09c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f09e:	4413      	add	r3, r2
 800f0a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	781b      	ldrb	r3, [r3, #0]
 800f0a6:	00da      	lsls	r2, r3, #3
 800f0a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f0aa:	4413      	add	r3, r2
 800f0ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f0b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f0b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0b6:	b29a      	uxth	r2, r3
 800f0b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f0ba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f0bc:	683b      	ldr	r3, [r7, #0]
 800f0be:	891b      	ldrh	r3, [r3, #8]
 800f0c0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f0c4:	683b      	ldr	r3, [r7, #0]
 800f0c6:	6959      	ldr	r1, [r3, #20]
 800f0c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0cc:	b29b      	uxth	r3, r3
 800f0ce:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f0d2:	6878      	ldr	r0, [r7, #4]
 800f0d4:	f000 fc7f 	bl	800f9d6 <USB_WritePMA>
            ep->xfer_buff += len;
 800f0d8:	683b      	ldr	r3, [r7, #0]
 800f0da:	695a      	ldr	r2, [r3, #20]
 800f0dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0e0:	441a      	add	r2, r3
 800f0e2:	683b      	ldr	r3, [r7, #0]
 800f0e4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f0e6:	683b      	ldr	r3, [r7, #0]
 800f0e8:	6a1a      	ldr	r2, [r3, #32]
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	691b      	ldr	r3, [r3, #16]
 800f0ee:	429a      	cmp	r2, r3
 800f0f0:	d907      	bls.n	800f102 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	6a1a      	ldr	r2, [r3, #32]
 800f0f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f0fa:	1ad2      	subs	r2, r2, r3
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	621a      	str	r2, [r3, #32]
 800f100:	e006      	b.n	800f110 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800f102:	683b      	ldr	r3, [r7, #0]
 800f104:	6a1b      	ldr	r3, [r3, #32]
 800f106:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	2200      	movs	r2, #0
 800f10e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	643b      	str	r3, [r7, #64]	@ 0x40
 800f114:	683b      	ldr	r3, [r7, #0]
 800f116:	785b      	ldrb	r3, [r3, #1]
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d16b      	bne.n	800f1f4 <USB_EPStartXfer+0x5e6>
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f126:	b29b      	uxth	r3, r3
 800f128:	461a      	mov	r2, r3
 800f12a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f12c:	4413      	add	r3, r2
 800f12e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	781b      	ldrb	r3, [r3, #0]
 800f134:	00da      	lsls	r2, r3, #3
 800f136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f138:	4413      	add	r3, r2
 800f13a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f13e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f142:	881b      	ldrh	r3, [r3, #0]
 800f144:	b29b      	uxth	r3, r3
 800f146:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f14a:	b29a      	uxth	r2, r3
 800f14c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f14e:	801a      	strh	r2, [r3, #0]
 800f150:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f154:	2b00      	cmp	r3, #0
 800f156:	d10a      	bne.n	800f16e <USB_EPStartXfer+0x560>
 800f158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f15a:	881b      	ldrh	r3, [r3, #0]
 800f15c:	b29b      	uxth	r3, r3
 800f15e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f166:	b29a      	uxth	r2, r3
 800f168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f16a:	801a      	strh	r2, [r3, #0]
 800f16c:	e05b      	b.n	800f226 <USB_EPStartXfer+0x618>
 800f16e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f172:	2b3e      	cmp	r3, #62	@ 0x3e
 800f174:	d81c      	bhi.n	800f1b0 <USB_EPStartXfer+0x5a2>
 800f176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f17a:	085b      	lsrs	r3, r3, #1
 800f17c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f180:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f184:	f003 0301 	and.w	r3, r3, #1
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d004      	beq.n	800f196 <USB_EPStartXfer+0x588>
 800f18c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f190:	3301      	adds	r3, #1
 800f192:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f198:	881b      	ldrh	r3, [r3, #0]
 800f19a:	b29a      	uxth	r2, r3
 800f19c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f1a0:	b29b      	uxth	r3, r3
 800f1a2:	029b      	lsls	r3, r3, #10
 800f1a4:	b29b      	uxth	r3, r3
 800f1a6:	4313      	orrs	r3, r2
 800f1a8:	b29a      	uxth	r2, r3
 800f1aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1ac:	801a      	strh	r2, [r3, #0]
 800f1ae:	e03a      	b.n	800f226 <USB_EPStartXfer+0x618>
 800f1b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1b4:	095b      	lsrs	r3, r3, #5
 800f1b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f1ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f1be:	f003 031f 	and.w	r3, r3, #31
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d104      	bne.n	800f1d0 <USB_EPStartXfer+0x5c2>
 800f1c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f1ca:	3b01      	subs	r3, #1
 800f1cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f1d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1d2:	881b      	ldrh	r3, [r3, #0]
 800f1d4:	b29a      	uxth	r2, r3
 800f1d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f1da:	b29b      	uxth	r3, r3
 800f1dc:	029b      	lsls	r3, r3, #10
 800f1de:	b29b      	uxth	r3, r3
 800f1e0:	4313      	orrs	r3, r2
 800f1e2:	b29b      	uxth	r3, r3
 800f1e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f1e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f1ec:	b29a      	uxth	r2, r3
 800f1ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1f0:	801a      	strh	r2, [r3, #0]
 800f1f2:	e018      	b.n	800f226 <USB_EPStartXfer+0x618>
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	785b      	ldrb	r3, [r3, #1]
 800f1f8:	2b01      	cmp	r3, #1
 800f1fa:	d114      	bne.n	800f226 <USB_EPStartXfer+0x618>
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f202:	b29b      	uxth	r3, r3
 800f204:	461a      	mov	r2, r3
 800f206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f208:	4413      	add	r3, r2
 800f20a:	643b      	str	r3, [r7, #64]	@ 0x40
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	781b      	ldrb	r3, [r3, #0]
 800f210:	00da      	lsls	r2, r3, #3
 800f212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f214:	4413      	add	r3, r2
 800f216:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f21c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f220:	b29a      	uxth	r2, r3
 800f222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f224:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	895b      	ldrh	r3, [r3, #10]
 800f22a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f22e:	683b      	ldr	r3, [r7, #0]
 800f230:	6959      	ldr	r1, [r3, #20]
 800f232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f236:	b29b      	uxth	r3, r3
 800f238:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f23c:	6878      	ldr	r0, [r7, #4]
 800f23e:	f000 fbca 	bl	800f9d6 <USB_WritePMA>
 800f242:	e193      	b.n	800f56c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800f244:	683b      	ldr	r3, [r7, #0]
 800f246:	6a1b      	ldr	r3, [r3, #32]
 800f248:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800f24c:	687a      	ldr	r2, [r7, #4]
 800f24e:	683b      	ldr	r3, [r7, #0]
 800f250:	781b      	ldrb	r3, [r3, #0]
 800f252:	009b      	lsls	r3, r3, #2
 800f254:	4413      	add	r3, r2
 800f256:	881b      	ldrh	r3, [r3, #0]
 800f258:	b29b      	uxth	r3, r3
 800f25a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f25e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f262:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f266:	687a      	ldr	r2, [r7, #4]
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	781b      	ldrb	r3, [r3, #0]
 800f26c:	009b      	lsls	r3, r3, #2
 800f26e:	441a      	add	r2, r3
 800f270:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f274:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f278:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f27c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f284:	b29b      	uxth	r3, r3
 800f286:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f292:	b29b      	uxth	r3, r3
 800f294:	461a      	mov	r2, r3
 800f296:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f298:	4413      	add	r3, r2
 800f29a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f29c:	683b      	ldr	r3, [r7, #0]
 800f29e:	781b      	ldrb	r3, [r3, #0]
 800f2a0:	00da      	lsls	r2, r3, #3
 800f2a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f2a4:	4413      	add	r3, r2
 800f2a6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f2aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f2ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2b0:	b29a      	uxth	r2, r3
 800f2b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f2b4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f2b6:	683b      	ldr	r3, [r7, #0]
 800f2b8:	891b      	ldrh	r3, [r3, #8]
 800f2ba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f2be:	683b      	ldr	r3, [r7, #0]
 800f2c0:	6959      	ldr	r1, [r3, #20]
 800f2c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2c6:	b29b      	uxth	r3, r3
 800f2c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f2cc:	6878      	ldr	r0, [r7, #4]
 800f2ce:	f000 fb82 	bl	800f9d6 <USB_WritePMA>
 800f2d2:	e14b      	b.n	800f56c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	6a1a      	ldr	r2, [r3, #32]
 800f2d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f2dc:	1ad2      	subs	r2, r2, r3
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f2e2:	687a      	ldr	r2, [r7, #4]
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	781b      	ldrb	r3, [r3, #0]
 800f2e8:	009b      	lsls	r3, r3, #2
 800f2ea:	4413      	add	r3, r2
 800f2ec:	881b      	ldrh	r3, [r3, #0]
 800f2ee:	b29b      	uxth	r3, r3
 800f2f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	f000 809a 	beq.w	800f42e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	673b      	str	r3, [r7, #112]	@ 0x70
 800f2fe:	683b      	ldr	r3, [r7, #0]
 800f300:	785b      	ldrb	r3, [r3, #1]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d16b      	bne.n	800f3de <USB_EPStartXfer+0x7d0>
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f310:	b29b      	uxth	r3, r3
 800f312:	461a      	mov	r2, r3
 800f314:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f316:	4413      	add	r3, r2
 800f318:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	781b      	ldrb	r3, [r3, #0]
 800f31e:	00da      	lsls	r2, r3, #3
 800f320:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f322:	4413      	add	r3, r2
 800f324:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f328:	667b      	str	r3, [r7, #100]	@ 0x64
 800f32a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f32c:	881b      	ldrh	r3, [r3, #0]
 800f32e:	b29b      	uxth	r3, r3
 800f330:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f334:	b29a      	uxth	r2, r3
 800f336:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f338:	801a      	strh	r2, [r3, #0]
 800f33a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d10a      	bne.n	800f358 <USB_EPStartXfer+0x74a>
 800f342:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f344:	881b      	ldrh	r3, [r3, #0]
 800f346:	b29b      	uxth	r3, r3
 800f348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f34c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f350:	b29a      	uxth	r2, r3
 800f352:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f354:	801a      	strh	r2, [r3, #0]
 800f356:	e05b      	b.n	800f410 <USB_EPStartXfer+0x802>
 800f358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f35c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f35e:	d81c      	bhi.n	800f39a <USB_EPStartXfer+0x78c>
 800f360:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f364:	085b      	lsrs	r3, r3, #1
 800f366:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f36a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f36e:	f003 0301 	and.w	r3, r3, #1
 800f372:	2b00      	cmp	r3, #0
 800f374:	d004      	beq.n	800f380 <USB_EPStartXfer+0x772>
 800f376:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f37a:	3301      	adds	r3, #1
 800f37c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f380:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f382:	881b      	ldrh	r3, [r3, #0]
 800f384:	b29a      	uxth	r2, r3
 800f386:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f38a:	b29b      	uxth	r3, r3
 800f38c:	029b      	lsls	r3, r3, #10
 800f38e:	b29b      	uxth	r3, r3
 800f390:	4313      	orrs	r3, r2
 800f392:	b29a      	uxth	r2, r3
 800f394:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f396:	801a      	strh	r2, [r3, #0]
 800f398:	e03a      	b.n	800f410 <USB_EPStartXfer+0x802>
 800f39a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f39e:	095b      	lsrs	r3, r3, #5
 800f3a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f3a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f3a8:	f003 031f 	and.w	r3, r3, #31
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d104      	bne.n	800f3ba <USB_EPStartXfer+0x7ac>
 800f3b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f3b4:	3b01      	subs	r3, #1
 800f3b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f3ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3bc:	881b      	ldrh	r3, [r3, #0]
 800f3be:	b29a      	uxth	r2, r3
 800f3c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f3c4:	b29b      	uxth	r3, r3
 800f3c6:	029b      	lsls	r3, r3, #10
 800f3c8:	b29b      	uxth	r3, r3
 800f3ca:	4313      	orrs	r3, r2
 800f3cc:	b29b      	uxth	r3, r3
 800f3ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f3d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f3d6:	b29a      	uxth	r2, r3
 800f3d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f3da:	801a      	strh	r2, [r3, #0]
 800f3dc:	e018      	b.n	800f410 <USB_EPStartXfer+0x802>
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	785b      	ldrb	r3, [r3, #1]
 800f3e2:	2b01      	cmp	r3, #1
 800f3e4:	d114      	bne.n	800f410 <USB_EPStartXfer+0x802>
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f3ec:	b29b      	uxth	r3, r3
 800f3ee:	461a      	mov	r2, r3
 800f3f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f3f2:	4413      	add	r3, r2
 800f3f4:	673b      	str	r3, [r7, #112]	@ 0x70
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	781b      	ldrb	r3, [r3, #0]
 800f3fa:	00da      	lsls	r2, r3, #3
 800f3fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f3fe:	4413      	add	r3, r2
 800f400:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f404:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f406:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f40a:	b29a      	uxth	r2, r3
 800f40c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f40e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	895b      	ldrh	r3, [r3, #10]
 800f414:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	6959      	ldr	r1, [r3, #20]
 800f41c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f420:	b29b      	uxth	r3, r3
 800f422:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f000 fad5 	bl	800f9d6 <USB_WritePMA>
 800f42c:	e09e      	b.n	800f56c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	785b      	ldrb	r3, [r3, #1]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d16b      	bne.n	800f50e <USB_EPStartXfer+0x900>
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f440:	b29b      	uxth	r3, r3
 800f442:	461a      	mov	r2, r3
 800f444:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f446:	4413      	add	r3, r2
 800f448:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	781b      	ldrb	r3, [r3, #0]
 800f44e:	00da      	lsls	r2, r3, #3
 800f450:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f452:	4413      	add	r3, r2
 800f454:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f458:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f45a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f45c:	881b      	ldrh	r3, [r3, #0]
 800f45e:	b29b      	uxth	r3, r3
 800f460:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f464:	b29a      	uxth	r2, r3
 800f466:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f468:	801a      	strh	r2, [r3, #0]
 800f46a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d10a      	bne.n	800f488 <USB_EPStartXfer+0x87a>
 800f472:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f474:	881b      	ldrh	r3, [r3, #0]
 800f476:	b29b      	uxth	r3, r3
 800f478:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f47c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f480:	b29a      	uxth	r2, r3
 800f482:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f484:	801a      	strh	r2, [r3, #0]
 800f486:	e063      	b.n	800f550 <USB_EPStartXfer+0x942>
 800f488:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f48c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f48e:	d81c      	bhi.n	800f4ca <USB_EPStartXfer+0x8bc>
 800f490:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f494:	085b      	lsrs	r3, r3, #1
 800f496:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f49a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f49e:	f003 0301 	and.w	r3, r3, #1
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d004      	beq.n	800f4b0 <USB_EPStartXfer+0x8a2>
 800f4a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f4aa:	3301      	adds	r3, #1
 800f4ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f4b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f4b2:	881b      	ldrh	r3, [r3, #0]
 800f4b4:	b29a      	uxth	r2, r3
 800f4b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f4ba:	b29b      	uxth	r3, r3
 800f4bc:	029b      	lsls	r3, r3, #10
 800f4be:	b29b      	uxth	r3, r3
 800f4c0:	4313      	orrs	r3, r2
 800f4c2:	b29a      	uxth	r2, r3
 800f4c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f4c6:	801a      	strh	r2, [r3, #0]
 800f4c8:	e042      	b.n	800f550 <USB_EPStartXfer+0x942>
 800f4ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4ce:	095b      	lsrs	r3, r3, #5
 800f4d0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f4d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f4d8:	f003 031f 	and.w	r3, r3, #31
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d104      	bne.n	800f4ea <USB_EPStartXfer+0x8dc>
 800f4e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f4e4:	3b01      	subs	r3, #1
 800f4e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f4ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f4ec:	881b      	ldrh	r3, [r3, #0]
 800f4ee:	b29a      	uxth	r2, r3
 800f4f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f4f4:	b29b      	uxth	r3, r3
 800f4f6:	029b      	lsls	r3, r3, #10
 800f4f8:	b29b      	uxth	r3, r3
 800f4fa:	4313      	orrs	r3, r2
 800f4fc:	b29b      	uxth	r3, r3
 800f4fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f502:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f506:	b29a      	uxth	r2, r3
 800f508:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f50a:	801a      	strh	r2, [r3, #0]
 800f50c:	e020      	b.n	800f550 <USB_EPStartXfer+0x942>
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	785b      	ldrb	r3, [r3, #1]
 800f512:	2b01      	cmp	r3, #1
 800f514:	d11c      	bne.n	800f550 <USB_EPStartXfer+0x942>
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f522:	b29b      	uxth	r3, r3
 800f524:	461a      	mov	r2, r3
 800f526:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f52a:	4413      	add	r3, r2
 800f52c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f530:	683b      	ldr	r3, [r7, #0]
 800f532:	781b      	ldrb	r3, [r3, #0]
 800f534:	00da      	lsls	r2, r3, #3
 800f536:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f53a:	4413      	add	r3, r2
 800f53c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f540:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f548:	b29a      	uxth	r2, r3
 800f54a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f54e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	891b      	ldrh	r3, [r3, #8]
 800f554:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	6959      	ldr	r1, [r3, #20]
 800f55c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f560:	b29b      	uxth	r3, r3
 800f562:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f566:	6878      	ldr	r0, [r7, #4]
 800f568:	f000 fa35 	bl	800f9d6 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800f56c:	687a      	ldr	r2, [r7, #4]
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	781b      	ldrb	r3, [r3, #0]
 800f572:	009b      	lsls	r3, r3, #2
 800f574:	4413      	add	r3, r2
 800f576:	881b      	ldrh	r3, [r3, #0]
 800f578:	b29b      	uxth	r3, r3
 800f57a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f57e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f582:	817b      	strh	r3, [r7, #10]
 800f584:	897b      	ldrh	r3, [r7, #10]
 800f586:	f083 0310 	eor.w	r3, r3, #16
 800f58a:	817b      	strh	r3, [r7, #10]
 800f58c:	897b      	ldrh	r3, [r7, #10]
 800f58e:	f083 0320 	eor.w	r3, r3, #32
 800f592:	817b      	strh	r3, [r7, #10]
 800f594:	687a      	ldr	r2, [r7, #4]
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	009b      	lsls	r3, r3, #2
 800f59c:	441a      	add	r2, r3
 800f59e:	897b      	ldrh	r3, [r7, #10]
 800f5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f5ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5b0:	b29b      	uxth	r3, r3
 800f5b2:	8013      	strh	r3, [r2, #0]
 800f5b4:	e0d5      	b.n	800f762 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	7b1b      	ldrb	r3, [r3, #12]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d156      	bne.n	800f66c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800f5be:	683b      	ldr	r3, [r7, #0]
 800f5c0:	699b      	ldr	r3, [r3, #24]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d122      	bne.n	800f60c <USB_EPStartXfer+0x9fe>
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	78db      	ldrb	r3, [r3, #3]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d11e      	bne.n	800f60c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800f5ce:	687a      	ldr	r2, [r7, #4]
 800f5d0:	683b      	ldr	r3, [r7, #0]
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	009b      	lsls	r3, r3, #2
 800f5d6:	4413      	add	r3, r2
 800f5d8:	881b      	ldrh	r3, [r3, #0]
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f5e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f5e4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800f5e8:	687a      	ldr	r2, [r7, #4]
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	781b      	ldrb	r3, [r3, #0]
 800f5ee:	009b      	lsls	r3, r3, #2
 800f5f0:	441a      	add	r2, r3
 800f5f2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800f5f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5fe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f606:	b29b      	uxth	r3, r3
 800f608:	8013      	strh	r3, [r2, #0]
 800f60a:	e01d      	b.n	800f648 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800f60c:	687a      	ldr	r2, [r7, #4]
 800f60e:	683b      	ldr	r3, [r7, #0]
 800f610:	781b      	ldrb	r3, [r3, #0]
 800f612:	009b      	lsls	r3, r3, #2
 800f614:	4413      	add	r3, r2
 800f616:	881b      	ldrh	r3, [r3, #0]
 800f618:	b29b      	uxth	r3, r3
 800f61a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800f61e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f622:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800f626:	687a      	ldr	r2, [r7, #4]
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	781b      	ldrb	r3, [r3, #0]
 800f62c:	009b      	lsls	r3, r3, #2
 800f62e:	441a      	add	r2, r3
 800f630:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800f634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f63c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f644:	b29b      	uxth	r3, r3
 800f646:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800f648:	683b      	ldr	r3, [r7, #0]
 800f64a:	699a      	ldr	r2, [r3, #24]
 800f64c:	683b      	ldr	r3, [r7, #0]
 800f64e:	691b      	ldr	r3, [r3, #16]
 800f650:	429a      	cmp	r2, r3
 800f652:	d907      	bls.n	800f664 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	699a      	ldr	r2, [r3, #24]
 800f658:	683b      	ldr	r3, [r7, #0]
 800f65a:	691b      	ldr	r3, [r3, #16]
 800f65c:	1ad2      	subs	r2, r2, r3
 800f65e:	683b      	ldr	r3, [r7, #0]
 800f660:	619a      	str	r2, [r3, #24]
 800f662:	e054      	b.n	800f70e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	2200      	movs	r2, #0
 800f668:	619a      	str	r2, [r3, #24]
 800f66a:	e050      	b.n	800f70e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	78db      	ldrb	r3, [r3, #3]
 800f670:	2b02      	cmp	r3, #2
 800f672:	d142      	bne.n	800f6fa <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	69db      	ldr	r3, [r3, #28]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d048      	beq.n	800f70e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f67c:	687a      	ldr	r2, [r7, #4]
 800f67e:	683b      	ldr	r3, [r7, #0]
 800f680:	781b      	ldrb	r3, [r3, #0]
 800f682:	009b      	lsls	r3, r3, #2
 800f684:	4413      	add	r3, r2
 800f686:	881b      	ldrh	r3, [r3, #0]
 800f688:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f68c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f690:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f694:	2b00      	cmp	r3, #0
 800f696:	d005      	beq.n	800f6a4 <USB_EPStartXfer+0xa96>
 800f698:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f69c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d10b      	bne.n	800f6bc <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f6a4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f6a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d12e      	bne.n	800f70e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f6b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800f6b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d128      	bne.n	800f70e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f6bc:	687a      	ldr	r2, [r7, #4]
 800f6be:	683b      	ldr	r3, [r7, #0]
 800f6c0:	781b      	ldrb	r3, [r3, #0]
 800f6c2:	009b      	lsls	r3, r3, #2
 800f6c4:	4413      	add	r3, r2
 800f6c6:	881b      	ldrh	r3, [r3, #0]
 800f6c8:	b29b      	uxth	r3, r3
 800f6ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6d2:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800f6d6:	687a      	ldr	r2, [r7, #4]
 800f6d8:	683b      	ldr	r3, [r7, #0]
 800f6da:	781b      	ldrb	r3, [r3, #0]
 800f6dc:	009b      	lsls	r3, r3, #2
 800f6de:	441a      	add	r2, r3
 800f6e0:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800f6e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f6e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f6ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f6f0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f6f4:	b29b      	uxth	r3, r3
 800f6f6:	8013      	strh	r3, [r2, #0]
 800f6f8:	e009      	b.n	800f70e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f6fa:	683b      	ldr	r3, [r7, #0]
 800f6fc:	78db      	ldrb	r3, [r3, #3]
 800f6fe:	2b01      	cmp	r3, #1
 800f700:	d103      	bne.n	800f70a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800f702:	683b      	ldr	r3, [r7, #0]
 800f704:	2200      	movs	r2, #0
 800f706:	619a      	str	r2, [r3, #24]
 800f708:	e001      	b.n	800f70e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800f70a:	2301      	movs	r3, #1
 800f70c:	e02a      	b.n	800f764 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f70e:	687a      	ldr	r2, [r7, #4]
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	781b      	ldrb	r3, [r3, #0]
 800f714:	009b      	lsls	r3, r3, #2
 800f716:	4413      	add	r3, r2
 800f718:	881b      	ldrh	r3, [r3, #0]
 800f71a:	b29b      	uxth	r3, r3
 800f71c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f720:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f724:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f728:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f72c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f730:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f734:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f738:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f73c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800f740:	687a      	ldr	r2, [r7, #4]
 800f742:	683b      	ldr	r3, [r7, #0]
 800f744:	781b      	ldrb	r3, [r3, #0]
 800f746:	009b      	lsls	r3, r3, #2
 800f748:	441a      	add	r2, r3
 800f74a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f74e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f752:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f75a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f75e:	b29b      	uxth	r3, r3
 800f760:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f762:	2300      	movs	r3, #0
}
 800f764:	4618      	mov	r0, r3
 800f766:	37b0      	adds	r7, #176	@ 0xb0
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}

0800f76c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f76c:	b480      	push	{r7}
 800f76e:	b085      	sub	sp, #20
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
 800f774:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f776:	683b      	ldr	r3, [r7, #0]
 800f778:	785b      	ldrb	r3, [r3, #1]
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d020      	beq.n	800f7c0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f77e:	687a      	ldr	r2, [r7, #4]
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	781b      	ldrb	r3, [r3, #0]
 800f784:	009b      	lsls	r3, r3, #2
 800f786:	4413      	add	r3, r2
 800f788:	881b      	ldrh	r3, [r3, #0]
 800f78a:	b29b      	uxth	r3, r3
 800f78c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f790:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f794:	81bb      	strh	r3, [r7, #12]
 800f796:	89bb      	ldrh	r3, [r7, #12]
 800f798:	f083 0310 	eor.w	r3, r3, #16
 800f79c:	81bb      	strh	r3, [r7, #12]
 800f79e:	687a      	ldr	r2, [r7, #4]
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	781b      	ldrb	r3, [r3, #0]
 800f7a4:	009b      	lsls	r3, r3, #2
 800f7a6:	441a      	add	r2, r3
 800f7a8:	89bb      	ldrh	r3, [r7, #12]
 800f7aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f7ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f7b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f7b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7ba:	b29b      	uxth	r3, r3
 800f7bc:	8013      	strh	r3, [r2, #0]
 800f7be:	e01f      	b.n	800f800 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f7c0:	687a      	ldr	r2, [r7, #4]
 800f7c2:	683b      	ldr	r3, [r7, #0]
 800f7c4:	781b      	ldrb	r3, [r3, #0]
 800f7c6:	009b      	lsls	r3, r3, #2
 800f7c8:	4413      	add	r3, r2
 800f7ca:	881b      	ldrh	r3, [r3, #0]
 800f7cc:	b29b      	uxth	r3, r3
 800f7ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f7d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f7d6:	81fb      	strh	r3, [r7, #14]
 800f7d8:	89fb      	ldrh	r3, [r7, #14]
 800f7da:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f7de:	81fb      	strh	r3, [r7, #14]
 800f7e0:	687a      	ldr	r2, [r7, #4]
 800f7e2:	683b      	ldr	r3, [r7, #0]
 800f7e4:	781b      	ldrb	r3, [r3, #0]
 800f7e6:	009b      	lsls	r3, r3, #2
 800f7e8:	441a      	add	r2, r3
 800f7ea:	89fb      	ldrh	r3, [r7, #14]
 800f7ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f7f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f7f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f7f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7fc:	b29b      	uxth	r3, r3
 800f7fe:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f800:	2300      	movs	r3, #0
}
 800f802:	4618      	mov	r0, r3
 800f804:	3714      	adds	r7, #20
 800f806:	46bd      	mov	sp, r7
 800f808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80c:	4770      	bx	lr

0800f80e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f80e:	b480      	push	{r7}
 800f810:	b087      	sub	sp, #28
 800f812:	af00      	add	r7, sp, #0
 800f814:	6078      	str	r0, [r7, #4]
 800f816:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f818:	683b      	ldr	r3, [r7, #0]
 800f81a:	785b      	ldrb	r3, [r3, #1]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d04c      	beq.n	800f8ba <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f820:	687a      	ldr	r2, [r7, #4]
 800f822:	683b      	ldr	r3, [r7, #0]
 800f824:	781b      	ldrb	r3, [r3, #0]
 800f826:	009b      	lsls	r3, r3, #2
 800f828:	4413      	add	r3, r2
 800f82a:	881b      	ldrh	r3, [r3, #0]
 800f82c:	823b      	strh	r3, [r7, #16]
 800f82e:	8a3b      	ldrh	r3, [r7, #16]
 800f830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f834:	2b00      	cmp	r3, #0
 800f836:	d01b      	beq.n	800f870 <USB_EPClearStall+0x62>
 800f838:	687a      	ldr	r2, [r7, #4]
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	781b      	ldrb	r3, [r3, #0]
 800f83e:	009b      	lsls	r3, r3, #2
 800f840:	4413      	add	r3, r2
 800f842:	881b      	ldrh	r3, [r3, #0]
 800f844:	b29b      	uxth	r3, r3
 800f846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f84a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f84e:	81fb      	strh	r3, [r7, #14]
 800f850:	687a      	ldr	r2, [r7, #4]
 800f852:	683b      	ldr	r3, [r7, #0]
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	009b      	lsls	r3, r3, #2
 800f858:	441a      	add	r2, r3
 800f85a:	89fb      	ldrh	r3, [r7, #14]
 800f85c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f860:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f864:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f868:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f86c:	b29b      	uxth	r3, r3
 800f86e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	78db      	ldrb	r3, [r3, #3]
 800f874:	2b01      	cmp	r3, #1
 800f876:	d06c      	beq.n	800f952 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f878:	687a      	ldr	r2, [r7, #4]
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	781b      	ldrb	r3, [r3, #0]
 800f87e:	009b      	lsls	r3, r3, #2
 800f880:	4413      	add	r3, r2
 800f882:	881b      	ldrh	r3, [r3, #0]
 800f884:	b29b      	uxth	r3, r3
 800f886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f88a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f88e:	81bb      	strh	r3, [r7, #12]
 800f890:	89bb      	ldrh	r3, [r7, #12]
 800f892:	f083 0320 	eor.w	r3, r3, #32
 800f896:	81bb      	strh	r3, [r7, #12]
 800f898:	687a      	ldr	r2, [r7, #4]
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	781b      	ldrb	r3, [r3, #0]
 800f89e:	009b      	lsls	r3, r3, #2
 800f8a0:	441a      	add	r2, r3
 800f8a2:	89bb      	ldrh	r3, [r7, #12]
 800f8a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f8a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f8ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f8b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f8b4:	b29b      	uxth	r3, r3
 800f8b6:	8013      	strh	r3, [r2, #0]
 800f8b8:	e04b      	b.n	800f952 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f8ba:	687a      	ldr	r2, [r7, #4]
 800f8bc:	683b      	ldr	r3, [r7, #0]
 800f8be:	781b      	ldrb	r3, [r3, #0]
 800f8c0:	009b      	lsls	r3, r3, #2
 800f8c2:	4413      	add	r3, r2
 800f8c4:	881b      	ldrh	r3, [r3, #0]
 800f8c6:	82fb      	strh	r3, [r7, #22]
 800f8c8:	8afb      	ldrh	r3, [r7, #22]
 800f8ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d01b      	beq.n	800f90a <USB_EPClearStall+0xfc>
 800f8d2:	687a      	ldr	r2, [r7, #4]
 800f8d4:	683b      	ldr	r3, [r7, #0]
 800f8d6:	781b      	ldrb	r3, [r3, #0]
 800f8d8:	009b      	lsls	r3, r3, #2
 800f8da:	4413      	add	r3, r2
 800f8dc:	881b      	ldrh	r3, [r3, #0]
 800f8de:	b29b      	uxth	r3, r3
 800f8e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f8e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f8e8:	82bb      	strh	r3, [r7, #20]
 800f8ea:	687a      	ldr	r2, [r7, #4]
 800f8ec:	683b      	ldr	r3, [r7, #0]
 800f8ee:	781b      	ldrb	r3, [r3, #0]
 800f8f0:	009b      	lsls	r3, r3, #2
 800f8f2:	441a      	add	r2, r3
 800f8f4:	8abb      	ldrh	r3, [r7, #20]
 800f8f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f8fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f8fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f906:	b29b      	uxth	r3, r3
 800f908:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f90a:	687a      	ldr	r2, [r7, #4]
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	781b      	ldrb	r3, [r3, #0]
 800f910:	009b      	lsls	r3, r3, #2
 800f912:	4413      	add	r3, r2
 800f914:	881b      	ldrh	r3, [r3, #0]
 800f916:	b29b      	uxth	r3, r3
 800f918:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f91c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f920:	827b      	strh	r3, [r7, #18]
 800f922:	8a7b      	ldrh	r3, [r7, #18]
 800f924:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f928:	827b      	strh	r3, [r7, #18]
 800f92a:	8a7b      	ldrh	r3, [r7, #18]
 800f92c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f930:	827b      	strh	r3, [r7, #18]
 800f932:	687a      	ldr	r2, [r7, #4]
 800f934:	683b      	ldr	r3, [r7, #0]
 800f936:	781b      	ldrb	r3, [r3, #0]
 800f938:	009b      	lsls	r3, r3, #2
 800f93a:	441a      	add	r2, r3
 800f93c:	8a7b      	ldrh	r3, [r7, #18]
 800f93e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f942:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f946:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f94a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f94e:	b29b      	uxth	r3, r3
 800f950:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f952:	2300      	movs	r3, #0
}
 800f954:	4618      	mov	r0, r3
 800f956:	371c      	adds	r7, #28
 800f958:	46bd      	mov	sp, r7
 800f95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95e:	4770      	bx	lr

0800f960 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800f960:	b480      	push	{r7}
 800f962:	b083      	sub	sp, #12
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
 800f968:	460b      	mov	r3, r1
 800f96a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800f96c:	78fb      	ldrb	r3, [r7, #3]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d103      	bne.n	800f97a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	2280      	movs	r2, #128	@ 0x80
 800f976:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800f97a:	2300      	movs	r3, #0
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	370c      	adds	r7, #12
 800f980:	46bd      	mov	sp, r7
 800f982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f986:	4770      	bx	lr

0800f988 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800f988:	b480      	push	{r7}
 800f98a:	b083      	sub	sp, #12
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800f996:	b29b      	uxth	r3, r3
 800f998:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f99c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f9a0:	b29a      	uxth	r2, r3
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f9a8:	2300      	movs	r3, #0
}
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	370c      	adds	r7, #12
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b4:	4770      	bx	lr

0800f9b6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800f9b6:	b480      	push	{r7}
 800f9b8:	b085      	sub	sp, #20
 800f9ba:	af00      	add	r7, sp, #0
 800f9bc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800f9c4:	b29b      	uxth	r3, r3
 800f9c6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800f9c8:	68fb      	ldr	r3, [r7, #12]
}
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	3714      	adds	r7, #20
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d4:	4770      	bx	lr

0800f9d6 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f9d6:	b480      	push	{r7}
 800f9d8:	b08b      	sub	sp, #44	@ 0x2c
 800f9da:	af00      	add	r7, sp, #0
 800f9dc:	60f8      	str	r0, [r7, #12]
 800f9de:	60b9      	str	r1, [r7, #8]
 800f9e0:	4611      	mov	r1, r2
 800f9e2:	461a      	mov	r2, r3
 800f9e4:	460b      	mov	r3, r1
 800f9e6:	80fb      	strh	r3, [r7, #6]
 800f9e8:	4613      	mov	r3, r2
 800f9ea:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800f9ec:	88bb      	ldrh	r3, [r7, #4]
 800f9ee:	3301      	adds	r3, #1
 800f9f0:	085b      	lsrs	r3, r3, #1
 800f9f2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800f9f4:	68fb      	ldr	r3, [r7, #12]
 800f9f6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800f9fc:	88fa      	ldrh	r2, [r7, #6]
 800f9fe:	697b      	ldr	r3, [r7, #20]
 800fa00:	4413      	add	r3, r2
 800fa02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fa06:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fa08:	69bb      	ldr	r3, [r7, #24]
 800fa0a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fa0c:	e01c      	b.n	800fa48 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800fa0e:	69fb      	ldr	r3, [r7, #28]
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800fa14:	69fb      	ldr	r3, [r7, #28]
 800fa16:	3301      	adds	r3, #1
 800fa18:	781b      	ldrb	r3, [r3, #0]
 800fa1a:	b21b      	sxth	r3, r3
 800fa1c:	021b      	lsls	r3, r3, #8
 800fa1e:	b21a      	sxth	r2, r3
 800fa20:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fa24:	4313      	orrs	r3, r2
 800fa26:	b21b      	sxth	r3, r3
 800fa28:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800fa2a:	6a3b      	ldr	r3, [r7, #32]
 800fa2c:	8a7a      	ldrh	r2, [r7, #18]
 800fa2e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800fa30:	6a3b      	ldr	r3, [r7, #32]
 800fa32:	3302      	adds	r3, #2
 800fa34:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800fa36:	69fb      	ldr	r3, [r7, #28]
 800fa38:	3301      	adds	r3, #1
 800fa3a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800fa3c:	69fb      	ldr	r3, [r7, #28]
 800fa3e:	3301      	adds	r3, #1
 800fa40:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fa42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa44:	3b01      	subs	r3, #1
 800fa46:	627b      	str	r3, [r7, #36]	@ 0x24
 800fa48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d1df      	bne.n	800fa0e <USB_WritePMA+0x38>
  }
}
 800fa4e:	bf00      	nop
 800fa50:	bf00      	nop
 800fa52:	372c      	adds	r7, #44	@ 0x2c
 800fa54:	46bd      	mov	sp, r7
 800fa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5a:	4770      	bx	lr

0800fa5c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b08b      	sub	sp, #44	@ 0x2c
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	60f8      	str	r0, [r7, #12]
 800fa64:	60b9      	str	r1, [r7, #8]
 800fa66:	4611      	mov	r1, r2
 800fa68:	461a      	mov	r2, r3
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	80fb      	strh	r3, [r7, #6]
 800fa6e:	4613      	mov	r3, r2
 800fa70:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800fa72:	88bb      	ldrh	r3, [r7, #4]
 800fa74:	085b      	lsrs	r3, r3, #1
 800fa76:	b29b      	uxth	r3, r3
 800fa78:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fa7e:	68bb      	ldr	r3, [r7, #8]
 800fa80:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fa82:	88fa      	ldrh	r2, [r7, #6]
 800fa84:	697b      	ldr	r3, [r7, #20]
 800fa86:	4413      	add	r3, r2
 800fa88:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800fa8c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fa8e:	69bb      	ldr	r3, [r7, #24]
 800fa90:	627b      	str	r3, [r7, #36]	@ 0x24
 800fa92:	e018      	b.n	800fac6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800fa94:	6a3b      	ldr	r3, [r7, #32]
 800fa96:	881b      	ldrh	r3, [r3, #0]
 800fa98:	b29b      	uxth	r3, r3
 800fa9a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800fa9c:	6a3b      	ldr	r3, [r7, #32]
 800fa9e:	3302      	adds	r3, #2
 800faa0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800faa2:	693b      	ldr	r3, [r7, #16]
 800faa4:	b2da      	uxtb	r2, r3
 800faa6:	69fb      	ldr	r3, [r7, #28]
 800faa8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800faaa:	69fb      	ldr	r3, [r7, #28]
 800faac:	3301      	adds	r3, #1
 800faae:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800fab0:	693b      	ldr	r3, [r7, #16]
 800fab2:	0a1b      	lsrs	r3, r3, #8
 800fab4:	b2da      	uxtb	r2, r3
 800fab6:	69fb      	ldr	r3, [r7, #28]
 800fab8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800faba:	69fb      	ldr	r3, [r7, #28]
 800fabc:	3301      	adds	r3, #1
 800fabe:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fac2:	3b01      	subs	r3, #1
 800fac4:	627b      	str	r3, [r7, #36]	@ 0x24
 800fac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d1e3      	bne.n	800fa94 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800facc:	88bb      	ldrh	r3, [r7, #4]
 800face:	f003 0301 	and.w	r3, r3, #1
 800fad2:	b29b      	uxth	r3, r3
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d007      	beq.n	800fae8 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800fad8:	6a3b      	ldr	r3, [r7, #32]
 800fada:	881b      	ldrh	r3, [r3, #0]
 800fadc:	b29b      	uxth	r3, r3
 800fade:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fae0:	693b      	ldr	r3, [r7, #16]
 800fae2:	b2da      	uxtb	r2, r3
 800fae4:	69fb      	ldr	r3, [r7, #28]
 800fae6:	701a      	strb	r2, [r3, #0]
  }
}
 800fae8:	bf00      	nop
 800faea:	372c      	adds	r7, #44	@ 0x2c
 800faec:	46bd      	mov	sp, r7
 800faee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf2:	4770      	bx	lr

0800faf4 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800faf8:	4907      	ldr	r1, [pc, #28]	@ (800fb18 <MX_FATFS_Init+0x24>)
 800fafa:	4808      	ldr	r0, [pc, #32]	@ (800fb1c <MX_FATFS_Init+0x28>)
 800fafc:	f001 fcfa 	bl	80114f4 <FATFS_LinkDriver>
 800fb00:	4603      	mov	r3, r0
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d002      	beq.n	800fb0c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800fb06:	f04f 33ff 	mov.w	r3, #4294967295
 800fb0a:	e003      	b.n	800fb14 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800fb0c:	4b04      	ldr	r3, [pc, #16]	@ (800fb20 <MX_FATFS_Init+0x2c>)
 800fb0e:	2201      	movs	r2, #1
 800fb10:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800fb12:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	bd80      	pop	{r7, pc}
 800fb18:	20002428 	.word	0x20002428
 800fb1c:	20000014 	.word	0x20000014
 800fb20:	2000242c 	.word	0x2000242c

0800fb24 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800fb24:	b480      	push	{r7}
 800fb26:	b083      	sub	sp, #12
 800fb28:	af00      	add	r7, sp, #0
 800fb2a:	4603      	mov	r3, r0
 800fb2c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800fb2e:	4b06      	ldr	r3, [pc, #24]	@ (800fb48 <USER_initialize+0x24>)
 800fb30:	2201      	movs	r2, #1
 800fb32:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fb34:	4b04      	ldr	r3, [pc, #16]	@ (800fb48 <USER_initialize+0x24>)
 800fb36:	781b      	ldrb	r3, [r3, #0]
 800fb38:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	370c      	adds	r7, #12
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb44:	4770      	bx	lr
 800fb46:	bf00      	nop
 800fb48:	20000010 	.word	0x20000010

0800fb4c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800fb4c:	b480      	push	{r7}
 800fb4e:	b083      	sub	sp, #12
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	4603      	mov	r3, r0
 800fb54:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800fb56:	4b06      	ldr	r3, [pc, #24]	@ (800fb70 <USER_status+0x24>)
 800fb58:	2201      	movs	r2, #1
 800fb5a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800fb5c:	4b04      	ldr	r3, [pc, #16]	@ (800fb70 <USER_status+0x24>)
 800fb5e:	781b      	ldrb	r3, [r3, #0]
 800fb60:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800fb62:	4618      	mov	r0, r3
 800fb64:	370c      	adds	r7, #12
 800fb66:	46bd      	mov	sp, r7
 800fb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6c:	4770      	bx	lr
 800fb6e:	bf00      	nop
 800fb70:	20000010 	.word	0x20000010

0800fb74 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800fb74:	b480      	push	{r7}
 800fb76:	b085      	sub	sp, #20
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	60b9      	str	r1, [r7, #8]
 800fb7c:	607a      	str	r2, [r7, #4]
 800fb7e:	603b      	str	r3, [r7, #0]
 800fb80:	4603      	mov	r3, r0
 800fb82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800fb84:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800fb86:	4618      	mov	r0, r3
 800fb88:	3714      	adds	r7, #20
 800fb8a:	46bd      	mov	sp, r7
 800fb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb90:	4770      	bx	lr

0800fb92 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800fb92:	b480      	push	{r7}
 800fb94:	b085      	sub	sp, #20
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	60b9      	str	r1, [r7, #8]
 800fb9a:	607a      	str	r2, [r7, #4]
 800fb9c:	603b      	str	r3, [r7, #0]
 800fb9e:	4603      	mov	r3, r0
 800fba0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800fba2:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800fba4:	4618      	mov	r0, r3
 800fba6:	3714      	adds	r7, #20
 800fba8:	46bd      	mov	sp, r7
 800fbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbae:	4770      	bx	lr

0800fbb0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800fbb0:	b480      	push	{r7}
 800fbb2:	b085      	sub	sp, #20
 800fbb4:	af00      	add	r7, sp, #0
 800fbb6:	4603      	mov	r3, r0
 800fbb8:	603a      	str	r2, [r7, #0]
 800fbba:	71fb      	strb	r3, [r7, #7]
 800fbbc:	460b      	mov	r3, r1
 800fbbe:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800fbc0:	2301      	movs	r3, #1
 800fbc2:	73fb      	strb	r3, [r7, #15]
    return res;
 800fbc4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	3714      	adds	r7, #20
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd0:	4770      	bx	lr

0800fbd2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fbd2:	b580      	push	{r7, lr}
 800fbd4:	b084      	sub	sp, #16
 800fbd6:	af00      	add	r7, sp, #0
 800fbd8:	6078      	str	r0, [r7, #4]
 800fbda:	460b      	mov	r3, r1
 800fbdc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fbde:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800fbe2:	f002 f957 	bl	8011e94 <USBD_static_malloc>
 800fbe6:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d105      	bne.n	800fbfa <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800fbf6:	2302      	movs	r3, #2
 800fbf8:	e066      	b.n	800fcc8 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	68fa      	ldr	r2, [r7, #12]
 800fbfe:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	7c1b      	ldrb	r3, [r3, #16]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d119      	bne.n	800fc3e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fc0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fc0e:	2202      	movs	r2, #2
 800fc10:	2181      	movs	r1, #129	@ 0x81
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f001 ffe5 	bl	8011be2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	2201      	movs	r2, #1
 800fc1c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fc1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fc22:	2202      	movs	r2, #2
 800fc24:	2101      	movs	r1, #1
 800fc26:	6878      	ldr	r0, [r7, #4]
 800fc28:	f001 ffdb 	bl	8011be2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	2201      	movs	r2, #1
 800fc30:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	2210      	movs	r2, #16
 800fc38:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800fc3c:	e016      	b.n	800fc6c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800fc3e:	2340      	movs	r3, #64	@ 0x40
 800fc40:	2202      	movs	r2, #2
 800fc42:	2181      	movs	r1, #129	@ 0x81
 800fc44:	6878      	ldr	r0, [r7, #4]
 800fc46:	f001 ffcc 	bl	8011be2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	2201      	movs	r2, #1
 800fc4e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800fc50:	2340      	movs	r3, #64	@ 0x40
 800fc52:	2202      	movs	r2, #2
 800fc54:	2101      	movs	r1, #1
 800fc56:	6878      	ldr	r0, [r7, #4]
 800fc58:	f001 ffc3 	bl	8011be2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	2201      	movs	r2, #1
 800fc60:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	2210      	movs	r2, #16
 800fc68:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fc6c:	2308      	movs	r3, #8
 800fc6e:	2203      	movs	r2, #3
 800fc70:	2182      	movs	r1, #130	@ 0x82
 800fc72:	6878      	ldr	r0, [r7, #4]
 800fc74:	f001 ffb5 	bl	8011be2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	2201      	movs	r2, #1
 800fc7c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	2200      	movs	r2, #0
 800fc96:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	7c1b      	ldrb	r3, [r3, #16]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d109      	bne.n	800fcb6 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fca8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fcac:	2101      	movs	r1, #1
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f002 f886 	bl	8011dc0 <USBD_LL_PrepareReceive>
 800fcb4:	e007      	b.n	800fcc6 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fcbc:	2340      	movs	r3, #64	@ 0x40
 800fcbe:	2101      	movs	r1, #1
 800fcc0:	6878      	ldr	r0, [r7, #4]
 800fcc2:	f002 f87d 	bl	8011dc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fcc6:	2300      	movs	r3, #0
}
 800fcc8:	4618      	mov	r0, r3
 800fcca:	3710      	adds	r7, #16
 800fccc:	46bd      	mov	sp, r7
 800fcce:	bd80      	pop	{r7, pc}

0800fcd0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b082      	sub	sp, #8
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
 800fcd8:	460b      	mov	r3, r1
 800fcda:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800fcdc:	2181      	movs	r1, #129	@ 0x81
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f001 ffa5 	bl	8011c2e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	2200      	movs	r2, #0
 800fce8:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800fcea:	2101      	movs	r1, #1
 800fcec:	6878      	ldr	r0, [r7, #4]
 800fcee:	f001 ff9e 	bl	8011c2e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	2200      	movs	r2, #0
 800fcf6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800fcfa:	2182      	movs	r1, #130	@ 0x82
 800fcfc:	6878      	ldr	r0, [r7, #4]
 800fcfe:	f001 ff96 	bl	8011c2e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	2200      	movs	r2, #0
 800fd06:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d00e      	beq.n	800fd3a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fd22:	685b      	ldr	r3, [r3, #4]
 800fd24:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	f002 f8bf 	bl	8011eb0 <USBD_static_free>
    pdev->pClassData = NULL;
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	2200      	movs	r2, #0
 800fd36:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fd3a:	2300      	movs	r3, #0
}
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	3708      	adds	r7, #8
 800fd40:	46bd      	mov	sp, r7
 800fd42:	bd80      	pop	{r7, pc}

0800fd44 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b086      	sub	sp, #24
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
 800fd4c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fd54:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800fd56:	2300      	movs	r3, #0
 800fd58:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d101      	bne.n	800fd6c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800fd68:	2303      	movs	r3, #3
 800fd6a:	e0af      	b.n	800fecc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fd6c:	683b      	ldr	r3, [r7, #0]
 800fd6e:	781b      	ldrb	r3, [r3, #0]
 800fd70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d03f      	beq.n	800fdf8 <USBD_CDC_Setup+0xb4>
 800fd78:	2b20      	cmp	r3, #32
 800fd7a:	f040 809f 	bne.w	800febc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800fd7e:	683b      	ldr	r3, [r7, #0]
 800fd80:	88db      	ldrh	r3, [r3, #6]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d02e      	beq.n	800fde4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	781b      	ldrb	r3, [r3, #0]
 800fd8a:	b25b      	sxtb	r3, r3
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	da16      	bge.n	800fdbe <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fd96:	689b      	ldr	r3, [r3, #8]
 800fd98:	683a      	ldr	r2, [r7, #0]
 800fd9a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800fd9c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fd9e:	683a      	ldr	r2, [r7, #0]
 800fda0:	88d2      	ldrh	r2, [r2, #6]
 800fda2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	88db      	ldrh	r3, [r3, #6]
 800fda8:	2b07      	cmp	r3, #7
 800fdaa:	bf28      	it	cs
 800fdac:	2307      	movcs	r3, #7
 800fdae:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fdb0:	693b      	ldr	r3, [r7, #16]
 800fdb2:	89fa      	ldrh	r2, [r7, #14]
 800fdb4:	4619      	mov	r1, r3
 800fdb6:	6878      	ldr	r0, [r7, #4]
 800fdb8:	f001 facf 	bl	801135a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800fdbc:	e085      	b.n	800feca <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800fdbe:	683b      	ldr	r3, [r7, #0]
 800fdc0:	785a      	ldrb	r2, [r3, #1]
 800fdc2:	693b      	ldr	r3, [r7, #16]
 800fdc4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800fdc8:	683b      	ldr	r3, [r7, #0]
 800fdca:	88db      	ldrh	r3, [r3, #6]
 800fdcc:	b2da      	uxtb	r2, r3
 800fdce:	693b      	ldr	r3, [r7, #16]
 800fdd0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800fdd4:	6939      	ldr	r1, [r7, #16]
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	88db      	ldrh	r3, [r3, #6]
 800fdda:	461a      	mov	r2, r3
 800fddc:	6878      	ldr	r0, [r7, #4]
 800fdde:	f001 fae8 	bl	80113b2 <USBD_CtlPrepareRx>
      break;
 800fde2:	e072      	b.n	800feca <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800fdea:	689b      	ldr	r3, [r3, #8]
 800fdec:	683a      	ldr	r2, [r7, #0]
 800fdee:	7850      	ldrb	r0, [r2, #1]
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	6839      	ldr	r1, [r7, #0]
 800fdf4:	4798      	blx	r3
      break;
 800fdf6:	e068      	b.n	800feca <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fdf8:	683b      	ldr	r3, [r7, #0]
 800fdfa:	785b      	ldrb	r3, [r3, #1]
 800fdfc:	2b0b      	cmp	r3, #11
 800fdfe:	d852      	bhi.n	800fea6 <USBD_CDC_Setup+0x162>
 800fe00:	a201      	add	r2, pc, #4	@ (adr r2, 800fe08 <USBD_CDC_Setup+0xc4>)
 800fe02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe06:	bf00      	nop
 800fe08:	0800fe39 	.word	0x0800fe39
 800fe0c:	0800feb5 	.word	0x0800feb5
 800fe10:	0800fea7 	.word	0x0800fea7
 800fe14:	0800fea7 	.word	0x0800fea7
 800fe18:	0800fea7 	.word	0x0800fea7
 800fe1c:	0800fea7 	.word	0x0800fea7
 800fe20:	0800fea7 	.word	0x0800fea7
 800fe24:	0800fea7 	.word	0x0800fea7
 800fe28:	0800fea7 	.word	0x0800fea7
 800fe2c:	0800fea7 	.word	0x0800fea7
 800fe30:	0800fe63 	.word	0x0800fe63
 800fe34:	0800fe8d 	.word	0x0800fe8d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe3e:	b2db      	uxtb	r3, r3
 800fe40:	2b03      	cmp	r3, #3
 800fe42:	d107      	bne.n	800fe54 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fe44:	f107 030a 	add.w	r3, r7, #10
 800fe48:	2202      	movs	r2, #2
 800fe4a:	4619      	mov	r1, r3
 800fe4c:	6878      	ldr	r0, [r7, #4]
 800fe4e:	f001 fa84 	bl	801135a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fe52:	e032      	b.n	800feba <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800fe54:	6839      	ldr	r1, [r7, #0]
 800fe56:	6878      	ldr	r0, [r7, #4]
 800fe58:	f001 fa0e 	bl	8011278 <USBD_CtlError>
            ret = USBD_FAIL;
 800fe5c:	2303      	movs	r3, #3
 800fe5e:	75fb      	strb	r3, [r7, #23]
          break;
 800fe60:	e02b      	b.n	800feba <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe68:	b2db      	uxtb	r3, r3
 800fe6a:	2b03      	cmp	r3, #3
 800fe6c:	d107      	bne.n	800fe7e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800fe6e:	f107 030d 	add.w	r3, r7, #13
 800fe72:	2201      	movs	r2, #1
 800fe74:	4619      	mov	r1, r3
 800fe76:	6878      	ldr	r0, [r7, #4]
 800fe78:	f001 fa6f 	bl	801135a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fe7c:	e01d      	b.n	800feba <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800fe7e:	6839      	ldr	r1, [r7, #0]
 800fe80:	6878      	ldr	r0, [r7, #4]
 800fe82:	f001 f9f9 	bl	8011278 <USBD_CtlError>
            ret = USBD_FAIL;
 800fe86:	2303      	movs	r3, #3
 800fe88:	75fb      	strb	r3, [r7, #23]
          break;
 800fe8a:	e016      	b.n	800feba <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fe92:	b2db      	uxtb	r3, r3
 800fe94:	2b03      	cmp	r3, #3
 800fe96:	d00f      	beq.n	800feb8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800fe98:	6839      	ldr	r1, [r7, #0]
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f001 f9ec 	bl	8011278 <USBD_CtlError>
            ret = USBD_FAIL;
 800fea0:	2303      	movs	r3, #3
 800fea2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800fea4:	e008      	b.n	800feb8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800fea6:	6839      	ldr	r1, [r7, #0]
 800fea8:	6878      	ldr	r0, [r7, #4]
 800feaa:	f001 f9e5 	bl	8011278 <USBD_CtlError>
          ret = USBD_FAIL;
 800feae:	2303      	movs	r3, #3
 800feb0:	75fb      	strb	r3, [r7, #23]
          break;
 800feb2:	e002      	b.n	800feba <USBD_CDC_Setup+0x176>
          break;
 800feb4:	bf00      	nop
 800feb6:	e008      	b.n	800feca <USBD_CDC_Setup+0x186>
          break;
 800feb8:	bf00      	nop
      }
      break;
 800feba:	e006      	b.n	800feca <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800febc:	6839      	ldr	r1, [r7, #0]
 800febe:	6878      	ldr	r0, [r7, #4]
 800fec0:	f001 f9da 	bl	8011278 <USBD_CtlError>
      ret = USBD_FAIL;
 800fec4:	2303      	movs	r3, #3
 800fec6:	75fb      	strb	r3, [r7, #23]
      break;
 800fec8:	bf00      	nop
  }

  return (uint8_t)ret;
 800feca:	7dfb      	ldrb	r3, [r7, #23]
}
 800fecc:	4618      	mov	r0, r3
 800fece:	3718      	adds	r7, #24
 800fed0:	46bd      	mov	sp, r7
 800fed2:	bd80      	pop	{r7, pc}

0800fed4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b084      	sub	sp, #16
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
 800fedc:	460b      	mov	r3, r1
 800fede:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fee6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d101      	bne.n	800fef6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fef2:	2303      	movs	r3, #3
 800fef4:	e04f      	b.n	800ff96 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fefc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800fefe:	78fa      	ldrb	r2, [r7, #3]
 800ff00:	6879      	ldr	r1, [r7, #4]
 800ff02:	4613      	mov	r3, r2
 800ff04:	009b      	lsls	r3, r3, #2
 800ff06:	4413      	add	r3, r2
 800ff08:	009b      	lsls	r3, r3, #2
 800ff0a:	440b      	add	r3, r1
 800ff0c:	3318      	adds	r3, #24
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d029      	beq.n	800ff68 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800ff14:	78fa      	ldrb	r2, [r7, #3]
 800ff16:	6879      	ldr	r1, [r7, #4]
 800ff18:	4613      	mov	r3, r2
 800ff1a:	009b      	lsls	r3, r3, #2
 800ff1c:	4413      	add	r3, r2
 800ff1e:	009b      	lsls	r3, r3, #2
 800ff20:	440b      	add	r3, r1
 800ff22:	3318      	adds	r3, #24
 800ff24:	681a      	ldr	r2, [r3, #0]
 800ff26:	78f9      	ldrb	r1, [r7, #3]
 800ff28:	68f8      	ldr	r0, [r7, #12]
 800ff2a:	460b      	mov	r3, r1
 800ff2c:	009b      	lsls	r3, r3, #2
 800ff2e:	440b      	add	r3, r1
 800ff30:	00db      	lsls	r3, r3, #3
 800ff32:	4403      	add	r3, r0
 800ff34:	3320      	adds	r3, #32
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	fbb2 f1f3 	udiv	r1, r2, r3
 800ff3c:	fb01 f303 	mul.w	r3, r1, r3
 800ff40:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d110      	bne.n	800ff68 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ff46:	78fa      	ldrb	r2, [r7, #3]
 800ff48:	6879      	ldr	r1, [r7, #4]
 800ff4a:	4613      	mov	r3, r2
 800ff4c:	009b      	lsls	r3, r3, #2
 800ff4e:	4413      	add	r3, r2
 800ff50:	009b      	lsls	r3, r3, #2
 800ff52:	440b      	add	r3, r1
 800ff54:	3318      	adds	r3, #24
 800ff56:	2200      	movs	r2, #0
 800ff58:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ff5a:	78f9      	ldrb	r1, [r7, #3]
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	2200      	movs	r2, #0
 800ff60:	6878      	ldr	r0, [r7, #4]
 800ff62:	f001 ff0c 	bl	8011d7e <USBD_LL_Transmit>
 800ff66:	e015      	b.n	800ff94 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800ff68:	68bb      	ldr	r3, [r7, #8]
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ff76:	691b      	ldr	r3, [r3, #16]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d00b      	beq.n	800ff94 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ff82:	691b      	ldr	r3, [r3, #16]
 800ff84:	68ba      	ldr	r2, [r7, #8]
 800ff86:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800ff8a:	68ba      	ldr	r2, [r7, #8]
 800ff8c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800ff90:	78fa      	ldrb	r2, [r7, #3]
 800ff92:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800ff94:	2300      	movs	r3, #0
}
 800ff96:	4618      	mov	r0, r3
 800ff98:	3710      	adds	r7, #16
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}

0800ff9e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ff9e:	b580      	push	{r7, lr}
 800ffa0:	b084      	sub	sp, #16
 800ffa2:	af00      	add	r7, sp, #0
 800ffa4:	6078      	str	r0, [r7, #4]
 800ffa6:	460b      	mov	r3, r1
 800ffa8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ffb0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d101      	bne.n	800ffc0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ffbc:	2303      	movs	r3, #3
 800ffbe:	e015      	b.n	800ffec <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ffc0:	78fb      	ldrb	r3, [r7, #3]
 800ffc2:	4619      	mov	r1, r3
 800ffc4:	6878      	ldr	r0, [r7, #4]
 800ffc6:	f001 ff1c 	bl	8011e02 <USBD_LL_GetRxDataSize>
 800ffca:	4602      	mov	r2, r0
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ffd8:	68db      	ldr	r3, [r3, #12]
 800ffda:	68fa      	ldr	r2, [r7, #12]
 800ffdc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800ffe0:	68fa      	ldr	r2, [r7, #12]
 800ffe2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800ffe6:	4611      	mov	r1, r2
 800ffe8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ffea:	2300      	movs	r3, #0
}
 800ffec:	4618      	mov	r0, r3
 800ffee:	3710      	adds	r7, #16
 800fff0:	46bd      	mov	sp, r7
 800fff2:	bd80      	pop	{r7, pc}

0800fff4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b084      	sub	sp, #16
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010002:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d101      	bne.n	801000e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801000a:	2303      	movs	r3, #3
 801000c:	e01a      	b.n	8010044 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010014:	2b00      	cmp	r3, #0
 8010016:	d014      	beq.n	8010042 <USBD_CDC_EP0_RxReady+0x4e>
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801001e:	2bff      	cmp	r3, #255	@ 0xff
 8010020:	d00f      	beq.n	8010042 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8010028:	689b      	ldr	r3, [r3, #8]
 801002a:	68fa      	ldr	r2, [r7, #12]
 801002c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8010030:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8010032:	68fa      	ldr	r2, [r7, #12]
 8010034:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8010038:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	22ff      	movs	r2, #255	@ 0xff
 801003e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8010042:	2300      	movs	r3, #0
}
 8010044:	4618      	mov	r0, r3
 8010046:	3710      	adds	r7, #16
 8010048:	46bd      	mov	sp, r7
 801004a:	bd80      	pop	{r7, pc}

0801004c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801004c:	b480      	push	{r7}
 801004e:	b083      	sub	sp, #12
 8010050:	af00      	add	r7, sp, #0
 8010052:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2243      	movs	r2, #67	@ 0x43
 8010058:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801005a:	4b03      	ldr	r3, [pc, #12]	@ (8010068 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801005c:	4618      	mov	r0, r3
 801005e:	370c      	adds	r7, #12
 8010060:	46bd      	mov	sp, r7
 8010062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010066:	4770      	bx	lr
 8010068:	200000b0 	.word	0x200000b0

0801006c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801006c:	b480      	push	{r7}
 801006e:	b083      	sub	sp, #12
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	2243      	movs	r2, #67	@ 0x43
 8010078:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801007a:	4b03      	ldr	r3, [pc, #12]	@ (8010088 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801007c:	4618      	mov	r0, r3
 801007e:	370c      	adds	r7, #12
 8010080:	46bd      	mov	sp, r7
 8010082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010086:	4770      	bx	lr
 8010088:	2000006c 	.word	0x2000006c

0801008c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801008c:	b480      	push	{r7}
 801008e:	b083      	sub	sp, #12
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	2243      	movs	r2, #67	@ 0x43
 8010098:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801009a:	4b03      	ldr	r3, [pc, #12]	@ (80100a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801009c:	4618      	mov	r0, r3
 801009e:	370c      	adds	r7, #12
 80100a0:	46bd      	mov	sp, r7
 80100a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100a6:	4770      	bx	lr
 80100a8:	200000f4 	.word	0x200000f4

080100ac <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80100ac:	b480      	push	{r7}
 80100ae:	b083      	sub	sp, #12
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	220a      	movs	r2, #10
 80100b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80100ba:	4b03      	ldr	r3, [pc, #12]	@ (80100c8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80100bc:	4618      	mov	r0, r3
 80100be:	370c      	adds	r7, #12
 80100c0:	46bd      	mov	sp, r7
 80100c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c6:	4770      	bx	lr
 80100c8:	20000028 	.word	0x20000028

080100cc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80100cc:	b480      	push	{r7}
 80100ce:	b083      	sub	sp, #12
 80100d0:	af00      	add	r7, sp, #0
 80100d2:	6078      	str	r0, [r7, #4]
 80100d4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80100d6:	683b      	ldr	r3, [r7, #0]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d101      	bne.n	80100e0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80100dc:	2303      	movs	r3, #3
 80100de:	e004      	b.n	80100ea <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	683a      	ldr	r2, [r7, #0]
 80100e4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80100e8:	2300      	movs	r3, #0
}
 80100ea:	4618      	mov	r0, r3
 80100ec:	370c      	adds	r7, #12
 80100ee:	46bd      	mov	sp, r7
 80100f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f4:	4770      	bx	lr

080100f6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80100f6:	b480      	push	{r7}
 80100f8:	b087      	sub	sp, #28
 80100fa:	af00      	add	r7, sp, #0
 80100fc:	60f8      	str	r0, [r7, #12]
 80100fe:	60b9      	str	r1, [r7, #8]
 8010100:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010108:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801010a:	697b      	ldr	r3, [r7, #20]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d101      	bne.n	8010114 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8010110:	2303      	movs	r3, #3
 8010112:	e008      	b.n	8010126 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8010114:	697b      	ldr	r3, [r7, #20]
 8010116:	68ba      	ldr	r2, [r7, #8]
 8010118:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801011c:	697b      	ldr	r3, [r7, #20]
 801011e:	687a      	ldr	r2, [r7, #4]
 8010120:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8010124:	2300      	movs	r3, #0
}
 8010126:	4618      	mov	r0, r3
 8010128:	371c      	adds	r7, #28
 801012a:	46bd      	mov	sp, r7
 801012c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010130:	4770      	bx	lr

08010132 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8010132:	b480      	push	{r7}
 8010134:	b085      	sub	sp, #20
 8010136:	af00      	add	r7, sp, #0
 8010138:	6078      	str	r0, [r7, #4]
 801013a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010142:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	2b00      	cmp	r3, #0
 8010148:	d101      	bne.n	801014e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801014a:	2303      	movs	r3, #3
 801014c:	e004      	b.n	8010158 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	683a      	ldr	r2, [r7, #0]
 8010152:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010156:	2300      	movs	r3, #0
}
 8010158:	4618      	mov	r0, r3
 801015a:	3714      	adds	r7, #20
 801015c:	46bd      	mov	sp, r7
 801015e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010162:	4770      	bx	lr

08010164 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010164:	b580      	push	{r7, lr}
 8010166:	b084      	sub	sp, #16
 8010168:	af00      	add	r7, sp, #0
 801016a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010172:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8010174:	2301      	movs	r3, #1
 8010176:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801017e:	2b00      	cmp	r3, #0
 8010180:	d101      	bne.n	8010186 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8010182:	2303      	movs	r3, #3
 8010184:	e01a      	b.n	80101bc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801018c:	2b00      	cmp	r3, #0
 801018e:	d114      	bne.n	80101ba <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010190:	68bb      	ldr	r3, [r7, #8]
 8010192:	2201      	movs	r2, #1
 8010194:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8010198:	68bb      	ldr	r3, [r7, #8]
 801019a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80101a2:	68bb      	ldr	r3, [r7, #8]
 80101a4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80101a8:	68bb      	ldr	r3, [r7, #8]
 80101aa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80101ae:	2181      	movs	r1, #129	@ 0x81
 80101b0:	6878      	ldr	r0, [r7, #4]
 80101b2:	f001 fde4 	bl	8011d7e <USBD_LL_Transmit>

    ret = USBD_OK;
 80101b6:	2300      	movs	r3, #0
 80101b8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80101ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80101bc:	4618      	mov	r0, r3
 80101be:	3710      	adds	r7, #16
 80101c0:	46bd      	mov	sp, r7
 80101c2:	bd80      	pop	{r7, pc}

080101c4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80101c4:	b580      	push	{r7, lr}
 80101c6:	b084      	sub	sp, #16
 80101c8:	af00      	add	r7, sp, #0
 80101ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80101d2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d101      	bne.n	80101e2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80101de:	2303      	movs	r3, #3
 80101e0:	e016      	b.n	8010210 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	7c1b      	ldrb	r3, [r3, #16]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d109      	bne.n	80101fe <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80101f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80101f4:	2101      	movs	r1, #1
 80101f6:	6878      	ldr	r0, [r7, #4]
 80101f8:	f001 fde2 	bl	8011dc0 <USBD_LL_PrepareReceive>
 80101fc:	e007      	b.n	801020e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010204:	2340      	movs	r3, #64	@ 0x40
 8010206:	2101      	movs	r1, #1
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f001 fdd9 	bl	8011dc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801020e:	2300      	movs	r3, #0
}
 8010210:	4618      	mov	r0, r3
 8010212:	3710      	adds	r7, #16
 8010214:	46bd      	mov	sp, r7
 8010216:	bd80      	pop	{r7, pc}

08010218 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b086      	sub	sp, #24
 801021c:	af00      	add	r7, sp, #0
 801021e:	60f8      	str	r0, [r7, #12]
 8010220:	60b9      	str	r1, [r7, #8]
 8010222:	4613      	mov	r3, r2
 8010224:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d101      	bne.n	8010230 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801022c:	2303      	movs	r3, #3
 801022e:	e01f      	b.n	8010270 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	2200      	movs	r2, #0
 8010234:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	2200      	movs	r2, #0
 801023c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	2200      	movs	r2, #0
 8010244:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010248:	68bb      	ldr	r3, [r7, #8]
 801024a:	2b00      	cmp	r3, #0
 801024c:	d003      	beq.n	8010256 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	68ba      	ldr	r2, [r7, #8]
 8010252:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	2201      	movs	r2, #1
 801025a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	79fa      	ldrb	r2, [r7, #7]
 8010262:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010264:	68f8      	ldr	r0, [r7, #12]
 8010266:	f001 fc41 	bl	8011aec <USBD_LL_Init>
 801026a:	4603      	mov	r3, r0
 801026c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801026e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010270:	4618      	mov	r0, r3
 8010272:	3718      	adds	r7, #24
 8010274:	46bd      	mov	sp, r7
 8010276:	bd80      	pop	{r7, pc}

08010278 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b084      	sub	sp, #16
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
 8010280:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010282:	2300      	movs	r3, #0
 8010284:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d101      	bne.n	8010290 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 801028c:	2303      	movs	r3, #3
 801028e:	e016      	b.n	80102be <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	683a      	ldr	r2, [r7, #0]
 8010294:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801029e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d00b      	beq.n	80102bc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102ac:	f107 020e 	add.w	r2, r7, #14
 80102b0:	4610      	mov	r0, r2
 80102b2:	4798      	blx	r3
 80102b4:	4602      	mov	r2, r0
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80102bc:	2300      	movs	r3, #0
}
 80102be:	4618      	mov	r0, r3
 80102c0:	3710      	adds	r7, #16
 80102c2:	46bd      	mov	sp, r7
 80102c4:	bd80      	pop	{r7, pc}

080102c6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80102c6:	b580      	push	{r7, lr}
 80102c8:	b082      	sub	sp, #8
 80102ca:	af00      	add	r7, sp, #0
 80102cc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80102ce:	6878      	ldr	r0, [r7, #4]
 80102d0:	f001 fc6c 	bl	8011bac <USBD_LL_Start>
 80102d4:	4603      	mov	r3, r0
}
 80102d6:	4618      	mov	r0, r3
 80102d8:	3708      	adds	r7, #8
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}

080102de <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80102de:	b480      	push	{r7}
 80102e0:	b083      	sub	sp, #12
 80102e2:	af00      	add	r7, sp, #0
 80102e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80102e6:	2300      	movs	r3, #0
}
 80102e8:	4618      	mov	r0, r3
 80102ea:	370c      	adds	r7, #12
 80102ec:	46bd      	mov	sp, r7
 80102ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f2:	4770      	bx	lr

080102f4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b084      	sub	sp, #16
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
 80102fc:	460b      	mov	r3, r1
 80102fe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8010300:	2303      	movs	r3, #3
 8010302:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801030a:	2b00      	cmp	r3, #0
 801030c:	d009      	beq.n	8010322 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	78fa      	ldrb	r2, [r7, #3]
 8010318:	4611      	mov	r1, r2
 801031a:	6878      	ldr	r0, [r7, #4]
 801031c:	4798      	blx	r3
 801031e:	4603      	mov	r3, r0
 8010320:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8010322:	7bfb      	ldrb	r3, [r7, #15]
}
 8010324:	4618      	mov	r0, r3
 8010326:	3710      	adds	r7, #16
 8010328:	46bd      	mov	sp, r7
 801032a:	bd80      	pop	{r7, pc}

0801032c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b082      	sub	sp, #8
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	460b      	mov	r3, r1
 8010336:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801033e:	2b00      	cmp	r3, #0
 8010340:	d007      	beq.n	8010352 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	78fa      	ldrb	r2, [r7, #3]
 801034c:	4611      	mov	r1, r2
 801034e:	6878      	ldr	r0, [r7, #4]
 8010350:	4798      	blx	r3
  }

  return USBD_OK;
 8010352:	2300      	movs	r3, #0
}
 8010354:	4618      	mov	r0, r3
 8010356:	3708      	adds	r7, #8
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}

0801035c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801035c:	b580      	push	{r7, lr}
 801035e:	b084      	sub	sp, #16
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
 8010364:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801036c:	6839      	ldr	r1, [r7, #0]
 801036e:	4618      	mov	r0, r3
 8010370:	f000 ff48 	bl	8011204 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	2201      	movs	r2, #1
 8010378:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010382:	461a      	mov	r2, r3
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010390:	f003 031f 	and.w	r3, r3, #31
 8010394:	2b02      	cmp	r3, #2
 8010396:	d01a      	beq.n	80103ce <USBD_LL_SetupStage+0x72>
 8010398:	2b02      	cmp	r3, #2
 801039a:	d822      	bhi.n	80103e2 <USBD_LL_SetupStage+0x86>
 801039c:	2b00      	cmp	r3, #0
 801039e:	d002      	beq.n	80103a6 <USBD_LL_SetupStage+0x4a>
 80103a0:	2b01      	cmp	r3, #1
 80103a2:	d00a      	beq.n	80103ba <USBD_LL_SetupStage+0x5e>
 80103a4:	e01d      	b.n	80103e2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103ac:	4619      	mov	r1, r3
 80103ae:	6878      	ldr	r0, [r7, #4]
 80103b0:	f000 f9f0 	bl	8010794 <USBD_StdDevReq>
 80103b4:	4603      	mov	r3, r0
 80103b6:	73fb      	strb	r3, [r7, #15]
      break;
 80103b8:	e020      	b.n	80103fc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103c0:	4619      	mov	r1, r3
 80103c2:	6878      	ldr	r0, [r7, #4]
 80103c4:	f000 fa54 	bl	8010870 <USBD_StdItfReq>
 80103c8:	4603      	mov	r3, r0
 80103ca:	73fb      	strb	r3, [r7, #15]
      break;
 80103cc:	e016      	b.n	80103fc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103d4:	4619      	mov	r1, r3
 80103d6:	6878      	ldr	r0, [r7, #4]
 80103d8:	f000 fa93 	bl	8010902 <USBD_StdEPReq>
 80103dc:	4603      	mov	r3, r0
 80103de:	73fb      	strb	r3, [r7, #15]
      break;
 80103e0:	e00c      	b.n	80103fc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80103e8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80103ec:	b2db      	uxtb	r3, r3
 80103ee:	4619      	mov	r1, r3
 80103f0:	6878      	ldr	r0, [r7, #4]
 80103f2:	f001 fc3b 	bl	8011c6c <USBD_LL_StallEP>
 80103f6:	4603      	mov	r3, r0
 80103f8:	73fb      	strb	r3, [r7, #15]
      break;
 80103fa:	bf00      	nop
  }

  return ret;
 80103fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80103fe:	4618      	mov	r0, r3
 8010400:	3710      	adds	r7, #16
 8010402:	46bd      	mov	sp, r7
 8010404:	bd80      	pop	{r7, pc}

08010406 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010406:	b580      	push	{r7, lr}
 8010408:	b086      	sub	sp, #24
 801040a:	af00      	add	r7, sp, #0
 801040c:	60f8      	str	r0, [r7, #12]
 801040e:	460b      	mov	r3, r1
 8010410:	607a      	str	r2, [r7, #4]
 8010412:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8010414:	7afb      	ldrb	r3, [r7, #11]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d138      	bne.n	801048c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010420:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010428:	2b03      	cmp	r3, #3
 801042a:	d14a      	bne.n	80104c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801042c:	693b      	ldr	r3, [r7, #16]
 801042e:	689a      	ldr	r2, [r3, #8]
 8010430:	693b      	ldr	r3, [r7, #16]
 8010432:	68db      	ldr	r3, [r3, #12]
 8010434:	429a      	cmp	r2, r3
 8010436:	d913      	bls.n	8010460 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	689a      	ldr	r2, [r3, #8]
 801043c:	693b      	ldr	r3, [r7, #16]
 801043e:	68db      	ldr	r3, [r3, #12]
 8010440:	1ad2      	subs	r2, r2, r3
 8010442:	693b      	ldr	r3, [r7, #16]
 8010444:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010446:	693b      	ldr	r3, [r7, #16]
 8010448:	68da      	ldr	r2, [r3, #12]
 801044a:	693b      	ldr	r3, [r7, #16]
 801044c:	689b      	ldr	r3, [r3, #8]
 801044e:	4293      	cmp	r3, r2
 8010450:	bf28      	it	cs
 8010452:	4613      	movcs	r3, r2
 8010454:	461a      	mov	r2, r3
 8010456:	6879      	ldr	r1, [r7, #4]
 8010458:	68f8      	ldr	r0, [r7, #12]
 801045a:	f000 ffc7 	bl	80113ec <USBD_CtlContinueRx>
 801045e:	e030      	b.n	80104c2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010466:	b2db      	uxtb	r3, r3
 8010468:	2b03      	cmp	r3, #3
 801046a:	d10b      	bne.n	8010484 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010472:	691b      	ldr	r3, [r3, #16]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d005      	beq.n	8010484 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801047e:	691b      	ldr	r3, [r3, #16]
 8010480:	68f8      	ldr	r0, [r7, #12]
 8010482:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010484:	68f8      	ldr	r0, [r7, #12]
 8010486:	f000 ffc2 	bl	801140e <USBD_CtlSendStatus>
 801048a:	e01a      	b.n	80104c2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010492:	b2db      	uxtb	r3, r3
 8010494:	2b03      	cmp	r3, #3
 8010496:	d114      	bne.n	80104c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801049e:	699b      	ldr	r3, [r3, #24]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d00e      	beq.n	80104c2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80104aa:	699b      	ldr	r3, [r3, #24]
 80104ac:	7afa      	ldrb	r2, [r7, #11]
 80104ae:	4611      	mov	r1, r2
 80104b0:	68f8      	ldr	r0, [r7, #12]
 80104b2:	4798      	blx	r3
 80104b4:	4603      	mov	r3, r0
 80104b6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80104b8:	7dfb      	ldrb	r3, [r7, #23]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d001      	beq.n	80104c2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80104be:	7dfb      	ldrb	r3, [r7, #23]
 80104c0:	e000      	b.n	80104c4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80104c2:	2300      	movs	r3, #0
}
 80104c4:	4618      	mov	r0, r3
 80104c6:	3718      	adds	r7, #24
 80104c8:	46bd      	mov	sp, r7
 80104ca:	bd80      	pop	{r7, pc}

080104cc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80104cc:	b580      	push	{r7, lr}
 80104ce:	b086      	sub	sp, #24
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	60f8      	str	r0, [r7, #12]
 80104d4:	460b      	mov	r3, r1
 80104d6:	607a      	str	r2, [r7, #4]
 80104d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80104da:	7afb      	ldrb	r3, [r7, #11]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d16b      	bne.n	80105b8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	3314      	adds	r3, #20
 80104e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80104ec:	2b02      	cmp	r3, #2
 80104ee:	d156      	bne.n	801059e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80104f0:	693b      	ldr	r3, [r7, #16]
 80104f2:	689a      	ldr	r2, [r3, #8]
 80104f4:	693b      	ldr	r3, [r7, #16]
 80104f6:	68db      	ldr	r3, [r3, #12]
 80104f8:	429a      	cmp	r2, r3
 80104fa:	d914      	bls.n	8010526 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80104fc:	693b      	ldr	r3, [r7, #16]
 80104fe:	689a      	ldr	r2, [r3, #8]
 8010500:	693b      	ldr	r3, [r7, #16]
 8010502:	68db      	ldr	r3, [r3, #12]
 8010504:	1ad2      	subs	r2, r2, r3
 8010506:	693b      	ldr	r3, [r7, #16]
 8010508:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801050a:	693b      	ldr	r3, [r7, #16]
 801050c:	689b      	ldr	r3, [r3, #8]
 801050e:	461a      	mov	r2, r3
 8010510:	6879      	ldr	r1, [r7, #4]
 8010512:	68f8      	ldr	r0, [r7, #12]
 8010514:	f000 ff3c 	bl	8011390 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010518:	2300      	movs	r3, #0
 801051a:	2200      	movs	r2, #0
 801051c:	2100      	movs	r1, #0
 801051e:	68f8      	ldr	r0, [r7, #12]
 8010520:	f001 fc4e 	bl	8011dc0 <USBD_LL_PrepareReceive>
 8010524:	e03b      	b.n	801059e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010526:	693b      	ldr	r3, [r7, #16]
 8010528:	68da      	ldr	r2, [r3, #12]
 801052a:	693b      	ldr	r3, [r7, #16]
 801052c:	689b      	ldr	r3, [r3, #8]
 801052e:	429a      	cmp	r2, r3
 8010530:	d11c      	bne.n	801056c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	685a      	ldr	r2, [r3, #4]
 8010536:	693b      	ldr	r3, [r7, #16]
 8010538:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801053a:	429a      	cmp	r2, r3
 801053c:	d316      	bcc.n	801056c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	685a      	ldr	r2, [r3, #4]
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010548:	429a      	cmp	r2, r3
 801054a:	d20f      	bcs.n	801056c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801054c:	2200      	movs	r2, #0
 801054e:	2100      	movs	r1, #0
 8010550:	68f8      	ldr	r0, [r7, #12]
 8010552:	f000 ff1d 	bl	8011390 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	2200      	movs	r2, #0
 801055a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801055e:	2300      	movs	r3, #0
 8010560:	2200      	movs	r2, #0
 8010562:	2100      	movs	r1, #0
 8010564:	68f8      	ldr	r0, [r7, #12]
 8010566:	f001 fc2b 	bl	8011dc0 <USBD_LL_PrepareReceive>
 801056a:	e018      	b.n	801059e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010572:	b2db      	uxtb	r3, r3
 8010574:	2b03      	cmp	r3, #3
 8010576:	d10b      	bne.n	8010590 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801057e:	68db      	ldr	r3, [r3, #12]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d005      	beq.n	8010590 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801058a:	68db      	ldr	r3, [r3, #12]
 801058c:	68f8      	ldr	r0, [r7, #12]
 801058e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010590:	2180      	movs	r1, #128	@ 0x80
 8010592:	68f8      	ldr	r0, [r7, #12]
 8010594:	f001 fb6a 	bl	8011c6c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8010598:	68f8      	ldr	r0, [r7, #12]
 801059a:	f000 ff4b 	bl	8011434 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80105a4:	2b01      	cmp	r3, #1
 80105a6:	d122      	bne.n	80105ee <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80105a8:	68f8      	ldr	r0, [r7, #12]
 80105aa:	f7ff fe98 	bl	80102de <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	2200      	movs	r2, #0
 80105b2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80105b6:	e01a      	b.n	80105ee <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80105be:	b2db      	uxtb	r3, r3
 80105c0:	2b03      	cmp	r3, #3
 80105c2:	d114      	bne.n	80105ee <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80105ca:	695b      	ldr	r3, [r3, #20]
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d00e      	beq.n	80105ee <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80105d6:	695b      	ldr	r3, [r3, #20]
 80105d8:	7afa      	ldrb	r2, [r7, #11]
 80105da:	4611      	mov	r1, r2
 80105dc:	68f8      	ldr	r0, [r7, #12]
 80105de:	4798      	blx	r3
 80105e0:	4603      	mov	r3, r0
 80105e2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80105e4:	7dfb      	ldrb	r3, [r7, #23]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d001      	beq.n	80105ee <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80105ea:	7dfb      	ldrb	r3, [r7, #23]
 80105ec:	e000      	b.n	80105f0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80105ee:	2300      	movs	r3, #0
}
 80105f0:	4618      	mov	r0, r3
 80105f2:	3718      	adds	r7, #24
 80105f4:	46bd      	mov	sp, r7
 80105f6:	bd80      	pop	{r7, pc}

080105f8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b082      	sub	sp, #8
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	2201      	movs	r2, #1
 8010604:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	2200      	movs	r2, #0
 801060c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	2200      	movs	r2, #0
 8010614:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	2200      	movs	r2, #0
 801061a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010624:	2b00      	cmp	r3, #0
 8010626:	d101      	bne.n	801062c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8010628:	2303      	movs	r3, #3
 801062a:	e02f      	b.n	801068c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8010632:	2b00      	cmp	r3, #0
 8010634:	d00f      	beq.n	8010656 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d009      	beq.n	8010656 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010648:	685b      	ldr	r3, [r3, #4]
 801064a:	687a      	ldr	r2, [r7, #4]
 801064c:	6852      	ldr	r2, [r2, #4]
 801064e:	b2d2      	uxtb	r2, r2
 8010650:	4611      	mov	r1, r2
 8010652:	6878      	ldr	r0, [r7, #4]
 8010654:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010656:	2340      	movs	r3, #64	@ 0x40
 8010658:	2200      	movs	r2, #0
 801065a:	2100      	movs	r1, #0
 801065c:	6878      	ldr	r0, [r7, #4]
 801065e:	f001 fac0 	bl	8011be2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	2201      	movs	r2, #1
 8010666:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	2240      	movs	r2, #64	@ 0x40
 801066e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010672:	2340      	movs	r3, #64	@ 0x40
 8010674:	2200      	movs	r2, #0
 8010676:	2180      	movs	r1, #128	@ 0x80
 8010678:	6878      	ldr	r0, [r7, #4]
 801067a:	f001 fab2 	bl	8011be2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	2201      	movs	r2, #1
 8010682:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	2240      	movs	r2, #64	@ 0x40
 8010688:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801068a:	2300      	movs	r3, #0
}
 801068c:	4618      	mov	r0, r3
 801068e:	3708      	adds	r7, #8
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}

08010694 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010694:	b480      	push	{r7}
 8010696:	b083      	sub	sp, #12
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
 801069c:	460b      	mov	r3, r1
 801069e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	78fa      	ldrb	r2, [r7, #3]
 80106a4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80106a6:	2300      	movs	r3, #0
}
 80106a8:	4618      	mov	r0, r3
 80106aa:	370c      	adds	r7, #12
 80106ac:	46bd      	mov	sp, r7
 80106ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b2:	4770      	bx	lr

080106b4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80106b4:	b480      	push	{r7}
 80106b6:	b083      	sub	sp, #12
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106c2:	b2da      	uxtb	r2, r3
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2204      	movs	r2, #4
 80106ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80106d2:	2300      	movs	r3, #0
}
 80106d4:	4618      	mov	r0, r3
 80106d6:	370c      	adds	r7, #12
 80106d8:	46bd      	mov	sp, r7
 80106da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106de:	4770      	bx	lr

080106e0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80106e0:	b480      	push	{r7}
 80106e2:	b083      	sub	sp, #12
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80106ee:	b2db      	uxtb	r3, r3
 80106f0:	2b04      	cmp	r3, #4
 80106f2:	d106      	bne.n	8010702 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80106fa:	b2da      	uxtb	r2, r3
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8010702:	2300      	movs	r3, #0
}
 8010704:	4618      	mov	r0, r3
 8010706:	370c      	adds	r7, #12
 8010708:	46bd      	mov	sp, r7
 801070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070e:	4770      	bx	lr

08010710 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b082      	sub	sp, #8
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801071e:	2b00      	cmp	r3, #0
 8010720:	d101      	bne.n	8010726 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8010722:	2303      	movs	r3, #3
 8010724:	e012      	b.n	801074c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801072c:	b2db      	uxtb	r3, r3
 801072e:	2b03      	cmp	r3, #3
 8010730:	d10b      	bne.n	801074a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010738:	69db      	ldr	r3, [r3, #28]
 801073a:	2b00      	cmp	r3, #0
 801073c:	d005      	beq.n	801074a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010744:	69db      	ldr	r3, [r3, #28]
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801074a:	2300      	movs	r3, #0
}
 801074c:	4618      	mov	r0, r3
 801074e:	3708      	adds	r7, #8
 8010750:	46bd      	mov	sp, r7
 8010752:	bd80      	pop	{r7, pc}

08010754 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010754:	b480      	push	{r7}
 8010756:	b087      	sub	sp, #28
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	781b      	ldrb	r3, [r3, #0]
 8010764:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010766:	697b      	ldr	r3, [r7, #20]
 8010768:	3301      	adds	r3, #1
 801076a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801076c:	697b      	ldr	r3, [r7, #20]
 801076e:	781b      	ldrb	r3, [r3, #0]
 8010770:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010772:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010776:	021b      	lsls	r3, r3, #8
 8010778:	b21a      	sxth	r2, r3
 801077a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801077e:	4313      	orrs	r3, r2
 8010780:	b21b      	sxth	r3, r3
 8010782:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010784:	89fb      	ldrh	r3, [r7, #14]
}
 8010786:	4618      	mov	r0, r3
 8010788:	371c      	adds	r7, #28
 801078a:	46bd      	mov	sp, r7
 801078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010790:	4770      	bx	lr
	...

08010794 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b084      	sub	sp, #16
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
 801079c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801079e:	2300      	movs	r3, #0
 80107a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80107a2:	683b      	ldr	r3, [r7, #0]
 80107a4:	781b      	ldrb	r3, [r3, #0]
 80107a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80107aa:	2b40      	cmp	r3, #64	@ 0x40
 80107ac:	d005      	beq.n	80107ba <USBD_StdDevReq+0x26>
 80107ae:	2b40      	cmp	r3, #64	@ 0x40
 80107b0:	d853      	bhi.n	801085a <USBD_StdDevReq+0xc6>
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d00b      	beq.n	80107ce <USBD_StdDevReq+0x3a>
 80107b6:	2b20      	cmp	r3, #32
 80107b8:	d14f      	bne.n	801085a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80107c0:	689b      	ldr	r3, [r3, #8]
 80107c2:	6839      	ldr	r1, [r7, #0]
 80107c4:	6878      	ldr	r0, [r7, #4]
 80107c6:	4798      	blx	r3
 80107c8:	4603      	mov	r3, r0
 80107ca:	73fb      	strb	r3, [r7, #15]
      break;
 80107cc:	e04a      	b.n	8010864 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80107ce:	683b      	ldr	r3, [r7, #0]
 80107d0:	785b      	ldrb	r3, [r3, #1]
 80107d2:	2b09      	cmp	r3, #9
 80107d4:	d83b      	bhi.n	801084e <USBD_StdDevReq+0xba>
 80107d6:	a201      	add	r2, pc, #4	@ (adr r2, 80107dc <USBD_StdDevReq+0x48>)
 80107d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107dc:	08010831 	.word	0x08010831
 80107e0:	08010845 	.word	0x08010845
 80107e4:	0801084f 	.word	0x0801084f
 80107e8:	0801083b 	.word	0x0801083b
 80107ec:	0801084f 	.word	0x0801084f
 80107f0:	0801080f 	.word	0x0801080f
 80107f4:	08010805 	.word	0x08010805
 80107f8:	0801084f 	.word	0x0801084f
 80107fc:	08010827 	.word	0x08010827
 8010800:	08010819 	.word	0x08010819
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010804:	6839      	ldr	r1, [r7, #0]
 8010806:	6878      	ldr	r0, [r7, #4]
 8010808:	f000 f9de 	bl	8010bc8 <USBD_GetDescriptor>
          break;
 801080c:	e024      	b.n	8010858 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801080e:	6839      	ldr	r1, [r7, #0]
 8010810:	6878      	ldr	r0, [r7, #4]
 8010812:	f000 fb6d 	bl	8010ef0 <USBD_SetAddress>
          break;
 8010816:	e01f      	b.n	8010858 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010818:	6839      	ldr	r1, [r7, #0]
 801081a:	6878      	ldr	r0, [r7, #4]
 801081c:	f000 fbac 	bl	8010f78 <USBD_SetConfig>
 8010820:	4603      	mov	r3, r0
 8010822:	73fb      	strb	r3, [r7, #15]
          break;
 8010824:	e018      	b.n	8010858 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010826:	6839      	ldr	r1, [r7, #0]
 8010828:	6878      	ldr	r0, [r7, #4]
 801082a:	f000 fc4b 	bl	80110c4 <USBD_GetConfig>
          break;
 801082e:	e013      	b.n	8010858 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010830:	6839      	ldr	r1, [r7, #0]
 8010832:	6878      	ldr	r0, [r7, #4]
 8010834:	f000 fc7c 	bl	8011130 <USBD_GetStatus>
          break;
 8010838:	e00e      	b.n	8010858 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801083a:	6839      	ldr	r1, [r7, #0]
 801083c:	6878      	ldr	r0, [r7, #4]
 801083e:	f000 fcab 	bl	8011198 <USBD_SetFeature>
          break;
 8010842:	e009      	b.n	8010858 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010844:	6839      	ldr	r1, [r7, #0]
 8010846:	6878      	ldr	r0, [r7, #4]
 8010848:	f000 fcba 	bl	80111c0 <USBD_ClrFeature>
          break;
 801084c:	e004      	b.n	8010858 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 801084e:	6839      	ldr	r1, [r7, #0]
 8010850:	6878      	ldr	r0, [r7, #4]
 8010852:	f000 fd11 	bl	8011278 <USBD_CtlError>
          break;
 8010856:	bf00      	nop
      }
      break;
 8010858:	e004      	b.n	8010864 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 801085a:	6839      	ldr	r1, [r7, #0]
 801085c:	6878      	ldr	r0, [r7, #4]
 801085e:	f000 fd0b 	bl	8011278 <USBD_CtlError>
      break;
 8010862:	bf00      	nop
  }

  return ret;
 8010864:	7bfb      	ldrb	r3, [r7, #15]
}
 8010866:	4618      	mov	r0, r3
 8010868:	3710      	adds	r7, #16
 801086a:	46bd      	mov	sp, r7
 801086c:	bd80      	pop	{r7, pc}
 801086e:	bf00      	nop

08010870 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b084      	sub	sp, #16
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
 8010878:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801087a:	2300      	movs	r3, #0
 801087c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801087e:	683b      	ldr	r3, [r7, #0]
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010886:	2b40      	cmp	r3, #64	@ 0x40
 8010888:	d005      	beq.n	8010896 <USBD_StdItfReq+0x26>
 801088a:	2b40      	cmp	r3, #64	@ 0x40
 801088c:	d82f      	bhi.n	80108ee <USBD_StdItfReq+0x7e>
 801088e:	2b00      	cmp	r3, #0
 8010890:	d001      	beq.n	8010896 <USBD_StdItfReq+0x26>
 8010892:	2b20      	cmp	r3, #32
 8010894:	d12b      	bne.n	80108ee <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801089c:	b2db      	uxtb	r3, r3
 801089e:	3b01      	subs	r3, #1
 80108a0:	2b02      	cmp	r3, #2
 80108a2:	d81d      	bhi.n	80108e0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80108a4:	683b      	ldr	r3, [r7, #0]
 80108a6:	889b      	ldrh	r3, [r3, #4]
 80108a8:	b2db      	uxtb	r3, r3
 80108aa:	2b01      	cmp	r3, #1
 80108ac:	d813      	bhi.n	80108d6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80108b4:	689b      	ldr	r3, [r3, #8]
 80108b6:	6839      	ldr	r1, [r7, #0]
 80108b8:	6878      	ldr	r0, [r7, #4]
 80108ba:	4798      	blx	r3
 80108bc:	4603      	mov	r3, r0
 80108be:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	88db      	ldrh	r3, [r3, #6]
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d110      	bne.n	80108ea <USBD_StdItfReq+0x7a>
 80108c8:	7bfb      	ldrb	r3, [r7, #15]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d10d      	bne.n	80108ea <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80108ce:	6878      	ldr	r0, [r7, #4]
 80108d0:	f000 fd9d 	bl	801140e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80108d4:	e009      	b.n	80108ea <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80108d6:	6839      	ldr	r1, [r7, #0]
 80108d8:	6878      	ldr	r0, [r7, #4]
 80108da:	f000 fccd 	bl	8011278 <USBD_CtlError>
          break;
 80108de:	e004      	b.n	80108ea <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80108e0:	6839      	ldr	r1, [r7, #0]
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f000 fcc8 	bl	8011278 <USBD_CtlError>
          break;
 80108e8:	e000      	b.n	80108ec <USBD_StdItfReq+0x7c>
          break;
 80108ea:	bf00      	nop
      }
      break;
 80108ec:	e004      	b.n	80108f8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80108ee:	6839      	ldr	r1, [r7, #0]
 80108f0:	6878      	ldr	r0, [r7, #4]
 80108f2:	f000 fcc1 	bl	8011278 <USBD_CtlError>
      break;
 80108f6:	bf00      	nop
  }

  return ret;
 80108f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	3710      	adds	r7, #16
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}

08010902 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010902:	b580      	push	{r7, lr}
 8010904:	b084      	sub	sp, #16
 8010906:	af00      	add	r7, sp, #0
 8010908:	6078      	str	r0, [r7, #4]
 801090a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 801090c:	2300      	movs	r3, #0
 801090e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8010910:	683b      	ldr	r3, [r7, #0]
 8010912:	889b      	ldrh	r3, [r3, #4]
 8010914:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010916:	683b      	ldr	r3, [r7, #0]
 8010918:	781b      	ldrb	r3, [r3, #0]
 801091a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801091e:	2b40      	cmp	r3, #64	@ 0x40
 8010920:	d007      	beq.n	8010932 <USBD_StdEPReq+0x30>
 8010922:	2b40      	cmp	r3, #64	@ 0x40
 8010924:	f200 8145 	bhi.w	8010bb2 <USBD_StdEPReq+0x2b0>
 8010928:	2b00      	cmp	r3, #0
 801092a:	d00c      	beq.n	8010946 <USBD_StdEPReq+0x44>
 801092c:	2b20      	cmp	r3, #32
 801092e:	f040 8140 	bne.w	8010bb2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010938:	689b      	ldr	r3, [r3, #8]
 801093a:	6839      	ldr	r1, [r7, #0]
 801093c:	6878      	ldr	r0, [r7, #4]
 801093e:	4798      	blx	r3
 8010940:	4603      	mov	r3, r0
 8010942:	73fb      	strb	r3, [r7, #15]
      break;
 8010944:	e13a      	b.n	8010bbc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010946:	683b      	ldr	r3, [r7, #0]
 8010948:	785b      	ldrb	r3, [r3, #1]
 801094a:	2b03      	cmp	r3, #3
 801094c:	d007      	beq.n	801095e <USBD_StdEPReq+0x5c>
 801094e:	2b03      	cmp	r3, #3
 8010950:	f300 8129 	bgt.w	8010ba6 <USBD_StdEPReq+0x2a4>
 8010954:	2b00      	cmp	r3, #0
 8010956:	d07f      	beq.n	8010a58 <USBD_StdEPReq+0x156>
 8010958:	2b01      	cmp	r3, #1
 801095a:	d03c      	beq.n	80109d6 <USBD_StdEPReq+0xd4>
 801095c:	e123      	b.n	8010ba6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010964:	b2db      	uxtb	r3, r3
 8010966:	2b02      	cmp	r3, #2
 8010968:	d002      	beq.n	8010970 <USBD_StdEPReq+0x6e>
 801096a:	2b03      	cmp	r3, #3
 801096c:	d016      	beq.n	801099c <USBD_StdEPReq+0x9a>
 801096e:	e02c      	b.n	80109ca <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010970:	7bbb      	ldrb	r3, [r7, #14]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d00d      	beq.n	8010992 <USBD_StdEPReq+0x90>
 8010976:	7bbb      	ldrb	r3, [r7, #14]
 8010978:	2b80      	cmp	r3, #128	@ 0x80
 801097a:	d00a      	beq.n	8010992 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801097c:	7bbb      	ldrb	r3, [r7, #14]
 801097e:	4619      	mov	r1, r3
 8010980:	6878      	ldr	r0, [r7, #4]
 8010982:	f001 f973 	bl	8011c6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010986:	2180      	movs	r1, #128	@ 0x80
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f001 f96f 	bl	8011c6c <USBD_LL_StallEP>
 801098e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010990:	e020      	b.n	80109d4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8010992:	6839      	ldr	r1, [r7, #0]
 8010994:	6878      	ldr	r0, [r7, #4]
 8010996:	f000 fc6f 	bl	8011278 <USBD_CtlError>
              break;
 801099a:	e01b      	b.n	80109d4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801099c:	683b      	ldr	r3, [r7, #0]
 801099e:	885b      	ldrh	r3, [r3, #2]
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d10e      	bne.n	80109c2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80109a4:	7bbb      	ldrb	r3, [r7, #14]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d00b      	beq.n	80109c2 <USBD_StdEPReq+0xc0>
 80109aa:	7bbb      	ldrb	r3, [r7, #14]
 80109ac:	2b80      	cmp	r3, #128	@ 0x80
 80109ae:	d008      	beq.n	80109c2 <USBD_StdEPReq+0xc0>
 80109b0:	683b      	ldr	r3, [r7, #0]
 80109b2:	88db      	ldrh	r3, [r3, #6]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d104      	bne.n	80109c2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80109b8:	7bbb      	ldrb	r3, [r7, #14]
 80109ba:	4619      	mov	r1, r3
 80109bc:	6878      	ldr	r0, [r7, #4]
 80109be:	f001 f955 	bl	8011c6c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80109c2:	6878      	ldr	r0, [r7, #4]
 80109c4:	f000 fd23 	bl	801140e <USBD_CtlSendStatus>

              break;
 80109c8:	e004      	b.n	80109d4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80109ca:	6839      	ldr	r1, [r7, #0]
 80109cc:	6878      	ldr	r0, [r7, #4]
 80109ce:	f000 fc53 	bl	8011278 <USBD_CtlError>
              break;
 80109d2:	bf00      	nop
          }
          break;
 80109d4:	e0ec      	b.n	8010bb0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80109dc:	b2db      	uxtb	r3, r3
 80109de:	2b02      	cmp	r3, #2
 80109e0:	d002      	beq.n	80109e8 <USBD_StdEPReq+0xe6>
 80109e2:	2b03      	cmp	r3, #3
 80109e4:	d016      	beq.n	8010a14 <USBD_StdEPReq+0x112>
 80109e6:	e030      	b.n	8010a4a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80109e8:	7bbb      	ldrb	r3, [r7, #14]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d00d      	beq.n	8010a0a <USBD_StdEPReq+0x108>
 80109ee:	7bbb      	ldrb	r3, [r7, #14]
 80109f0:	2b80      	cmp	r3, #128	@ 0x80
 80109f2:	d00a      	beq.n	8010a0a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80109f4:	7bbb      	ldrb	r3, [r7, #14]
 80109f6:	4619      	mov	r1, r3
 80109f8:	6878      	ldr	r0, [r7, #4]
 80109fa:	f001 f937 	bl	8011c6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80109fe:	2180      	movs	r1, #128	@ 0x80
 8010a00:	6878      	ldr	r0, [r7, #4]
 8010a02:	f001 f933 	bl	8011c6c <USBD_LL_StallEP>
 8010a06:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010a08:	e025      	b.n	8010a56 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8010a0a:	6839      	ldr	r1, [r7, #0]
 8010a0c:	6878      	ldr	r0, [r7, #4]
 8010a0e:	f000 fc33 	bl	8011278 <USBD_CtlError>
              break;
 8010a12:	e020      	b.n	8010a56 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	885b      	ldrh	r3, [r3, #2]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d11b      	bne.n	8010a54 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010a1c:	7bbb      	ldrb	r3, [r7, #14]
 8010a1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d004      	beq.n	8010a30 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010a26:	7bbb      	ldrb	r3, [r7, #14]
 8010a28:	4619      	mov	r1, r3
 8010a2a:	6878      	ldr	r0, [r7, #4]
 8010a2c:	f001 f93d 	bl	8011caa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	f000 fcec 	bl	801140e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010a3c:	689b      	ldr	r3, [r3, #8]
 8010a3e:	6839      	ldr	r1, [r7, #0]
 8010a40:	6878      	ldr	r0, [r7, #4]
 8010a42:	4798      	blx	r3
 8010a44:	4603      	mov	r3, r0
 8010a46:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8010a48:	e004      	b.n	8010a54 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8010a4a:	6839      	ldr	r1, [r7, #0]
 8010a4c:	6878      	ldr	r0, [r7, #4]
 8010a4e:	f000 fc13 	bl	8011278 <USBD_CtlError>
              break;
 8010a52:	e000      	b.n	8010a56 <USBD_StdEPReq+0x154>
              break;
 8010a54:	bf00      	nop
          }
          break;
 8010a56:	e0ab      	b.n	8010bb0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010a5e:	b2db      	uxtb	r3, r3
 8010a60:	2b02      	cmp	r3, #2
 8010a62:	d002      	beq.n	8010a6a <USBD_StdEPReq+0x168>
 8010a64:	2b03      	cmp	r3, #3
 8010a66:	d032      	beq.n	8010ace <USBD_StdEPReq+0x1cc>
 8010a68:	e097      	b.n	8010b9a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010a6a:	7bbb      	ldrb	r3, [r7, #14]
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d007      	beq.n	8010a80 <USBD_StdEPReq+0x17e>
 8010a70:	7bbb      	ldrb	r3, [r7, #14]
 8010a72:	2b80      	cmp	r3, #128	@ 0x80
 8010a74:	d004      	beq.n	8010a80 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8010a76:	6839      	ldr	r1, [r7, #0]
 8010a78:	6878      	ldr	r0, [r7, #4]
 8010a7a:	f000 fbfd 	bl	8011278 <USBD_CtlError>
                break;
 8010a7e:	e091      	b.n	8010ba4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010a80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	da0b      	bge.n	8010aa0 <USBD_StdEPReq+0x19e>
 8010a88:	7bbb      	ldrb	r3, [r7, #14]
 8010a8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010a8e:	4613      	mov	r3, r2
 8010a90:	009b      	lsls	r3, r3, #2
 8010a92:	4413      	add	r3, r2
 8010a94:	009b      	lsls	r3, r3, #2
 8010a96:	3310      	adds	r3, #16
 8010a98:	687a      	ldr	r2, [r7, #4]
 8010a9a:	4413      	add	r3, r2
 8010a9c:	3304      	adds	r3, #4
 8010a9e:	e00b      	b.n	8010ab8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010aa0:	7bbb      	ldrb	r3, [r7, #14]
 8010aa2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010aa6:	4613      	mov	r3, r2
 8010aa8:	009b      	lsls	r3, r3, #2
 8010aaa:	4413      	add	r3, r2
 8010aac:	009b      	lsls	r3, r3, #2
 8010aae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010ab2:	687a      	ldr	r2, [r7, #4]
 8010ab4:	4413      	add	r3, r2
 8010ab6:	3304      	adds	r3, #4
 8010ab8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010aba:	68bb      	ldr	r3, [r7, #8]
 8010abc:	2200      	movs	r2, #0
 8010abe:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010ac0:	68bb      	ldr	r3, [r7, #8]
 8010ac2:	2202      	movs	r2, #2
 8010ac4:	4619      	mov	r1, r3
 8010ac6:	6878      	ldr	r0, [r7, #4]
 8010ac8:	f000 fc47 	bl	801135a <USBD_CtlSendData>
              break;
 8010acc:	e06a      	b.n	8010ba4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010ace:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	da11      	bge.n	8010afa <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010ad6:	7bbb      	ldrb	r3, [r7, #14]
 8010ad8:	f003 020f 	and.w	r2, r3, #15
 8010adc:	6879      	ldr	r1, [r7, #4]
 8010ade:	4613      	mov	r3, r2
 8010ae0:	009b      	lsls	r3, r3, #2
 8010ae2:	4413      	add	r3, r2
 8010ae4:	009b      	lsls	r3, r3, #2
 8010ae6:	440b      	add	r3, r1
 8010ae8:	3324      	adds	r3, #36	@ 0x24
 8010aea:	881b      	ldrh	r3, [r3, #0]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d117      	bne.n	8010b20 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010af0:	6839      	ldr	r1, [r7, #0]
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f000 fbc0 	bl	8011278 <USBD_CtlError>
                  break;
 8010af8:	e054      	b.n	8010ba4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010afa:	7bbb      	ldrb	r3, [r7, #14]
 8010afc:	f003 020f 	and.w	r2, r3, #15
 8010b00:	6879      	ldr	r1, [r7, #4]
 8010b02:	4613      	mov	r3, r2
 8010b04:	009b      	lsls	r3, r3, #2
 8010b06:	4413      	add	r3, r2
 8010b08:	009b      	lsls	r3, r3, #2
 8010b0a:	440b      	add	r3, r1
 8010b0c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010b10:	881b      	ldrh	r3, [r3, #0]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d104      	bne.n	8010b20 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8010b16:	6839      	ldr	r1, [r7, #0]
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 fbad 	bl	8011278 <USBD_CtlError>
                  break;
 8010b1e:	e041      	b.n	8010ba4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010b20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	da0b      	bge.n	8010b40 <USBD_StdEPReq+0x23e>
 8010b28:	7bbb      	ldrb	r3, [r7, #14]
 8010b2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010b2e:	4613      	mov	r3, r2
 8010b30:	009b      	lsls	r3, r3, #2
 8010b32:	4413      	add	r3, r2
 8010b34:	009b      	lsls	r3, r3, #2
 8010b36:	3310      	adds	r3, #16
 8010b38:	687a      	ldr	r2, [r7, #4]
 8010b3a:	4413      	add	r3, r2
 8010b3c:	3304      	adds	r3, #4
 8010b3e:	e00b      	b.n	8010b58 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010b40:	7bbb      	ldrb	r3, [r7, #14]
 8010b42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010b46:	4613      	mov	r3, r2
 8010b48:	009b      	lsls	r3, r3, #2
 8010b4a:	4413      	add	r3, r2
 8010b4c:	009b      	lsls	r3, r3, #2
 8010b4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010b52:	687a      	ldr	r2, [r7, #4]
 8010b54:	4413      	add	r3, r2
 8010b56:	3304      	adds	r3, #4
 8010b58:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010b5a:	7bbb      	ldrb	r3, [r7, #14]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d002      	beq.n	8010b66 <USBD_StdEPReq+0x264>
 8010b60:	7bbb      	ldrb	r3, [r7, #14]
 8010b62:	2b80      	cmp	r3, #128	@ 0x80
 8010b64:	d103      	bne.n	8010b6e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8010b66:	68bb      	ldr	r3, [r7, #8]
 8010b68:	2200      	movs	r2, #0
 8010b6a:	601a      	str	r2, [r3, #0]
 8010b6c:	e00e      	b.n	8010b8c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010b6e:	7bbb      	ldrb	r3, [r7, #14]
 8010b70:	4619      	mov	r1, r3
 8010b72:	6878      	ldr	r0, [r7, #4]
 8010b74:	f001 f8b8 	bl	8011ce8 <USBD_LL_IsStallEP>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d003      	beq.n	8010b86 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8010b7e:	68bb      	ldr	r3, [r7, #8]
 8010b80:	2201      	movs	r2, #1
 8010b82:	601a      	str	r2, [r3, #0]
 8010b84:	e002      	b.n	8010b8c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8010b86:	68bb      	ldr	r3, [r7, #8]
 8010b88:	2200      	movs	r2, #0
 8010b8a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010b8c:	68bb      	ldr	r3, [r7, #8]
 8010b8e:	2202      	movs	r2, #2
 8010b90:	4619      	mov	r1, r3
 8010b92:	6878      	ldr	r0, [r7, #4]
 8010b94:	f000 fbe1 	bl	801135a <USBD_CtlSendData>
              break;
 8010b98:	e004      	b.n	8010ba4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8010b9a:	6839      	ldr	r1, [r7, #0]
 8010b9c:	6878      	ldr	r0, [r7, #4]
 8010b9e:	f000 fb6b 	bl	8011278 <USBD_CtlError>
              break;
 8010ba2:	bf00      	nop
          }
          break;
 8010ba4:	e004      	b.n	8010bb0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8010ba6:	6839      	ldr	r1, [r7, #0]
 8010ba8:	6878      	ldr	r0, [r7, #4]
 8010baa:	f000 fb65 	bl	8011278 <USBD_CtlError>
          break;
 8010bae:	bf00      	nop
      }
      break;
 8010bb0:	e004      	b.n	8010bbc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8010bb2:	6839      	ldr	r1, [r7, #0]
 8010bb4:	6878      	ldr	r0, [r7, #4]
 8010bb6:	f000 fb5f 	bl	8011278 <USBD_CtlError>
      break;
 8010bba:	bf00      	nop
  }

  return ret;
 8010bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	3710      	adds	r7, #16
 8010bc2:	46bd      	mov	sp, r7
 8010bc4:	bd80      	pop	{r7, pc}
	...

08010bc8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010bc8:	b580      	push	{r7, lr}
 8010bca:	b084      	sub	sp, #16
 8010bcc:	af00      	add	r7, sp, #0
 8010bce:	6078      	str	r0, [r7, #4]
 8010bd0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	885b      	ldrh	r3, [r3, #2]
 8010be2:	0a1b      	lsrs	r3, r3, #8
 8010be4:	b29b      	uxth	r3, r3
 8010be6:	3b01      	subs	r3, #1
 8010be8:	2b0e      	cmp	r3, #14
 8010bea:	f200 8152 	bhi.w	8010e92 <USBD_GetDescriptor+0x2ca>
 8010bee:	a201      	add	r2, pc, #4	@ (adr r2, 8010bf4 <USBD_GetDescriptor+0x2c>)
 8010bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bf4:	08010c65 	.word	0x08010c65
 8010bf8:	08010c7d 	.word	0x08010c7d
 8010bfc:	08010cbd 	.word	0x08010cbd
 8010c00:	08010e93 	.word	0x08010e93
 8010c04:	08010e93 	.word	0x08010e93
 8010c08:	08010e33 	.word	0x08010e33
 8010c0c:	08010e5f 	.word	0x08010e5f
 8010c10:	08010e93 	.word	0x08010e93
 8010c14:	08010e93 	.word	0x08010e93
 8010c18:	08010e93 	.word	0x08010e93
 8010c1c:	08010e93 	.word	0x08010e93
 8010c20:	08010e93 	.word	0x08010e93
 8010c24:	08010e93 	.word	0x08010e93
 8010c28:	08010e93 	.word	0x08010e93
 8010c2c:	08010c31 	.word	0x08010c31
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c36:	69db      	ldr	r3, [r3, #28]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d00b      	beq.n	8010c54 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c42:	69db      	ldr	r3, [r3, #28]
 8010c44:	687a      	ldr	r2, [r7, #4]
 8010c46:	7c12      	ldrb	r2, [r2, #16]
 8010c48:	f107 0108 	add.w	r1, r7, #8
 8010c4c:	4610      	mov	r0, r2
 8010c4e:	4798      	blx	r3
 8010c50:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010c52:	e126      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010c54:	6839      	ldr	r1, [r7, #0]
 8010c56:	6878      	ldr	r0, [r7, #4]
 8010c58:	f000 fb0e 	bl	8011278 <USBD_CtlError>
        err++;
 8010c5c:	7afb      	ldrb	r3, [r7, #11]
 8010c5e:	3301      	adds	r3, #1
 8010c60:	72fb      	strb	r3, [r7, #11]
      break;
 8010c62:	e11e      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	687a      	ldr	r2, [r7, #4]
 8010c6e:	7c12      	ldrb	r2, [r2, #16]
 8010c70:	f107 0108 	add.w	r1, r7, #8
 8010c74:	4610      	mov	r0, r2
 8010c76:	4798      	blx	r3
 8010c78:	60f8      	str	r0, [r7, #12]
      break;
 8010c7a:	e112      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	7c1b      	ldrb	r3, [r3, #16]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d10d      	bne.n	8010ca0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c8c:	f107 0208 	add.w	r2, r7, #8
 8010c90:	4610      	mov	r0, r2
 8010c92:	4798      	blx	r3
 8010c94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	3301      	adds	r3, #1
 8010c9a:	2202      	movs	r2, #2
 8010c9c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8010c9e:	e100      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ca8:	f107 0208 	add.w	r2, r7, #8
 8010cac:	4610      	mov	r0, r2
 8010cae:	4798      	blx	r3
 8010cb0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	3301      	adds	r3, #1
 8010cb6:	2202      	movs	r2, #2
 8010cb8:	701a      	strb	r2, [r3, #0]
      break;
 8010cba:	e0f2      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010cbc:	683b      	ldr	r3, [r7, #0]
 8010cbe:	885b      	ldrh	r3, [r3, #2]
 8010cc0:	b2db      	uxtb	r3, r3
 8010cc2:	2b05      	cmp	r3, #5
 8010cc4:	f200 80ac 	bhi.w	8010e20 <USBD_GetDescriptor+0x258>
 8010cc8:	a201      	add	r2, pc, #4	@ (adr r2, 8010cd0 <USBD_GetDescriptor+0x108>)
 8010cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cce:	bf00      	nop
 8010cd0:	08010ce9 	.word	0x08010ce9
 8010cd4:	08010d1d 	.word	0x08010d1d
 8010cd8:	08010d51 	.word	0x08010d51
 8010cdc:	08010d85 	.word	0x08010d85
 8010ce0:	08010db9 	.word	0x08010db9
 8010ce4:	08010ded 	.word	0x08010ded
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010cee:	685b      	ldr	r3, [r3, #4]
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d00b      	beq.n	8010d0c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010cfa:	685b      	ldr	r3, [r3, #4]
 8010cfc:	687a      	ldr	r2, [r7, #4]
 8010cfe:	7c12      	ldrb	r2, [r2, #16]
 8010d00:	f107 0108 	add.w	r1, r7, #8
 8010d04:	4610      	mov	r0, r2
 8010d06:	4798      	blx	r3
 8010d08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010d0a:	e091      	b.n	8010e30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010d0c:	6839      	ldr	r1, [r7, #0]
 8010d0e:	6878      	ldr	r0, [r7, #4]
 8010d10:	f000 fab2 	bl	8011278 <USBD_CtlError>
            err++;
 8010d14:	7afb      	ldrb	r3, [r7, #11]
 8010d16:	3301      	adds	r3, #1
 8010d18:	72fb      	strb	r3, [r7, #11]
          break;
 8010d1a:	e089      	b.n	8010e30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d22:	689b      	ldr	r3, [r3, #8]
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d00b      	beq.n	8010d40 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d2e:	689b      	ldr	r3, [r3, #8]
 8010d30:	687a      	ldr	r2, [r7, #4]
 8010d32:	7c12      	ldrb	r2, [r2, #16]
 8010d34:	f107 0108 	add.w	r1, r7, #8
 8010d38:	4610      	mov	r0, r2
 8010d3a:	4798      	blx	r3
 8010d3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010d3e:	e077      	b.n	8010e30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010d40:	6839      	ldr	r1, [r7, #0]
 8010d42:	6878      	ldr	r0, [r7, #4]
 8010d44:	f000 fa98 	bl	8011278 <USBD_CtlError>
            err++;
 8010d48:	7afb      	ldrb	r3, [r7, #11]
 8010d4a:	3301      	adds	r3, #1
 8010d4c:	72fb      	strb	r3, [r7, #11]
          break;
 8010d4e:	e06f      	b.n	8010e30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d56:	68db      	ldr	r3, [r3, #12]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d00b      	beq.n	8010d74 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d62:	68db      	ldr	r3, [r3, #12]
 8010d64:	687a      	ldr	r2, [r7, #4]
 8010d66:	7c12      	ldrb	r2, [r2, #16]
 8010d68:	f107 0108 	add.w	r1, r7, #8
 8010d6c:	4610      	mov	r0, r2
 8010d6e:	4798      	blx	r3
 8010d70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010d72:	e05d      	b.n	8010e30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010d74:	6839      	ldr	r1, [r7, #0]
 8010d76:	6878      	ldr	r0, [r7, #4]
 8010d78:	f000 fa7e 	bl	8011278 <USBD_CtlError>
            err++;
 8010d7c:	7afb      	ldrb	r3, [r7, #11]
 8010d7e:	3301      	adds	r3, #1
 8010d80:	72fb      	strb	r3, [r7, #11]
          break;
 8010d82:	e055      	b.n	8010e30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d8a:	691b      	ldr	r3, [r3, #16]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d00b      	beq.n	8010da8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010d96:	691b      	ldr	r3, [r3, #16]
 8010d98:	687a      	ldr	r2, [r7, #4]
 8010d9a:	7c12      	ldrb	r2, [r2, #16]
 8010d9c:	f107 0108 	add.w	r1, r7, #8
 8010da0:	4610      	mov	r0, r2
 8010da2:	4798      	blx	r3
 8010da4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010da6:	e043      	b.n	8010e30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010da8:	6839      	ldr	r1, [r7, #0]
 8010daa:	6878      	ldr	r0, [r7, #4]
 8010dac:	f000 fa64 	bl	8011278 <USBD_CtlError>
            err++;
 8010db0:	7afb      	ldrb	r3, [r7, #11]
 8010db2:	3301      	adds	r3, #1
 8010db4:	72fb      	strb	r3, [r7, #11]
          break;
 8010db6:	e03b      	b.n	8010e30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dbe:	695b      	ldr	r3, [r3, #20]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d00b      	beq.n	8010ddc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dca:	695b      	ldr	r3, [r3, #20]
 8010dcc:	687a      	ldr	r2, [r7, #4]
 8010dce:	7c12      	ldrb	r2, [r2, #16]
 8010dd0:	f107 0108 	add.w	r1, r7, #8
 8010dd4:	4610      	mov	r0, r2
 8010dd6:	4798      	blx	r3
 8010dd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010dda:	e029      	b.n	8010e30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010ddc:	6839      	ldr	r1, [r7, #0]
 8010dde:	6878      	ldr	r0, [r7, #4]
 8010de0:	f000 fa4a 	bl	8011278 <USBD_CtlError>
            err++;
 8010de4:	7afb      	ldrb	r3, [r7, #11]
 8010de6:	3301      	adds	r3, #1
 8010de8:	72fb      	strb	r3, [r7, #11]
          break;
 8010dea:	e021      	b.n	8010e30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010df2:	699b      	ldr	r3, [r3, #24]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d00b      	beq.n	8010e10 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010dfe:	699b      	ldr	r3, [r3, #24]
 8010e00:	687a      	ldr	r2, [r7, #4]
 8010e02:	7c12      	ldrb	r2, [r2, #16]
 8010e04:	f107 0108 	add.w	r1, r7, #8
 8010e08:	4610      	mov	r0, r2
 8010e0a:	4798      	blx	r3
 8010e0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010e0e:	e00f      	b.n	8010e30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8010e10:	6839      	ldr	r1, [r7, #0]
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	f000 fa30 	bl	8011278 <USBD_CtlError>
            err++;
 8010e18:	7afb      	ldrb	r3, [r7, #11]
 8010e1a:	3301      	adds	r3, #1
 8010e1c:	72fb      	strb	r3, [r7, #11]
          break;
 8010e1e:	e007      	b.n	8010e30 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8010e20:	6839      	ldr	r1, [r7, #0]
 8010e22:	6878      	ldr	r0, [r7, #4]
 8010e24:	f000 fa28 	bl	8011278 <USBD_CtlError>
          err++;
 8010e28:	7afb      	ldrb	r3, [r7, #11]
 8010e2a:	3301      	adds	r3, #1
 8010e2c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8010e2e:	bf00      	nop
      }
      break;
 8010e30:	e037      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	7c1b      	ldrb	r3, [r3, #16]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d109      	bne.n	8010e4e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e42:	f107 0208 	add.w	r2, r7, #8
 8010e46:	4610      	mov	r0, r2
 8010e48:	4798      	blx	r3
 8010e4a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e4c:	e029      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010e4e:	6839      	ldr	r1, [r7, #0]
 8010e50:	6878      	ldr	r0, [r7, #4]
 8010e52:	f000 fa11 	bl	8011278 <USBD_CtlError>
        err++;
 8010e56:	7afb      	ldrb	r3, [r7, #11]
 8010e58:	3301      	adds	r3, #1
 8010e5a:	72fb      	strb	r3, [r7, #11]
      break;
 8010e5c:	e021      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	7c1b      	ldrb	r3, [r3, #16]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d10d      	bne.n	8010e82 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e6e:	f107 0208 	add.w	r2, r7, #8
 8010e72:	4610      	mov	r0, r2
 8010e74:	4798      	blx	r3
 8010e76:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	3301      	adds	r3, #1
 8010e7c:	2207      	movs	r2, #7
 8010e7e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010e80:	e00f      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010e82:	6839      	ldr	r1, [r7, #0]
 8010e84:	6878      	ldr	r0, [r7, #4]
 8010e86:	f000 f9f7 	bl	8011278 <USBD_CtlError>
        err++;
 8010e8a:	7afb      	ldrb	r3, [r7, #11]
 8010e8c:	3301      	adds	r3, #1
 8010e8e:	72fb      	strb	r3, [r7, #11]
      break;
 8010e90:	e007      	b.n	8010ea2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8010e92:	6839      	ldr	r1, [r7, #0]
 8010e94:	6878      	ldr	r0, [r7, #4]
 8010e96:	f000 f9ef 	bl	8011278 <USBD_CtlError>
      err++;
 8010e9a:	7afb      	ldrb	r3, [r7, #11]
 8010e9c:	3301      	adds	r3, #1
 8010e9e:	72fb      	strb	r3, [r7, #11]
      break;
 8010ea0:	bf00      	nop
  }

  if (err != 0U)
 8010ea2:	7afb      	ldrb	r3, [r7, #11]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d11e      	bne.n	8010ee6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8010ea8:	683b      	ldr	r3, [r7, #0]
 8010eaa:	88db      	ldrh	r3, [r3, #6]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d016      	beq.n	8010ede <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8010eb0:	893b      	ldrh	r3, [r7, #8]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d00e      	beq.n	8010ed4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8010eb6:	683b      	ldr	r3, [r7, #0]
 8010eb8:	88da      	ldrh	r2, [r3, #6]
 8010eba:	893b      	ldrh	r3, [r7, #8]
 8010ebc:	4293      	cmp	r3, r2
 8010ebe:	bf28      	it	cs
 8010ec0:	4613      	movcs	r3, r2
 8010ec2:	b29b      	uxth	r3, r3
 8010ec4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8010ec6:	893b      	ldrh	r3, [r7, #8]
 8010ec8:	461a      	mov	r2, r3
 8010eca:	68f9      	ldr	r1, [r7, #12]
 8010ecc:	6878      	ldr	r0, [r7, #4]
 8010ece:	f000 fa44 	bl	801135a <USBD_CtlSendData>
 8010ed2:	e009      	b.n	8010ee8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010ed4:	6839      	ldr	r1, [r7, #0]
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	f000 f9ce 	bl	8011278 <USBD_CtlError>
 8010edc:	e004      	b.n	8010ee8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8010ede:	6878      	ldr	r0, [r7, #4]
 8010ee0:	f000 fa95 	bl	801140e <USBD_CtlSendStatus>
 8010ee4:	e000      	b.n	8010ee8 <USBD_GetDescriptor+0x320>
    return;
 8010ee6:	bf00      	nop
  }
}
 8010ee8:	3710      	adds	r7, #16
 8010eea:	46bd      	mov	sp, r7
 8010eec:	bd80      	pop	{r7, pc}
 8010eee:	bf00      	nop

08010ef0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b084      	sub	sp, #16
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]
 8010ef8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8010efa:	683b      	ldr	r3, [r7, #0]
 8010efc:	889b      	ldrh	r3, [r3, #4]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d131      	bne.n	8010f66 <USBD_SetAddress+0x76>
 8010f02:	683b      	ldr	r3, [r7, #0]
 8010f04:	88db      	ldrh	r3, [r3, #6]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d12d      	bne.n	8010f66 <USBD_SetAddress+0x76>
 8010f0a:	683b      	ldr	r3, [r7, #0]
 8010f0c:	885b      	ldrh	r3, [r3, #2]
 8010f0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8010f10:	d829      	bhi.n	8010f66 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010f12:	683b      	ldr	r3, [r7, #0]
 8010f14:	885b      	ldrh	r3, [r3, #2]
 8010f16:	b2db      	uxtb	r3, r3
 8010f18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f1c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010f24:	b2db      	uxtb	r3, r3
 8010f26:	2b03      	cmp	r3, #3
 8010f28:	d104      	bne.n	8010f34 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8010f2a:	6839      	ldr	r1, [r7, #0]
 8010f2c:	6878      	ldr	r0, [r7, #4]
 8010f2e:	f000 f9a3 	bl	8011278 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f32:	e01d      	b.n	8010f70 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	7bfa      	ldrb	r2, [r7, #15]
 8010f38:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8010f3c:	7bfb      	ldrb	r3, [r7, #15]
 8010f3e:	4619      	mov	r1, r3
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f000 fefd 	bl	8011d40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f000 fa61 	bl	801140e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010f4c:	7bfb      	ldrb	r3, [r7, #15]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d004      	beq.n	8010f5c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	2202      	movs	r2, #2
 8010f56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f5a:	e009      	b.n	8010f70 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	2201      	movs	r2, #1
 8010f60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010f64:	e004      	b.n	8010f70 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010f66:	6839      	ldr	r1, [r7, #0]
 8010f68:	6878      	ldr	r0, [r7, #4]
 8010f6a:	f000 f985 	bl	8011278 <USBD_CtlError>
  }
}
 8010f6e:	bf00      	nop
 8010f70:	bf00      	nop
 8010f72:	3710      	adds	r7, #16
 8010f74:	46bd      	mov	sp, r7
 8010f76:	bd80      	pop	{r7, pc}

08010f78 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010f78:	b580      	push	{r7, lr}
 8010f7a:	b084      	sub	sp, #16
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	6078      	str	r0, [r7, #4]
 8010f80:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010f82:	2300      	movs	r3, #0
 8010f84:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	885b      	ldrh	r3, [r3, #2]
 8010f8a:	b2da      	uxtb	r2, r3
 8010f8c:	4b4c      	ldr	r3, [pc, #304]	@ (80110c0 <USBD_SetConfig+0x148>)
 8010f8e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010f90:	4b4b      	ldr	r3, [pc, #300]	@ (80110c0 <USBD_SetConfig+0x148>)
 8010f92:	781b      	ldrb	r3, [r3, #0]
 8010f94:	2b01      	cmp	r3, #1
 8010f96:	d905      	bls.n	8010fa4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010f98:	6839      	ldr	r1, [r7, #0]
 8010f9a:	6878      	ldr	r0, [r7, #4]
 8010f9c:	f000 f96c 	bl	8011278 <USBD_CtlError>
    return USBD_FAIL;
 8010fa0:	2303      	movs	r3, #3
 8010fa2:	e088      	b.n	80110b6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010faa:	b2db      	uxtb	r3, r3
 8010fac:	2b02      	cmp	r3, #2
 8010fae:	d002      	beq.n	8010fb6 <USBD_SetConfig+0x3e>
 8010fb0:	2b03      	cmp	r3, #3
 8010fb2:	d025      	beq.n	8011000 <USBD_SetConfig+0x88>
 8010fb4:	e071      	b.n	801109a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8010fb6:	4b42      	ldr	r3, [pc, #264]	@ (80110c0 <USBD_SetConfig+0x148>)
 8010fb8:	781b      	ldrb	r3, [r3, #0]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d01c      	beq.n	8010ff8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8010fbe:	4b40      	ldr	r3, [pc, #256]	@ (80110c0 <USBD_SetConfig+0x148>)
 8010fc0:	781b      	ldrb	r3, [r3, #0]
 8010fc2:	461a      	mov	r2, r3
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010fc8:	4b3d      	ldr	r3, [pc, #244]	@ (80110c0 <USBD_SetConfig+0x148>)
 8010fca:	781b      	ldrb	r3, [r3, #0]
 8010fcc:	4619      	mov	r1, r3
 8010fce:	6878      	ldr	r0, [r7, #4]
 8010fd0:	f7ff f990 	bl	80102f4 <USBD_SetClassConfig>
 8010fd4:	4603      	mov	r3, r0
 8010fd6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010fd8:	7bfb      	ldrb	r3, [r7, #15]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d004      	beq.n	8010fe8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8010fde:	6839      	ldr	r1, [r7, #0]
 8010fe0:	6878      	ldr	r0, [r7, #4]
 8010fe2:	f000 f949 	bl	8011278 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010fe6:	e065      	b.n	80110b4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010fe8:	6878      	ldr	r0, [r7, #4]
 8010fea:	f000 fa10 	bl	801140e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	2203      	movs	r2, #3
 8010ff2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010ff6:	e05d      	b.n	80110b4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010ff8:	6878      	ldr	r0, [r7, #4]
 8010ffa:	f000 fa08 	bl	801140e <USBD_CtlSendStatus>
      break;
 8010ffe:	e059      	b.n	80110b4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011000:	4b2f      	ldr	r3, [pc, #188]	@ (80110c0 <USBD_SetConfig+0x148>)
 8011002:	781b      	ldrb	r3, [r3, #0]
 8011004:	2b00      	cmp	r3, #0
 8011006:	d112      	bne.n	801102e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	2202      	movs	r2, #2
 801100c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011010:	4b2b      	ldr	r3, [pc, #172]	@ (80110c0 <USBD_SetConfig+0x148>)
 8011012:	781b      	ldrb	r3, [r3, #0]
 8011014:	461a      	mov	r2, r3
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801101a:	4b29      	ldr	r3, [pc, #164]	@ (80110c0 <USBD_SetConfig+0x148>)
 801101c:	781b      	ldrb	r3, [r3, #0]
 801101e:	4619      	mov	r1, r3
 8011020:	6878      	ldr	r0, [r7, #4]
 8011022:	f7ff f983 	bl	801032c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f000 f9f1 	bl	801140e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801102c:	e042      	b.n	80110b4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801102e:	4b24      	ldr	r3, [pc, #144]	@ (80110c0 <USBD_SetConfig+0x148>)
 8011030:	781b      	ldrb	r3, [r3, #0]
 8011032:	461a      	mov	r2, r3
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	685b      	ldr	r3, [r3, #4]
 8011038:	429a      	cmp	r2, r3
 801103a:	d02a      	beq.n	8011092 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	685b      	ldr	r3, [r3, #4]
 8011040:	b2db      	uxtb	r3, r3
 8011042:	4619      	mov	r1, r3
 8011044:	6878      	ldr	r0, [r7, #4]
 8011046:	f7ff f971 	bl	801032c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801104a:	4b1d      	ldr	r3, [pc, #116]	@ (80110c0 <USBD_SetConfig+0x148>)
 801104c:	781b      	ldrb	r3, [r3, #0]
 801104e:	461a      	mov	r2, r3
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011054:	4b1a      	ldr	r3, [pc, #104]	@ (80110c0 <USBD_SetConfig+0x148>)
 8011056:	781b      	ldrb	r3, [r3, #0]
 8011058:	4619      	mov	r1, r3
 801105a:	6878      	ldr	r0, [r7, #4]
 801105c:	f7ff f94a 	bl	80102f4 <USBD_SetClassConfig>
 8011060:	4603      	mov	r3, r0
 8011062:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011064:	7bfb      	ldrb	r3, [r7, #15]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d00f      	beq.n	801108a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801106a:	6839      	ldr	r1, [r7, #0]
 801106c:	6878      	ldr	r0, [r7, #4]
 801106e:	f000 f903 	bl	8011278 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	685b      	ldr	r3, [r3, #4]
 8011076:	b2db      	uxtb	r3, r3
 8011078:	4619      	mov	r1, r3
 801107a:	6878      	ldr	r0, [r7, #4]
 801107c:	f7ff f956 	bl	801032c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	2202      	movs	r2, #2
 8011084:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011088:	e014      	b.n	80110b4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801108a:	6878      	ldr	r0, [r7, #4]
 801108c:	f000 f9bf 	bl	801140e <USBD_CtlSendStatus>
      break;
 8011090:	e010      	b.n	80110b4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8011092:	6878      	ldr	r0, [r7, #4]
 8011094:	f000 f9bb 	bl	801140e <USBD_CtlSendStatus>
      break;
 8011098:	e00c      	b.n	80110b4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801109a:	6839      	ldr	r1, [r7, #0]
 801109c:	6878      	ldr	r0, [r7, #4]
 801109e:	f000 f8eb 	bl	8011278 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80110a2:	4b07      	ldr	r3, [pc, #28]	@ (80110c0 <USBD_SetConfig+0x148>)
 80110a4:	781b      	ldrb	r3, [r3, #0]
 80110a6:	4619      	mov	r1, r3
 80110a8:	6878      	ldr	r0, [r7, #4]
 80110aa:	f7ff f93f 	bl	801032c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80110ae:	2303      	movs	r3, #3
 80110b0:	73fb      	strb	r3, [r7, #15]
      break;
 80110b2:	bf00      	nop
  }

  return ret;
 80110b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80110b6:	4618      	mov	r0, r3
 80110b8:	3710      	adds	r7, #16
 80110ba:	46bd      	mov	sp, r7
 80110bc:	bd80      	pop	{r7, pc}
 80110be:	bf00      	nop
 80110c0:	2000242d 	.word	0x2000242d

080110c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b082      	sub	sp, #8
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	88db      	ldrh	r3, [r3, #6]
 80110d2:	2b01      	cmp	r3, #1
 80110d4:	d004      	beq.n	80110e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80110d6:	6839      	ldr	r1, [r7, #0]
 80110d8:	6878      	ldr	r0, [r7, #4]
 80110da:	f000 f8cd 	bl	8011278 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80110de:	e023      	b.n	8011128 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80110e6:	b2db      	uxtb	r3, r3
 80110e8:	2b02      	cmp	r3, #2
 80110ea:	dc02      	bgt.n	80110f2 <USBD_GetConfig+0x2e>
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	dc03      	bgt.n	80110f8 <USBD_GetConfig+0x34>
 80110f0:	e015      	b.n	801111e <USBD_GetConfig+0x5a>
 80110f2:	2b03      	cmp	r3, #3
 80110f4:	d00b      	beq.n	801110e <USBD_GetConfig+0x4a>
 80110f6:	e012      	b.n	801111e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	2200      	movs	r2, #0
 80110fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	3308      	adds	r3, #8
 8011102:	2201      	movs	r2, #1
 8011104:	4619      	mov	r1, r3
 8011106:	6878      	ldr	r0, [r7, #4]
 8011108:	f000 f927 	bl	801135a <USBD_CtlSendData>
        break;
 801110c:	e00c      	b.n	8011128 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	3304      	adds	r3, #4
 8011112:	2201      	movs	r2, #1
 8011114:	4619      	mov	r1, r3
 8011116:	6878      	ldr	r0, [r7, #4]
 8011118:	f000 f91f 	bl	801135a <USBD_CtlSendData>
        break;
 801111c:	e004      	b.n	8011128 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801111e:	6839      	ldr	r1, [r7, #0]
 8011120:	6878      	ldr	r0, [r7, #4]
 8011122:	f000 f8a9 	bl	8011278 <USBD_CtlError>
        break;
 8011126:	bf00      	nop
}
 8011128:	bf00      	nop
 801112a:	3708      	adds	r7, #8
 801112c:	46bd      	mov	sp, r7
 801112e:	bd80      	pop	{r7, pc}

08011130 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011130:	b580      	push	{r7, lr}
 8011132:	b082      	sub	sp, #8
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
 8011138:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011140:	b2db      	uxtb	r3, r3
 8011142:	3b01      	subs	r3, #1
 8011144:	2b02      	cmp	r3, #2
 8011146:	d81e      	bhi.n	8011186 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	88db      	ldrh	r3, [r3, #6]
 801114c:	2b02      	cmp	r3, #2
 801114e:	d004      	beq.n	801115a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011150:	6839      	ldr	r1, [r7, #0]
 8011152:	6878      	ldr	r0, [r7, #4]
 8011154:	f000 f890 	bl	8011278 <USBD_CtlError>
        break;
 8011158:	e01a      	b.n	8011190 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	2201      	movs	r2, #1
 801115e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011166:	2b00      	cmp	r3, #0
 8011168:	d005      	beq.n	8011176 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	68db      	ldr	r3, [r3, #12]
 801116e:	f043 0202 	orr.w	r2, r3, #2
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	330c      	adds	r3, #12
 801117a:	2202      	movs	r2, #2
 801117c:	4619      	mov	r1, r3
 801117e:	6878      	ldr	r0, [r7, #4]
 8011180:	f000 f8eb 	bl	801135a <USBD_CtlSendData>
      break;
 8011184:	e004      	b.n	8011190 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011186:	6839      	ldr	r1, [r7, #0]
 8011188:	6878      	ldr	r0, [r7, #4]
 801118a:	f000 f875 	bl	8011278 <USBD_CtlError>
      break;
 801118e:	bf00      	nop
  }
}
 8011190:	bf00      	nop
 8011192:	3708      	adds	r7, #8
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}

08011198 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b082      	sub	sp, #8
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
 80111a0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	885b      	ldrh	r3, [r3, #2]
 80111a6:	2b01      	cmp	r3, #1
 80111a8:	d106      	bne.n	80111b8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	2201      	movs	r2, #1
 80111ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	f000 f92b 	bl	801140e <USBD_CtlSendStatus>
  }
}
 80111b8:	bf00      	nop
 80111ba:	3708      	adds	r7, #8
 80111bc:	46bd      	mov	sp, r7
 80111be:	bd80      	pop	{r7, pc}

080111c0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80111c0:	b580      	push	{r7, lr}
 80111c2:	b082      	sub	sp, #8
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	6078      	str	r0, [r7, #4]
 80111c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111d0:	b2db      	uxtb	r3, r3
 80111d2:	3b01      	subs	r3, #1
 80111d4:	2b02      	cmp	r3, #2
 80111d6:	d80b      	bhi.n	80111f0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	885b      	ldrh	r3, [r3, #2]
 80111dc:	2b01      	cmp	r3, #1
 80111de:	d10c      	bne.n	80111fa <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80111e0:	687b      	ldr	r3, [r7, #4]
 80111e2:	2200      	movs	r2, #0
 80111e4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80111e8:	6878      	ldr	r0, [r7, #4]
 80111ea:	f000 f910 	bl	801140e <USBD_CtlSendStatus>
      }
      break;
 80111ee:	e004      	b.n	80111fa <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80111f0:	6839      	ldr	r1, [r7, #0]
 80111f2:	6878      	ldr	r0, [r7, #4]
 80111f4:	f000 f840 	bl	8011278 <USBD_CtlError>
      break;
 80111f8:	e000      	b.n	80111fc <USBD_ClrFeature+0x3c>
      break;
 80111fa:	bf00      	nop
  }
}
 80111fc:	bf00      	nop
 80111fe:	3708      	adds	r7, #8
 8011200:	46bd      	mov	sp, r7
 8011202:	bd80      	pop	{r7, pc}

08011204 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b084      	sub	sp, #16
 8011208:	af00      	add	r7, sp, #0
 801120a:	6078      	str	r0, [r7, #4]
 801120c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	781a      	ldrb	r2, [r3, #0]
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	3301      	adds	r3, #1
 801121e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	781a      	ldrb	r2, [r3, #0]
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	3301      	adds	r3, #1
 801122c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801122e:	68f8      	ldr	r0, [r7, #12]
 8011230:	f7ff fa90 	bl	8010754 <SWAPBYTE>
 8011234:	4603      	mov	r3, r0
 8011236:	461a      	mov	r2, r3
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	3301      	adds	r3, #1
 8011240:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	3301      	adds	r3, #1
 8011246:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011248:	68f8      	ldr	r0, [r7, #12]
 801124a:	f7ff fa83 	bl	8010754 <SWAPBYTE>
 801124e:	4603      	mov	r3, r0
 8011250:	461a      	mov	r2, r3
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	3301      	adds	r3, #1
 801125a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	3301      	adds	r3, #1
 8011260:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011262:	68f8      	ldr	r0, [r7, #12]
 8011264:	f7ff fa76 	bl	8010754 <SWAPBYTE>
 8011268:	4603      	mov	r3, r0
 801126a:	461a      	mov	r2, r3
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	80da      	strh	r2, [r3, #6]
}
 8011270:	bf00      	nop
 8011272:	3710      	adds	r7, #16
 8011274:	46bd      	mov	sp, r7
 8011276:	bd80      	pop	{r7, pc}

08011278 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b082      	sub	sp, #8
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
 8011280:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011282:	2180      	movs	r1, #128	@ 0x80
 8011284:	6878      	ldr	r0, [r7, #4]
 8011286:	f000 fcf1 	bl	8011c6c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801128a:	2100      	movs	r1, #0
 801128c:	6878      	ldr	r0, [r7, #4]
 801128e:	f000 fced 	bl	8011c6c <USBD_LL_StallEP>
}
 8011292:	bf00      	nop
 8011294:	3708      	adds	r7, #8
 8011296:	46bd      	mov	sp, r7
 8011298:	bd80      	pop	{r7, pc}

0801129a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801129a:	b580      	push	{r7, lr}
 801129c:	b086      	sub	sp, #24
 801129e:	af00      	add	r7, sp, #0
 80112a0:	60f8      	str	r0, [r7, #12]
 80112a2:	60b9      	str	r1, [r7, #8]
 80112a4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80112a6:	2300      	movs	r3, #0
 80112a8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d036      	beq.n	801131e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80112b4:	6938      	ldr	r0, [r7, #16]
 80112b6:	f000 f836 	bl	8011326 <USBD_GetLen>
 80112ba:	4603      	mov	r3, r0
 80112bc:	3301      	adds	r3, #1
 80112be:	b29b      	uxth	r3, r3
 80112c0:	005b      	lsls	r3, r3, #1
 80112c2:	b29a      	uxth	r2, r3
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80112c8:	7dfb      	ldrb	r3, [r7, #23]
 80112ca:	68ba      	ldr	r2, [r7, #8]
 80112cc:	4413      	add	r3, r2
 80112ce:	687a      	ldr	r2, [r7, #4]
 80112d0:	7812      	ldrb	r2, [r2, #0]
 80112d2:	701a      	strb	r2, [r3, #0]
  idx++;
 80112d4:	7dfb      	ldrb	r3, [r7, #23]
 80112d6:	3301      	adds	r3, #1
 80112d8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80112da:	7dfb      	ldrb	r3, [r7, #23]
 80112dc:	68ba      	ldr	r2, [r7, #8]
 80112de:	4413      	add	r3, r2
 80112e0:	2203      	movs	r2, #3
 80112e2:	701a      	strb	r2, [r3, #0]
  idx++;
 80112e4:	7dfb      	ldrb	r3, [r7, #23]
 80112e6:	3301      	adds	r3, #1
 80112e8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80112ea:	e013      	b.n	8011314 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80112ec:	7dfb      	ldrb	r3, [r7, #23]
 80112ee:	68ba      	ldr	r2, [r7, #8]
 80112f0:	4413      	add	r3, r2
 80112f2:	693a      	ldr	r2, [r7, #16]
 80112f4:	7812      	ldrb	r2, [r2, #0]
 80112f6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80112f8:	693b      	ldr	r3, [r7, #16]
 80112fa:	3301      	adds	r3, #1
 80112fc:	613b      	str	r3, [r7, #16]
    idx++;
 80112fe:	7dfb      	ldrb	r3, [r7, #23]
 8011300:	3301      	adds	r3, #1
 8011302:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011304:	7dfb      	ldrb	r3, [r7, #23]
 8011306:	68ba      	ldr	r2, [r7, #8]
 8011308:	4413      	add	r3, r2
 801130a:	2200      	movs	r2, #0
 801130c:	701a      	strb	r2, [r3, #0]
    idx++;
 801130e:	7dfb      	ldrb	r3, [r7, #23]
 8011310:	3301      	adds	r3, #1
 8011312:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011314:	693b      	ldr	r3, [r7, #16]
 8011316:	781b      	ldrb	r3, [r3, #0]
 8011318:	2b00      	cmp	r3, #0
 801131a:	d1e7      	bne.n	80112ec <USBD_GetString+0x52>
 801131c:	e000      	b.n	8011320 <USBD_GetString+0x86>
    return;
 801131e:	bf00      	nop
  }
}
 8011320:	3718      	adds	r7, #24
 8011322:	46bd      	mov	sp, r7
 8011324:	bd80      	pop	{r7, pc}

08011326 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011326:	b480      	push	{r7}
 8011328:	b085      	sub	sp, #20
 801132a:	af00      	add	r7, sp, #0
 801132c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801132e:	2300      	movs	r3, #0
 8011330:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011336:	e005      	b.n	8011344 <USBD_GetLen+0x1e>
  {
    len++;
 8011338:	7bfb      	ldrb	r3, [r7, #15]
 801133a:	3301      	adds	r3, #1
 801133c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801133e:	68bb      	ldr	r3, [r7, #8]
 8011340:	3301      	adds	r3, #1
 8011342:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011344:	68bb      	ldr	r3, [r7, #8]
 8011346:	781b      	ldrb	r3, [r3, #0]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d1f5      	bne.n	8011338 <USBD_GetLen+0x12>
  }

  return len;
 801134c:	7bfb      	ldrb	r3, [r7, #15]
}
 801134e:	4618      	mov	r0, r3
 8011350:	3714      	adds	r7, #20
 8011352:	46bd      	mov	sp, r7
 8011354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011358:	4770      	bx	lr

0801135a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801135a:	b580      	push	{r7, lr}
 801135c:	b084      	sub	sp, #16
 801135e:	af00      	add	r7, sp, #0
 8011360:	60f8      	str	r0, [r7, #12]
 8011362:	60b9      	str	r1, [r7, #8]
 8011364:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	2202      	movs	r2, #2
 801136a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	687a      	ldr	r2, [r7, #4]
 8011372:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	687a      	ldr	r2, [r7, #4]
 8011378:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	68ba      	ldr	r2, [r7, #8]
 801137e:	2100      	movs	r1, #0
 8011380:	68f8      	ldr	r0, [r7, #12]
 8011382:	f000 fcfc 	bl	8011d7e <USBD_LL_Transmit>

  return USBD_OK;
 8011386:	2300      	movs	r3, #0
}
 8011388:	4618      	mov	r0, r3
 801138a:	3710      	adds	r7, #16
 801138c:	46bd      	mov	sp, r7
 801138e:	bd80      	pop	{r7, pc}

08011390 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b084      	sub	sp, #16
 8011394:	af00      	add	r7, sp, #0
 8011396:	60f8      	str	r0, [r7, #12]
 8011398:	60b9      	str	r1, [r7, #8]
 801139a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	68ba      	ldr	r2, [r7, #8]
 80113a0:	2100      	movs	r1, #0
 80113a2:	68f8      	ldr	r0, [r7, #12]
 80113a4:	f000 fceb 	bl	8011d7e <USBD_LL_Transmit>

  return USBD_OK;
 80113a8:	2300      	movs	r3, #0
}
 80113aa:	4618      	mov	r0, r3
 80113ac:	3710      	adds	r7, #16
 80113ae:	46bd      	mov	sp, r7
 80113b0:	bd80      	pop	{r7, pc}

080113b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80113b2:	b580      	push	{r7, lr}
 80113b4:	b084      	sub	sp, #16
 80113b6:	af00      	add	r7, sp, #0
 80113b8:	60f8      	str	r0, [r7, #12]
 80113ba:	60b9      	str	r1, [r7, #8]
 80113bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	2203      	movs	r2, #3
 80113c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	687a      	ldr	r2, [r7, #4]
 80113ca:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	687a      	ldr	r2, [r7, #4]
 80113d2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	68ba      	ldr	r2, [r7, #8]
 80113da:	2100      	movs	r1, #0
 80113dc:	68f8      	ldr	r0, [r7, #12]
 80113de:	f000 fcef 	bl	8011dc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80113e2:	2300      	movs	r3, #0
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3710      	adds	r7, #16
 80113e8:	46bd      	mov	sp, r7
 80113ea:	bd80      	pop	{r7, pc}

080113ec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b084      	sub	sp, #16
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	60f8      	str	r0, [r7, #12]
 80113f4:	60b9      	str	r1, [r7, #8]
 80113f6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	68ba      	ldr	r2, [r7, #8]
 80113fc:	2100      	movs	r1, #0
 80113fe:	68f8      	ldr	r0, [r7, #12]
 8011400:	f000 fcde 	bl	8011dc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011404:	2300      	movs	r3, #0
}
 8011406:	4618      	mov	r0, r3
 8011408:	3710      	adds	r7, #16
 801140a:	46bd      	mov	sp, r7
 801140c:	bd80      	pop	{r7, pc}

0801140e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801140e:	b580      	push	{r7, lr}
 8011410:	b082      	sub	sp, #8
 8011412:	af00      	add	r7, sp, #0
 8011414:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	2204      	movs	r2, #4
 801141a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801141e:	2300      	movs	r3, #0
 8011420:	2200      	movs	r2, #0
 8011422:	2100      	movs	r1, #0
 8011424:	6878      	ldr	r0, [r7, #4]
 8011426:	f000 fcaa 	bl	8011d7e <USBD_LL_Transmit>

  return USBD_OK;
 801142a:	2300      	movs	r3, #0
}
 801142c:	4618      	mov	r0, r3
 801142e:	3708      	adds	r7, #8
 8011430:	46bd      	mov	sp, r7
 8011432:	bd80      	pop	{r7, pc}

08011434 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011434:	b580      	push	{r7, lr}
 8011436:	b082      	sub	sp, #8
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	2205      	movs	r2, #5
 8011440:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011444:	2300      	movs	r3, #0
 8011446:	2200      	movs	r2, #0
 8011448:	2100      	movs	r1, #0
 801144a:	6878      	ldr	r0, [r7, #4]
 801144c:	f000 fcb8 	bl	8011dc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011450:	2300      	movs	r3, #0
}
 8011452:	4618      	mov	r0, r3
 8011454:	3708      	adds	r7, #8
 8011456:	46bd      	mov	sp, r7
 8011458:	bd80      	pop	{r7, pc}
	...

0801145c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801145c:	b480      	push	{r7}
 801145e:	b087      	sub	sp, #28
 8011460:	af00      	add	r7, sp, #0
 8011462:	60f8      	str	r0, [r7, #12]
 8011464:	60b9      	str	r1, [r7, #8]
 8011466:	4613      	mov	r3, r2
 8011468:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801146a:	2301      	movs	r3, #1
 801146c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801146e:	2300      	movs	r3, #0
 8011470:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011472:	4b1f      	ldr	r3, [pc, #124]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 8011474:	7a5b      	ldrb	r3, [r3, #9]
 8011476:	b2db      	uxtb	r3, r3
 8011478:	2b00      	cmp	r3, #0
 801147a:	d131      	bne.n	80114e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801147c:	4b1c      	ldr	r3, [pc, #112]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 801147e:	7a5b      	ldrb	r3, [r3, #9]
 8011480:	b2db      	uxtb	r3, r3
 8011482:	461a      	mov	r2, r3
 8011484:	4b1a      	ldr	r3, [pc, #104]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 8011486:	2100      	movs	r1, #0
 8011488:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801148a:	4b19      	ldr	r3, [pc, #100]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 801148c:	7a5b      	ldrb	r3, [r3, #9]
 801148e:	b2db      	uxtb	r3, r3
 8011490:	4a17      	ldr	r2, [pc, #92]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 8011492:	009b      	lsls	r3, r3, #2
 8011494:	4413      	add	r3, r2
 8011496:	68fa      	ldr	r2, [r7, #12]
 8011498:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801149a:	4b15      	ldr	r3, [pc, #84]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 801149c:	7a5b      	ldrb	r3, [r3, #9]
 801149e:	b2db      	uxtb	r3, r3
 80114a0:	461a      	mov	r2, r3
 80114a2:	4b13      	ldr	r3, [pc, #76]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 80114a4:	4413      	add	r3, r2
 80114a6:	79fa      	ldrb	r2, [r7, #7]
 80114a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80114aa:	4b11      	ldr	r3, [pc, #68]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 80114ac:	7a5b      	ldrb	r3, [r3, #9]
 80114ae:	b2db      	uxtb	r3, r3
 80114b0:	1c5a      	adds	r2, r3, #1
 80114b2:	b2d1      	uxtb	r1, r2
 80114b4:	4a0e      	ldr	r2, [pc, #56]	@ (80114f0 <FATFS_LinkDriverEx+0x94>)
 80114b6:	7251      	strb	r1, [r2, #9]
 80114b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80114ba:	7dbb      	ldrb	r3, [r7, #22]
 80114bc:	3330      	adds	r3, #48	@ 0x30
 80114be:	b2da      	uxtb	r2, r3
 80114c0:	68bb      	ldr	r3, [r7, #8]
 80114c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80114c4:	68bb      	ldr	r3, [r7, #8]
 80114c6:	3301      	adds	r3, #1
 80114c8:	223a      	movs	r2, #58	@ 0x3a
 80114ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80114cc:	68bb      	ldr	r3, [r7, #8]
 80114ce:	3302      	adds	r3, #2
 80114d0:	222f      	movs	r2, #47	@ 0x2f
 80114d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	3303      	adds	r3, #3
 80114d8:	2200      	movs	r2, #0
 80114da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80114dc:	2300      	movs	r3, #0
 80114de:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80114e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80114e2:	4618      	mov	r0, r3
 80114e4:	371c      	adds	r7, #28
 80114e6:	46bd      	mov	sp, r7
 80114e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ec:	4770      	bx	lr
 80114ee:	bf00      	nop
 80114f0:	20002430 	.word	0x20002430

080114f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80114f4:	b580      	push	{r7, lr}
 80114f6:	b082      	sub	sp, #8
 80114f8:	af00      	add	r7, sp, #0
 80114fa:	6078      	str	r0, [r7, #4]
 80114fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80114fe:	2200      	movs	r2, #0
 8011500:	6839      	ldr	r1, [r7, #0]
 8011502:	6878      	ldr	r0, [r7, #4]
 8011504:	f7ff ffaa 	bl	801145c <FATFS_LinkDriverEx>
 8011508:	4603      	mov	r3, r0
}
 801150a:	4618      	mov	r0, r3
 801150c:	3708      	adds	r7, #8
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}
	...

08011514 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8011514:	b580      	push	{r7, lr}
 8011516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8011518:	2200      	movs	r2, #0
 801151a:	4912      	ldr	r1, [pc, #72]	@ (8011564 <MX_USB_Device_Init+0x50>)
 801151c:	4812      	ldr	r0, [pc, #72]	@ (8011568 <MX_USB_Device_Init+0x54>)
 801151e:	f7fe fe7b 	bl	8010218 <USBD_Init>
 8011522:	4603      	mov	r3, r0
 8011524:	2b00      	cmp	r3, #0
 8011526:	d001      	beq.n	801152c <MX_USB_Device_Init+0x18>
    Error_Handler();
 8011528:	f7f2 f91a 	bl	8003760 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 801152c:	490f      	ldr	r1, [pc, #60]	@ (801156c <MX_USB_Device_Init+0x58>)
 801152e:	480e      	ldr	r0, [pc, #56]	@ (8011568 <MX_USB_Device_Init+0x54>)
 8011530:	f7fe fea2 	bl	8010278 <USBD_RegisterClass>
 8011534:	4603      	mov	r3, r0
 8011536:	2b00      	cmp	r3, #0
 8011538:	d001      	beq.n	801153e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801153a:	f7f2 f911 	bl	8003760 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 801153e:	490c      	ldr	r1, [pc, #48]	@ (8011570 <MX_USB_Device_Init+0x5c>)
 8011540:	4809      	ldr	r0, [pc, #36]	@ (8011568 <MX_USB_Device_Init+0x54>)
 8011542:	f7fe fdc3 	bl	80100cc <USBD_CDC_RegisterInterface>
 8011546:	4603      	mov	r3, r0
 8011548:	2b00      	cmp	r3, #0
 801154a:	d001      	beq.n	8011550 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 801154c:	f7f2 f908 	bl	8003760 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8011550:	4805      	ldr	r0, [pc, #20]	@ (8011568 <MX_USB_Device_Init+0x54>)
 8011552:	f7fe feb8 	bl	80102c6 <USBD_Start>
 8011556:	4603      	mov	r3, r0
 8011558:	2b00      	cmp	r3, #0
 801155a:	d001      	beq.n	8011560 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 801155c:	f7f2 f900 	bl	8003760 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8011560:	bf00      	nop
 8011562:	bd80      	pop	{r7, pc}
 8011564:	2000014c 	.word	0x2000014c
 8011568:	2000243c 	.word	0x2000243c
 801156c:	20000034 	.word	0x20000034
 8011570:	20000138 	.word	0x20000138

08011574 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011574:	b580      	push	{r7, lr}
 8011576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011578:	2200      	movs	r2, #0
 801157a:	4905      	ldr	r1, [pc, #20]	@ (8011590 <CDC_Init_FS+0x1c>)
 801157c:	4805      	ldr	r0, [pc, #20]	@ (8011594 <CDC_Init_FS+0x20>)
 801157e:	f7fe fdba 	bl	80100f6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011582:	4905      	ldr	r1, [pc, #20]	@ (8011598 <CDC_Init_FS+0x24>)
 8011584:	4803      	ldr	r0, [pc, #12]	@ (8011594 <CDC_Init_FS+0x20>)
 8011586:	f7fe fdd4 	bl	8010132 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801158a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801158c:	4618      	mov	r0, r3
 801158e:	bd80      	pop	{r7, pc}
 8011590:	20002b0c 	.word	0x20002b0c
 8011594:	2000243c 	.word	0x2000243c
 8011598:	2000270c 	.word	0x2000270c

0801159c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801159c:	b480      	push	{r7}
 801159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80115a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80115a2:	4618      	mov	r0, r3
 80115a4:	46bd      	mov	sp, r7
 80115a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115aa:	4770      	bx	lr

080115ac <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80115ac:	b480      	push	{r7}
 80115ae:	b083      	sub	sp, #12
 80115b0:	af00      	add	r7, sp, #0
 80115b2:	4603      	mov	r3, r0
 80115b4:	6039      	str	r1, [r7, #0]
 80115b6:	71fb      	strb	r3, [r7, #7]
 80115b8:	4613      	mov	r3, r2
 80115ba:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80115bc:	79fb      	ldrb	r3, [r7, #7]
 80115be:	2b23      	cmp	r3, #35	@ 0x23
 80115c0:	d84a      	bhi.n	8011658 <CDC_Control_FS+0xac>
 80115c2:	a201      	add	r2, pc, #4	@ (adr r2, 80115c8 <CDC_Control_FS+0x1c>)
 80115c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115c8:	08011659 	.word	0x08011659
 80115cc:	08011659 	.word	0x08011659
 80115d0:	08011659 	.word	0x08011659
 80115d4:	08011659 	.word	0x08011659
 80115d8:	08011659 	.word	0x08011659
 80115dc:	08011659 	.word	0x08011659
 80115e0:	08011659 	.word	0x08011659
 80115e4:	08011659 	.word	0x08011659
 80115e8:	08011659 	.word	0x08011659
 80115ec:	08011659 	.word	0x08011659
 80115f0:	08011659 	.word	0x08011659
 80115f4:	08011659 	.word	0x08011659
 80115f8:	08011659 	.word	0x08011659
 80115fc:	08011659 	.word	0x08011659
 8011600:	08011659 	.word	0x08011659
 8011604:	08011659 	.word	0x08011659
 8011608:	08011659 	.word	0x08011659
 801160c:	08011659 	.word	0x08011659
 8011610:	08011659 	.word	0x08011659
 8011614:	08011659 	.word	0x08011659
 8011618:	08011659 	.word	0x08011659
 801161c:	08011659 	.word	0x08011659
 8011620:	08011659 	.word	0x08011659
 8011624:	08011659 	.word	0x08011659
 8011628:	08011659 	.word	0x08011659
 801162c:	08011659 	.word	0x08011659
 8011630:	08011659 	.word	0x08011659
 8011634:	08011659 	.word	0x08011659
 8011638:	08011659 	.word	0x08011659
 801163c:	08011659 	.word	0x08011659
 8011640:	08011659 	.word	0x08011659
 8011644:	08011659 	.word	0x08011659
 8011648:	08011659 	.word	0x08011659
 801164c:	08011659 	.word	0x08011659
 8011650:	08011659 	.word	0x08011659
 8011654:	08011659 	.word	0x08011659
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011658:	bf00      	nop
  }

  return (USBD_OK);
 801165a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801165c:	4618      	mov	r0, r3
 801165e:	370c      	adds	r7, #12
 8011660:	46bd      	mov	sp, r7
 8011662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011666:	4770      	bx	lr

08011668 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011668:	b580      	push	{r7, lr}
 801166a:	b082      	sub	sp, #8
 801166c:	af00      	add	r7, sp, #0
 801166e:	6078      	str	r0, [r7, #4]
 8011670:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011672:	6879      	ldr	r1, [r7, #4]
 8011674:	4805      	ldr	r0, [pc, #20]	@ (801168c <CDC_Receive_FS+0x24>)
 8011676:	f7fe fd5c 	bl	8010132 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801167a:	4804      	ldr	r0, [pc, #16]	@ (801168c <CDC_Receive_FS+0x24>)
 801167c:	f7fe fda2 	bl	80101c4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011680:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011682:	4618      	mov	r0, r3
 8011684:	3708      	adds	r7, #8
 8011686:	46bd      	mov	sp, r7
 8011688:	bd80      	pop	{r7, pc}
 801168a:	bf00      	nop
 801168c:	2000243c 	.word	0x2000243c

08011690 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b084      	sub	sp, #16
 8011694:	af00      	add	r7, sp, #0
 8011696:	6078      	str	r0, [r7, #4]
 8011698:	460b      	mov	r3, r1
 801169a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801169c:	2300      	movs	r3, #0
 801169e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80116a0:	4b0d      	ldr	r3, [pc, #52]	@ (80116d8 <CDC_Transmit_FS+0x48>)
 80116a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80116a6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80116a8:	68bb      	ldr	r3, [r7, #8]
 80116aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d001      	beq.n	80116b6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80116b2:	2301      	movs	r3, #1
 80116b4:	e00b      	b.n	80116ce <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80116b6:	887b      	ldrh	r3, [r7, #2]
 80116b8:	461a      	mov	r2, r3
 80116ba:	6879      	ldr	r1, [r7, #4]
 80116bc:	4806      	ldr	r0, [pc, #24]	@ (80116d8 <CDC_Transmit_FS+0x48>)
 80116be:	f7fe fd1a 	bl	80100f6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80116c2:	4805      	ldr	r0, [pc, #20]	@ (80116d8 <CDC_Transmit_FS+0x48>)
 80116c4:	f7fe fd4e 	bl	8010164 <USBD_CDC_TransmitPacket>
 80116c8:	4603      	mov	r3, r0
 80116ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80116cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80116ce:	4618      	mov	r0, r3
 80116d0:	3710      	adds	r7, #16
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}
 80116d6:	bf00      	nop
 80116d8:	2000243c 	.word	0x2000243c

080116dc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80116dc:	b480      	push	{r7}
 80116de:	b087      	sub	sp, #28
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	60f8      	str	r0, [r7, #12]
 80116e4:	60b9      	str	r1, [r7, #8]
 80116e6:	4613      	mov	r3, r2
 80116e8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80116ea:	2300      	movs	r3, #0
 80116ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80116ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80116f2:	4618      	mov	r0, r3
 80116f4:	371c      	adds	r7, #28
 80116f6:	46bd      	mov	sp, r7
 80116f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116fc:	4770      	bx	lr
	...

08011700 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011700:	b480      	push	{r7}
 8011702:	b083      	sub	sp, #12
 8011704:	af00      	add	r7, sp, #0
 8011706:	4603      	mov	r3, r0
 8011708:	6039      	str	r1, [r7, #0]
 801170a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 801170c:	683b      	ldr	r3, [r7, #0]
 801170e:	2212      	movs	r2, #18
 8011710:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8011712:	4b03      	ldr	r3, [pc, #12]	@ (8011720 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8011714:	4618      	mov	r0, r3
 8011716:	370c      	adds	r7, #12
 8011718:	46bd      	mov	sp, r7
 801171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801171e:	4770      	bx	lr
 8011720:	2000016c 	.word	0x2000016c

08011724 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011724:	b480      	push	{r7}
 8011726:	b083      	sub	sp, #12
 8011728:	af00      	add	r7, sp, #0
 801172a:	4603      	mov	r3, r0
 801172c:	6039      	str	r1, [r7, #0]
 801172e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011730:	683b      	ldr	r3, [r7, #0]
 8011732:	2204      	movs	r2, #4
 8011734:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011736:	4b03      	ldr	r3, [pc, #12]	@ (8011744 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8011738:	4618      	mov	r0, r3
 801173a:	370c      	adds	r7, #12
 801173c:	46bd      	mov	sp, r7
 801173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011742:	4770      	bx	lr
 8011744:	20000180 	.word	0x20000180

08011748 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b082      	sub	sp, #8
 801174c:	af00      	add	r7, sp, #0
 801174e:	4603      	mov	r3, r0
 8011750:	6039      	str	r1, [r7, #0]
 8011752:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011754:	79fb      	ldrb	r3, [r7, #7]
 8011756:	2b00      	cmp	r3, #0
 8011758:	d105      	bne.n	8011766 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801175a:	683a      	ldr	r2, [r7, #0]
 801175c:	4907      	ldr	r1, [pc, #28]	@ (801177c <USBD_CDC_ProductStrDescriptor+0x34>)
 801175e:	4808      	ldr	r0, [pc, #32]	@ (8011780 <USBD_CDC_ProductStrDescriptor+0x38>)
 8011760:	f7ff fd9b 	bl	801129a <USBD_GetString>
 8011764:	e004      	b.n	8011770 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8011766:	683a      	ldr	r2, [r7, #0]
 8011768:	4904      	ldr	r1, [pc, #16]	@ (801177c <USBD_CDC_ProductStrDescriptor+0x34>)
 801176a:	4805      	ldr	r0, [pc, #20]	@ (8011780 <USBD_CDC_ProductStrDescriptor+0x38>)
 801176c:	f7ff fd95 	bl	801129a <USBD_GetString>
  }
  return USBD_StrDesc;
 8011770:	4b02      	ldr	r3, [pc, #8]	@ (801177c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8011772:	4618      	mov	r0, r3
 8011774:	3708      	adds	r7, #8
 8011776:	46bd      	mov	sp, r7
 8011778:	bd80      	pop	{r7, pc}
 801177a:	bf00      	nop
 801177c:	20002f0c 	.word	0x20002f0c
 8011780:	08014dfc 	.word	0x08014dfc

08011784 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011784:	b580      	push	{r7, lr}
 8011786:	b082      	sub	sp, #8
 8011788:	af00      	add	r7, sp, #0
 801178a:	4603      	mov	r3, r0
 801178c:	6039      	str	r1, [r7, #0]
 801178e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011790:	683a      	ldr	r2, [r7, #0]
 8011792:	4904      	ldr	r1, [pc, #16]	@ (80117a4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8011794:	4804      	ldr	r0, [pc, #16]	@ (80117a8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8011796:	f7ff fd80 	bl	801129a <USBD_GetString>
  return USBD_StrDesc;
 801179a:	4b02      	ldr	r3, [pc, #8]	@ (80117a4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 801179c:	4618      	mov	r0, r3
 801179e:	3708      	adds	r7, #8
 80117a0:	46bd      	mov	sp, r7
 80117a2:	bd80      	pop	{r7, pc}
 80117a4:	20002f0c 	.word	0x20002f0c
 80117a8:	08014e14 	.word	0x08014e14

080117ac <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	b082      	sub	sp, #8
 80117b0:	af00      	add	r7, sp, #0
 80117b2:	4603      	mov	r3, r0
 80117b4:	6039      	str	r1, [r7, #0]
 80117b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	221a      	movs	r2, #26
 80117bc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80117be:	f000 f843 	bl	8011848 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80117c2:	4b02      	ldr	r3, [pc, #8]	@ (80117cc <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80117c4:	4618      	mov	r0, r3
 80117c6:	3708      	adds	r7, #8
 80117c8:	46bd      	mov	sp, r7
 80117ca:	bd80      	pop	{r7, pc}
 80117cc:	20000184 	.word	0x20000184

080117d0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b082      	sub	sp, #8
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	4603      	mov	r3, r0
 80117d8:	6039      	str	r1, [r7, #0]
 80117da:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80117dc:	79fb      	ldrb	r3, [r7, #7]
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d105      	bne.n	80117ee <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80117e2:	683a      	ldr	r2, [r7, #0]
 80117e4:	4907      	ldr	r1, [pc, #28]	@ (8011804 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80117e6:	4808      	ldr	r0, [pc, #32]	@ (8011808 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80117e8:	f7ff fd57 	bl	801129a <USBD_GetString>
 80117ec:	e004      	b.n	80117f8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80117ee:	683a      	ldr	r2, [r7, #0]
 80117f0:	4904      	ldr	r1, [pc, #16]	@ (8011804 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80117f2:	4805      	ldr	r0, [pc, #20]	@ (8011808 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80117f4:	f7ff fd51 	bl	801129a <USBD_GetString>
  }
  return USBD_StrDesc;
 80117f8:	4b02      	ldr	r3, [pc, #8]	@ (8011804 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80117fa:	4618      	mov	r0, r3
 80117fc:	3708      	adds	r7, #8
 80117fe:	46bd      	mov	sp, r7
 8011800:	bd80      	pop	{r7, pc}
 8011802:	bf00      	nop
 8011804:	20002f0c 	.word	0x20002f0c
 8011808:	08014e28 	.word	0x08014e28

0801180c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801180c:	b580      	push	{r7, lr}
 801180e:	b082      	sub	sp, #8
 8011810:	af00      	add	r7, sp, #0
 8011812:	4603      	mov	r3, r0
 8011814:	6039      	str	r1, [r7, #0]
 8011816:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011818:	79fb      	ldrb	r3, [r7, #7]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d105      	bne.n	801182a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801181e:	683a      	ldr	r2, [r7, #0]
 8011820:	4907      	ldr	r1, [pc, #28]	@ (8011840 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8011822:	4808      	ldr	r0, [pc, #32]	@ (8011844 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011824:	f7ff fd39 	bl	801129a <USBD_GetString>
 8011828:	e004      	b.n	8011834 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801182a:	683a      	ldr	r2, [r7, #0]
 801182c:	4904      	ldr	r1, [pc, #16]	@ (8011840 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801182e:	4805      	ldr	r0, [pc, #20]	@ (8011844 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8011830:	f7ff fd33 	bl	801129a <USBD_GetString>
  }
  return USBD_StrDesc;
 8011834:	4b02      	ldr	r3, [pc, #8]	@ (8011840 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8011836:	4618      	mov	r0, r3
 8011838:	3708      	adds	r7, #8
 801183a:	46bd      	mov	sp, r7
 801183c:	bd80      	pop	{r7, pc}
 801183e:	bf00      	nop
 8011840:	20002f0c 	.word	0x20002f0c
 8011844:	08014e34 	.word	0x08014e34

08011848 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b084      	sub	sp, #16
 801184c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801184e:	4b0f      	ldr	r3, [pc, #60]	@ (801188c <Get_SerialNum+0x44>)
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011854:	4b0e      	ldr	r3, [pc, #56]	@ (8011890 <Get_SerialNum+0x48>)
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801185a:	4b0e      	ldr	r3, [pc, #56]	@ (8011894 <Get_SerialNum+0x4c>)
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011860:	68fa      	ldr	r2, [r7, #12]
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	4413      	add	r3, r2
 8011866:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d009      	beq.n	8011882 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801186e:	2208      	movs	r2, #8
 8011870:	4909      	ldr	r1, [pc, #36]	@ (8011898 <Get_SerialNum+0x50>)
 8011872:	68f8      	ldr	r0, [r7, #12]
 8011874:	f000 f814 	bl	80118a0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011878:	2204      	movs	r2, #4
 801187a:	4908      	ldr	r1, [pc, #32]	@ (801189c <Get_SerialNum+0x54>)
 801187c:	68b8      	ldr	r0, [r7, #8]
 801187e:	f000 f80f 	bl	80118a0 <IntToUnicode>
  }
}
 8011882:	bf00      	nop
 8011884:	3710      	adds	r7, #16
 8011886:	46bd      	mov	sp, r7
 8011888:	bd80      	pop	{r7, pc}
 801188a:	bf00      	nop
 801188c:	1fff7590 	.word	0x1fff7590
 8011890:	1fff7594 	.word	0x1fff7594
 8011894:	1fff7598 	.word	0x1fff7598
 8011898:	20000186 	.word	0x20000186
 801189c:	20000196 	.word	0x20000196

080118a0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80118a0:	b480      	push	{r7}
 80118a2:	b087      	sub	sp, #28
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	60f8      	str	r0, [r7, #12]
 80118a8:	60b9      	str	r1, [r7, #8]
 80118aa:	4613      	mov	r3, r2
 80118ac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80118ae:	2300      	movs	r3, #0
 80118b0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80118b2:	2300      	movs	r3, #0
 80118b4:	75fb      	strb	r3, [r7, #23]
 80118b6:	e027      	b.n	8011908 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	0f1b      	lsrs	r3, r3, #28
 80118bc:	2b09      	cmp	r3, #9
 80118be:	d80b      	bhi.n	80118d8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	0f1b      	lsrs	r3, r3, #28
 80118c4:	b2da      	uxtb	r2, r3
 80118c6:	7dfb      	ldrb	r3, [r7, #23]
 80118c8:	005b      	lsls	r3, r3, #1
 80118ca:	4619      	mov	r1, r3
 80118cc:	68bb      	ldr	r3, [r7, #8]
 80118ce:	440b      	add	r3, r1
 80118d0:	3230      	adds	r2, #48	@ 0x30
 80118d2:	b2d2      	uxtb	r2, r2
 80118d4:	701a      	strb	r2, [r3, #0]
 80118d6:	e00a      	b.n	80118ee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	0f1b      	lsrs	r3, r3, #28
 80118dc:	b2da      	uxtb	r2, r3
 80118de:	7dfb      	ldrb	r3, [r7, #23]
 80118e0:	005b      	lsls	r3, r3, #1
 80118e2:	4619      	mov	r1, r3
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	440b      	add	r3, r1
 80118e8:	3237      	adds	r2, #55	@ 0x37
 80118ea:	b2d2      	uxtb	r2, r2
 80118ec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	011b      	lsls	r3, r3, #4
 80118f2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80118f4:	7dfb      	ldrb	r3, [r7, #23]
 80118f6:	005b      	lsls	r3, r3, #1
 80118f8:	3301      	adds	r3, #1
 80118fa:	68ba      	ldr	r2, [r7, #8]
 80118fc:	4413      	add	r3, r2
 80118fe:	2200      	movs	r2, #0
 8011900:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011902:	7dfb      	ldrb	r3, [r7, #23]
 8011904:	3301      	adds	r3, #1
 8011906:	75fb      	strb	r3, [r7, #23]
 8011908:	7dfa      	ldrb	r2, [r7, #23]
 801190a:	79fb      	ldrb	r3, [r7, #7]
 801190c:	429a      	cmp	r2, r3
 801190e:	d3d3      	bcc.n	80118b8 <IntToUnicode+0x18>
  }
}
 8011910:	bf00      	nop
 8011912:	bf00      	nop
 8011914:	371c      	adds	r7, #28
 8011916:	46bd      	mov	sp, r7
 8011918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191c:	4770      	bx	lr
	...

08011920 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b094      	sub	sp, #80	@ 0x50
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8011928:	f107 030c 	add.w	r3, r7, #12
 801192c:	2244      	movs	r2, #68	@ 0x44
 801192e:	2100      	movs	r1, #0
 8011930:	4618      	mov	r0, r3
 8011932:	f001 f8c6 	bl	8012ac2 <memset>
  if(pcdHandle->Instance==USB)
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	4a15      	ldr	r2, [pc, #84]	@ (8011990 <HAL_PCD_MspInit+0x70>)
 801193c:	4293      	cmp	r3, r2
 801193e:	d123      	bne.n	8011988 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011940:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011944:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8011946:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801194a:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801194c:	f107 030c 	add.w	r3, r7, #12
 8011950:	4618      	mov	r0, r3
 8011952:	f7fa fa8b 	bl	800be6c <HAL_RCCEx_PeriphCLKConfig>
 8011956:	4603      	mov	r3, r0
 8011958:	2b00      	cmp	r3, #0
 801195a:	d001      	beq.n	8011960 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 801195c:	f7f1 ff00 	bl	8003760 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011960:	4b0c      	ldr	r3, [pc, #48]	@ (8011994 <HAL_PCD_MspInit+0x74>)
 8011962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011964:	4a0b      	ldr	r2, [pc, #44]	@ (8011994 <HAL_PCD_MspInit+0x74>)
 8011966:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801196a:	6593      	str	r3, [r2, #88]	@ 0x58
 801196c:	4b09      	ldr	r3, [pc, #36]	@ (8011994 <HAL_PCD_MspInit+0x74>)
 801196e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011970:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011974:	60bb      	str	r3, [r7, #8]
 8011976:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8011978:	2200      	movs	r2, #0
 801197a:	2100      	movs	r1, #0
 801197c:	2014      	movs	r0, #20
 801197e:	f7f6 f8b4 	bl	8007aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8011982:	2014      	movs	r0, #20
 8011984:	f7f6 f8cb 	bl	8007b1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8011988:	bf00      	nop
 801198a:	3750      	adds	r7, #80	@ 0x50
 801198c:	46bd      	mov	sp, r7
 801198e:	bd80      	pop	{r7, pc}
 8011990:	40005c00 	.word	0x40005c00
 8011994:	40021000 	.word	0x40021000

08011998 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b082      	sub	sp, #8
 801199c:	af00      	add	r7, sp, #0
 801199e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80119ac:	4619      	mov	r1, r3
 80119ae:	4610      	mov	r0, r2
 80119b0:	f7fe fcd4 	bl	801035c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80119b4:	bf00      	nop
 80119b6:	3708      	adds	r7, #8
 80119b8:	46bd      	mov	sp, r7
 80119ba:	bd80      	pop	{r7, pc}

080119bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b082      	sub	sp, #8
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
 80119c4:	460b      	mov	r3, r1
 80119c6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80119ce:	78fa      	ldrb	r2, [r7, #3]
 80119d0:	6879      	ldr	r1, [r7, #4]
 80119d2:	4613      	mov	r3, r2
 80119d4:	009b      	lsls	r3, r3, #2
 80119d6:	4413      	add	r3, r2
 80119d8:	00db      	lsls	r3, r3, #3
 80119da:	440b      	add	r3, r1
 80119dc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80119e0:	681a      	ldr	r2, [r3, #0]
 80119e2:	78fb      	ldrb	r3, [r7, #3]
 80119e4:	4619      	mov	r1, r3
 80119e6:	f7fe fd0e 	bl	8010406 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80119ea:	bf00      	nop
 80119ec:	3708      	adds	r7, #8
 80119ee:	46bd      	mov	sp, r7
 80119f0:	bd80      	pop	{r7, pc}

080119f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80119f2:	b580      	push	{r7, lr}
 80119f4:	b082      	sub	sp, #8
 80119f6:	af00      	add	r7, sp, #0
 80119f8:	6078      	str	r0, [r7, #4]
 80119fa:	460b      	mov	r3, r1
 80119fc:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8011a04:	78fa      	ldrb	r2, [r7, #3]
 8011a06:	6879      	ldr	r1, [r7, #4]
 8011a08:	4613      	mov	r3, r2
 8011a0a:	009b      	lsls	r3, r3, #2
 8011a0c:	4413      	add	r3, r2
 8011a0e:	00db      	lsls	r3, r3, #3
 8011a10:	440b      	add	r3, r1
 8011a12:	3324      	adds	r3, #36	@ 0x24
 8011a14:	681a      	ldr	r2, [r3, #0]
 8011a16:	78fb      	ldrb	r3, [r7, #3]
 8011a18:	4619      	mov	r1, r3
 8011a1a:	f7fe fd57 	bl	80104cc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8011a1e:	bf00      	nop
 8011a20:	3708      	adds	r7, #8
 8011a22:	46bd      	mov	sp, r7
 8011a24:	bd80      	pop	{r7, pc}

08011a26 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a26:	b580      	push	{r7, lr}
 8011a28:	b082      	sub	sp, #8
 8011a2a:	af00      	add	r7, sp, #0
 8011a2c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011a34:	4618      	mov	r0, r3
 8011a36:	f7fe fe6b 	bl	8010710 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8011a3a:	bf00      	nop
 8011a3c:	3708      	adds	r7, #8
 8011a3e:	46bd      	mov	sp, r7
 8011a40:	bd80      	pop	{r7, pc}

08011a42 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a42:	b580      	push	{r7, lr}
 8011a44:	b084      	sub	sp, #16
 8011a46:	af00      	add	r7, sp, #0
 8011a48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011a4a:	2301      	movs	r3, #1
 8011a4c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	795b      	ldrb	r3, [r3, #5]
 8011a52:	2b02      	cmp	r3, #2
 8011a54:	d001      	beq.n	8011a5a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011a56:	f7f1 fe83 	bl	8003760 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011a60:	7bfa      	ldrb	r2, [r7, #15]
 8011a62:	4611      	mov	r1, r2
 8011a64:	4618      	mov	r0, r3
 8011a66:	f7fe fe15 	bl	8010694 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011a70:	4618      	mov	r0, r3
 8011a72:	f7fe fdc1 	bl	80105f8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8011a76:	bf00      	nop
 8011a78:	3710      	adds	r7, #16
 8011a7a:	46bd      	mov	sp, r7
 8011a7c:	bd80      	pop	{r7, pc}
	...

08011a80 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	b082      	sub	sp, #8
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011a8e:	4618      	mov	r0, r3
 8011a90:	f7fe fe10 	bl	80106b4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	7a5b      	ldrb	r3, [r3, #9]
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d005      	beq.n	8011aa8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011a9c:	4b04      	ldr	r3, [pc, #16]	@ (8011ab0 <HAL_PCD_SuspendCallback+0x30>)
 8011a9e:	691b      	ldr	r3, [r3, #16]
 8011aa0:	4a03      	ldr	r2, [pc, #12]	@ (8011ab0 <HAL_PCD_SuspendCallback+0x30>)
 8011aa2:	f043 0306 	orr.w	r3, r3, #6
 8011aa6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8011aa8:	bf00      	nop
 8011aaa:	3708      	adds	r7, #8
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bd80      	pop	{r7, pc}
 8011ab0:	e000ed00 	.word	0xe000ed00

08011ab4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ab4:	b580      	push	{r7, lr}
 8011ab6:	b082      	sub	sp, #8
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	7a5b      	ldrb	r3, [r3, #9]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d007      	beq.n	8011ad4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011ac4:	4b08      	ldr	r3, [pc, #32]	@ (8011ae8 <HAL_PCD_ResumeCallback+0x34>)
 8011ac6:	691b      	ldr	r3, [r3, #16]
 8011ac8:	4a07      	ldr	r2, [pc, #28]	@ (8011ae8 <HAL_PCD_ResumeCallback+0x34>)
 8011aca:	f023 0306 	bic.w	r3, r3, #6
 8011ace:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8011ad0:	f000 f9f8 	bl	8011ec4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011ada:	4618      	mov	r0, r3
 8011adc:	f7fe fe00 	bl	80106e0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8011ae0:	bf00      	nop
 8011ae2:	3708      	adds	r7, #8
 8011ae4:	46bd      	mov	sp, r7
 8011ae6:	bd80      	pop	{r7, pc}
 8011ae8:	e000ed00 	.word	0xe000ed00

08011aec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011aec:	b580      	push	{r7, lr}
 8011aee:	b082      	sub	sp, #8
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8011af4:	4a2b      	ldr	r2, [pc, #172]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	4a29      	ldr	r2, [pc, #164]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b00:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8011b04:	4b27      	ldr	r3, [pc, #156]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b06:	4a28      	ldr	r2, [pc, #160]	@ (8011ba8 <USBD_LL_Init+0xbc>)
 8011b08:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011b0a:	4b26      	ldr	r3, [pc, #152]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b0c:	2208      	movs	r2, #8
 8011b0e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011b10:	4b24      	ldr	r3, [pc, #144]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b12:	2202      	movs	r2, #2
 8011b14:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011b16:	4b23      	ldr	r3, [pc, #140]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b18:	2202      	movs	r2, #2
 8011b1a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8011b1c:	4b21      	ldr	r3, [pc, #132]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b1e:	2200      	movs	r2, #0
 8011b20:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011b22:	4b20      	ldr	r3, [pc, #128]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b24:	2200      	movs	r2, #0
 8011b26:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011b28:	4b1e      	ldr	r3, [pc, #120]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b2a:	2200      	movs	r2, #0
 8011b2c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b30:	2200      	movs	r2, #0
 8011b32:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011b34:	481b      	ldr	r0, [pc, #108]	@ (8011ba4 <USBD_LL_Init+0xb8>)
 8011b36:	f7f7 feb6 	bl	80098a6 <HAL_PCD_Init>
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d001      	beq.n	8011b44 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8011b40:	f7f1 fe0e 	bl	8003760 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011b4a:	2318      	movs	r3, #24
 8011b4c:	2200      	movs	r2, #0
 8011b4e:	2100      	movs	r1, #0
 8011b50:	f7f9 fb3d 	bl	800b1ce <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011b5a:	2358      	movs	r3, #88	@ 0x58
 8011b5c:	2200      	movs	r2, #0
 8011b5e:	2180      	movs	r1, #128	@ 0x80
 8011b60:	f7f9 fb35 	bl	800b1ce <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011b6a:	23c0      	movs	r3, #192	@ 0xc0
 8011b6c:	2200      	movs	r2, #0
 8011b6e:	2181      	movs	r1, #129	@ 0x81
 8011b70:	f7f9 fb2d 	bl	800b1ce <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011b7a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8011b7e:	2200      	movs	r2, #0
 8011b80:	2101      	movs	r1, #1
 8011b82:	f7f9 fb24 	bl	800b1ce <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011b8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011b90:	2200      	movs	r2, #0
 8011b92:	2182      	movs	r1, #130	@ 0x82
 8011b94:	f7f9 fb1b 	bl	800b1ce <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8011b98:	2300      	movs	r3, #0
}
 8011b9a:	4618      	mov	r0, r3
 8011b9c:	3708      	adds	r7, #8
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	2000310c 	.word	0x2000310c
 8011ba8:	40005c00 	.word	0x40005c00

08011bac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011bac:	b580      	push	{r7, lr}
 8011bae:	b084      	sub	sp, #16
 8011bb0:	af00      	add	r7, sp, #0
 8011bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011bb4:	2300      	movs	r3, #0
 8011bb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011bb8:	2300      	movs	r3, #0
 8011bba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011bc2:	4618      	mov	r0, r3
 8011bc4:	f7f7 ff3d 	bl	8009a42 <HAL_PCD_Start>
 8011bc8:	4603      	mov	r3, r0
 8011bca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011bcc:	7bfb      	ldrb	r3, [r7, #15]
 8011bce:	4618      	mov	r0, r3
 8011bd0:	f000 f97e 	bl	8011ed0 <USBD_Get_USB_Status>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011bd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	3710      	adds	r7, #16
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}

08011be2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011be2:	b580      	push	{r7, lr}
 8011be4:	b084      	sub	sp, #16
 8011be6:	af00      	add	r7, sp, #0
 8011be8:	6078      	str	r0, [r7, #4]
 8011bea:	4608      	mov	r0, r1
 8011bec:	4611      	mov	r1, r2
 8011bee:	461a      	mov	r2, r3
 8011bf0:	4603      	mov	r3, r0
 8011bf2:	70fb      	strb	r3, [r7, #3]
 8011bf4:	460b      	mov	r3, r1
 8011bf6:	70bb      	strb	r3, [r7, #2]
 8011bf8:	4613      	mov	r3, r2
 8011bfa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c00:	2300      	movs	r3, #0
 8011c02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011c0a:	78bb      	ldrb	r3, [r7, #2]
 8011c0c:	883a      	ldrh	r2, [r7, #0]
 8011c0e:	78f9      	ldrb	r1, [r7, #3]
 8011c10:	f7f8 f884 	bl	8009d1c <HAL_PCD_EP_Open>
 8011c14:	4603      	mov	r3, r0
 8011c16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c18:	7bfb      	ldrb	r3, [r7, #15]
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	f000 f958 	bl	8011ed0 <USBD_Get_USB_Status>
 8011c20:	4603      	mov	r3, r0
 8011c22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c24:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c26:	4618      	mov	r0, r3
 8011c28:	3710      	adds	r7, #16
 8011c2a:	46bd      	mov	sp, r7
 8011c2c:	bd80      	pop	{r7, pc}

08011c2e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c2e:	b580      	push	{r7, lr}
 8011c30:	b084      	sub	sp, #16
 8011c32:	af00      	add	r7, sp, #0
 8011c34:	6078      	str	r0, [r7, #4]
 8011c36:	460b      	mov	r3, r1
 8011c38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011c48:	78fa      	ldrb	r2, [r7, #3]
 8011c4a:	4611      	mov	r1, r2
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	f7f8 f8c4 	bl	8009dda <HAL_PCD_EP_Close>
 8011c52:	4603      	mov	r3, r0
 8011c54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c56:	7bfb      	ldrb	r3, [r7, #15]
 8011c58:	4618      	mov	r0, r3
 8011c5a:	f000 f939 	bl	8011ed0 <USBD_Get_USB_Status>
 8011c5e:	4603      	mov	r3, r0
 8011c60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c62:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c64:	4618      	mov	r0, r3
 8011c66:	3710      	adds	r7, #16
 8011c68:	46bd      	mov	sp, r7
 8011c6a:	bd80      	pop	{r7, pc}

08011c6c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b084      	sub	sp, #16
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	6078      	str	r0, [r7, #4]
 8011c74:	460b      	mov	r3, r1
 8011c76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c78:	2300      	movs	r3, #0
 8011c7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c7c:	2300      	movs	r3, #0
 8011c7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011c86:	78fa      	ldrb	r2, [r7, #3]
 8011c88:	4611      	mov	r1, r2
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	f7f8 f96d 	bl	8009f6a <HAL_PCD_EP_SetStall>
 8011c90:	4603      	mov	r3, r0
 8011c92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c94:	7bfb      	ldrb	r3, [r7, #15]
 8011c96:	4618      	mov	r0, r3
 8011c98:	f000 f91a 	bl	8011ed0 <USBD_Get_USB_Status>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ca0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	3710      	adds	r7, #16
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	bd80      	pop	{r7, pc}

08011caa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011caa:	b580      	push	{r7, lr}
 8011cac:	b084      	sub	sp, #16
 8011cae:	af00      	add	r7, sp, #0
 8011cb0:	6078      	str	r0, [r7, #4]
 8011cb2:	460b      	mov	r3, r1
 8011cb4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011cba:	2300      	movs	r3, #0
 8011cbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011cc4:	78fa      	ldrb	r2, [r7, #3]
 8011cc6:	4611      	mov	r1, r2
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f7f8 f9a0 	bl	800a00e <HAL_PCD_EP_ClrStall>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011cd2:	7bfb      	ldrb	r3, [r7, #15]
 8011cd4:	4618      	mov	r0, r3
 8011cd6:	f000 f8fb 	bl	8011ed0 <USBD_Get_USB_Status>
 8011cda:	4603      	mov	r3, r0
 8011cdc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011cde:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ce0:	4618      	mov	r0, r3
 8011ce2:	3710      	adds	r7, #16
 8011ce4:	46bd      	mov	sp, r7
 8011ce6:	bd80      	pop	{r7, pc}

08011ce8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ce8:	b480      	push	{r7}
 8011cea:	b085      	sub	sp, #20
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
 8011cf0:	460b      	mov	r3, r1
 8011cf2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011cfa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011cfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	da0b      	bge.n	8011d1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011d04:	78fb      	ldrb	r3, [r7, #3]
 8011d06:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011d0a:	68f9      	ldr	r1, [r7, #12]
 8011d0c:	4613      	mov	r3, r2
 8011d0e:	009b      	lsls	r3, r3, #2
 8011d10:	4413      	add	r3, r2
 8011d12:	00db      	lsls	r3, r3, #3
 8011d14:	440b      	add	r3, r1
 8011d16:	3312      	adds	r3, #18
 8011d18:	781b      	ldrb	r3, [r3, #0]
 8011d1a:	e00b      	b.n	8011d34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011d1c:	78fb      	ldrb	r3, [r7, #3]
 8011d1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011d22:	68f9      	ldr	r1, [r7, #12]
 8011d24:	4613      	mov	r3, r2
 8011d26:	009b      	lsls	r3, r3, #2
 8011d28:	4413      	add	r3, r2
 8011d2a:	00db      	lsls	r3, r3, #3
 8011d2c:	440b      	add	r3, r1
 8011d2e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8011d32:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011d34:	4618      	mov	r0, r3
 8011d36:	3714      	adds	r7, #20
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d3e:	4770      	bx	lr

08011d40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011d40:	b580      	push	{r7, lr}
 8011d42:	b084      	sub	sp, #16
 8011d44:	af00      	add	r7, sp, #0
 8011d46:	6078      	str	r0, [r7, #4]
 8011d48:	460b      	mov	r3, r1
 8011d4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d50:	2300      	movs	r3, #0
 8011d52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011d5a:	78fa      	ldrb	r2, [r7, #3]
 8011d5c:	4611      	mov	r1, r2
 8011d5e:	4618      	mov	r0, r3
 8011d60:	f7f7 ffb8 	bl	8009cd4 <HAL_PCD_SetAddress>
 8011d64:	4603      	mov	r3, r0
 8011d66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d68:	7bfb      	ldrb	r3, [r7, #15]
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	f000 f8b0 	bl	8011ed0 <USBD_Get_USB_Status>
 8011d70:	4603      	mov	r3, r0
 8011d72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d74:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d76:	4618      	mov	r0, r3
 8011d78:	3710      	adds	r7, #16
 8011d7a:	46bd      	mov	sp, r7
 8011d7c:	bd80      	pop	{r7, pc}

08011d7e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011d7e:	b580      	push	{r7, lr}
 8011d80:	b086      	sub	sp, #24
 8011d82:	af00      	add	r7, sp, #0
 8011d84:	60f8      	str	r0, [r7, #12]
 8011d86:	607a      	str	r2, [r7, #4]
 8011d88:	603b      	str	r3, [r7, #0]
 8011d8a:	460b      	mov	r3, r1
 8011d8c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d8e:	2300      	movs	r3, #0
 8011d90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d92:	2300      	movs	r3, #0
 8011d94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011d9c:	7af9      	ldrb	r1, [r7, #11]
 8011d9e:	683b      	ldr	r3, [r7, #0]
 8011da0:	687a      	ldr	r2, [r7, #4]
 8011da2:	f7f8 f8ab 	bl	8009efc <HAL_PCD_EP_Transmit>
 8011da6:	4603      	mov	r3, r0
 8011da8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011daa:	7dfb      	ldrb	r3, [r7, #23]
 8011dac:	4618      	mov	r0, r3
 8011dae:	f000 f88f 	bl	8011ed0 <USBD_Get_USB_Status>
 8011db2:	4603      	mov	r3, r0
 8011db4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011db6:	7dbb      	ldrb	r3, [r7, #22]
}
 8011db8:	4618      	mov	r0, r3
 8011dba:	3718      	adds	r7, #24
 8011dbc:	46bd      	mov	sp, r7
 8011dbe:	bd80      	pop	{r7, pc}

08011dc0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b086      	sub	sp, #24
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	60f8      	str	r0, [r7, #12]
 8011dc8:	607a      	str	r2, [r7, #4]
 8011dca:	603b      	str	r3, [r7, #0]
 8011dcc:	460b      	mov	r3, r1
 8011dce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011dd0:	2300      	movs	r3, #0
 8011dd2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dd4:	2300      	movs	r3, #0
 8011dd6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8011dde:	7af9      	ldrb	r1, [r7, #11]
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	687a      	ldr	r2, [r7, #4]
 8011de4:	f7f8 f841 	bl	8009e6a <HAL_PCD_EP_Receive>
 8011de8:	4603      	mov	r3, r0
 8011dea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011dec:	7dfb      	ldrb	r3, [r7, #23]
 8011dee:	4618      	mov	r0, r3
 8011df0:	f000 f86e 	bl	8011ed0 <USBD_Get_USB_Status>
 8011df4:	4603      	mov	r3, r0
 8011df6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011df8:	7dbb      	ldrb	r3, [r7, #22]
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	3718      	adds	r7, #24
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	bd80      	pop	{r7, pc}

08011e02 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e02:	b580      	push	{r7, lr}
 8011e04:	b082      	sub	sp, #8
 8011e06:	af00      	add	r7, sp, #0
 8011e08:	6078      	str	r0, [r7, #4]
 8011e0a:	460b      	mov	r3, r1
 8011e0c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8011e14:	78fa      	ldrb	r2, [r7, #3]
 8011e16:	4611      	mov	r1, r2
 8011e18:	4618      	mov	r0, r3
 8011e1a:	f7f8 f857 	bl	8009ecc <HAL_PCD_EP_GetRxCount>
 8011e1e:	4603      	mov	r3, r0
}
 8011e20:	4618      	mov	r0, r3
 8011e22:	3708      	adds	r7, #8
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}

08011e28 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b082      	sub	sp, #8
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	6078      	str	r0, [r7, #4]
 8011e30:	460b      	mov	r3, r1
 8011e32:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8011e34:	78fb      	ldrb	r3, [r7, #3]
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d002      	beq.n	8011e40 <HAL_PCDEx_LPM_Callback+0x18>
 8011e3a:	2b01      	cmp	r3, #1
 8011e3c:	d013      	beq.n	8011e66 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8011e3e:	e023      	b.n	8011e88 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	7a5b      	ldrb	r3, [r3, #9]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d007      	beq.n	8011e58 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8011e48:	f000 f83c 	bl	8011ec4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011e4c:	4b10      	ldr	r3, [pc, #64]	@ (8011e90 <HAL_PCDEx_LPM_Callback+0x68>)
 8011e4e:	691b      	ldr	r3, [r3, #16]
 8011e50:	4a0f      	ldr	r2, [pc, #60]	@ (8011e90 <HAL_PCDEx_LPM_Callback+0x68>)
 8011e52:	f023 0306 	bic.w	r3, r3, #6
 8011e56:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011e5e:	4618      	mov	r0, r3
 8011e60:	f7fe fc3e 	bl	80106e0 <USBD_LL_Resume>
    break;
 8011e64:	e010      	b.n	8011e88 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	f7fe fc21 	bl	80106b4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	7a5b      	ldrb	r3, [r3, #9]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d005      	beq.n	8011e86 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011e7a:	4b05      	ldr	r3, [pc, #20]	@ (8011e90 <HAL_PCDEx_LPM_Callback+0x68>)
 8011e7c:	691b      	ldr	r3, [r3, #16]
 8011e7e:	4a04      	ldr	r2, [pc, #16]	@ (8011e90 <HAL_PCDEx_LPM_Callback+0x68>)
 8011e80:	f043 0306 	orr.w	r3, r3, #6
 8011e84:	6113      	str	r3, [r2, #16]
    break;
 8011e86:	bf00      	nop
}
 8011e88:	bf00      	nop
 8011e8a:	3708      	adds	r7, #8
 8011e8c:	46bd      	mov	sp, r7
 8011e8e:	bd80      	pop	{r7, pc}
 8011e90:	e000ed00 	.word	0xe000ed00

08011e94 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011e94:	b480      	push	{r7}
 8011e96:	b083      	sub	sp, #12
 8011e98:	af00      	add	r7, sp, #0
 8011e9a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011e9c:	4b03      	ldr	r3, [pc, #12]	@ (8011eac <USBD_static_malloc+0x18>)
}
 8011e9e:	4618      	mov	r0, r3
 8011ea0:	370c      	adds	r7, #12
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea8:	4770      	bx	lr
 8011eaa:	bf00      	nop
 8011eac:	200033e8 	.word	0x200033e8

08011eb0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011eb0:	b480      	push	{r7}
 8011eb2:	b083      	sub	sp, #12
 8011eb4:	af00      	add	r7, sp, #0
 8011eb6:	6078      	str	r0, [r7, #4]

}
 8011eb8:	bf00      	nop
 8011eba:	370c      	adds	r7, #12
 8011ebc:	46bd      	mov	sp, r7
 8011ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec2:	4770      	bx	lr

08011ec4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8011ec8:	f7f1 f9a6 	bl	8003218 <SystemClock_Config>
}
 8011ecc:	bf00      	nop
 8011ece:	bd80      	pop	{r7, pc}

08011ed0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011ed0:	b480      	push	{r7}
 8011ed2:	b085      	sub	sp, #20
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	4603      	mov	r3, r0
 8011ed8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011eda:	2300      	movs	r3, #0
 8011edc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011ede:	79fb      	ldrb	r3, [r7, #7]
 8011ee0:	2b03      	cmp	r3, #3
 8011ee2:	d817      	bhi.n	8011f14 <USBD_Get_USB_Status+0x44>
 8011ee4:	a201      	add	r2, pc, #4	@ (adr r2, 8011eec <USBD_Get_USB_Status+0x1c>)
 8011ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011eea:	bf00      	nop
 8011eec:	08011efd 	.word	0x08011efd
 8011ef0:	08011f03 	.word	0x08011f03
 8011ef4:	08011f09 	.word	0x08011f09
 8011ef8:	08011f0f 	.word	0x08011f0f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011efc:	2300      	movs	r3, #0
 8011efe:	73fb      	strb	r3, [r7, #15]
    break;
 8011f00:	e00b      	b.n	8011f1a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011f02:	2303      	movs	r3, #3
 8011f04:	73fb      	strb	r3, [r7, #15]
    break;
 8011f06:	e008      	b.n	8011f1a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011f08:	2301      	movs	r3, #1
 8011f0a:	73fb      	strb	r3, [r7, #15]
    break;
 8011f0c:	e005      	b.n	8011f1a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011f0e:	2303      	movs	r3, #3
 8011f10:	73fb      	strb	r3, [r7, #15]
    break;
 8011f12:	e002      	b.n	8011f1a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011f14:	2303      	movs	r3, #3
 8011f16:	73fb      	strb	r3, [r7, #15]
    break;
 8011f18:	bf00      	nop
  }
  return usb_status;
 8011f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f1c:	4618      	mov	r0, r3
 8011f1e:	3714      	adds	r7, #20
 8011f20:	46bd      	mov	sp, r7
 8011f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f26:	4770      	bx	lr

08011f28 <__cvt>:
 8011f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011f2c:	ec57 6b10 	vmov	r6, r7, d0
 8011f30:	2f00      	cmp	r7, #0
 8011f32:	460c      	mov	r4, r1
 8011f34:	4619      	mov	r1, r3
 8011f36:	463b      	mov	r3, r7
 8011f38:	bfbb      	ittet	lt
 8011f3a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011f3e:	461f      	movlt	r7, r3
 8011f40:	2300      	movge	r3, #0
 8011f42:	232d      	movlt	r3, #45	@ 0x2d
 8011f44:	700b      	strb	r3, [r1, #0]
 8011f46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011f48:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011f4c:	4691      	mov	r9, r2
 8011f4e:	f023 0820 	bic.w	r8, r3, #32
 8011f52:	bfbc      	itt	lt
 8011f54:	4632      	movlt	r2, r6
 8011f56:	4616      	movlt	r6, r2
 8011f58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011f5c:	d005      	beq.n	8011f6a <__cvt+0x42>
 8011f5e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011f62:	d100      	bne.n	8011f66 <__cvt+0x3e>
 8011f64:	3401      	adds	r4, #1
 8011f66:	2102      	movs	r1, #2
 8011f68:	e000      	b.n	8011f6c <__cvt+0x44>
 8011f6a:	2103      	movs	r1, #3
 8011f6c:	ab03      	add	r3, sp, #12
 8011f6e:	9301      	str	r3, [sp, #4]
 8011f70:	ab02      	add	r3, sp, #8
 8011f72:	9300      	str	r3, [sp, #0]
 8011f74:	ec47 6b10 	vmov	d0, r6, r7
 8011f78:	4653      	mov	r3, sl
 8011f7a:	4622      	mov	r2, r4
 8011f7c:	f000 feb8 	bl	8012cf0 <_dtoa_r>
 8011f80:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011f84:	4605      	mov	r5, r0
 8011f86:	d119      	bne.n	8011fbc <__cvt+0x94>
 8011f88:	f019 0f01 	tst.w	r9, #1
 8011f8c:	d00e      	beq.n	8011fac <__cvt+0x84>
 8011f8e:	eb00 0904 	add.w	r9, r0, r4
 8011f92:	2200      	movs	r2, #0
 8011f94:	2300      	movs	r3, #0
 8011f96:	4630      	mov	r0, r6
 8011f98:	4639      	mov	r1, r7
 8011f9a:	f7ee fdbd 	bl	8000b18 <__aeabi_dcmpeq>
 8011f9e:	b108      	cbz	r0, 8011fa4 <__cvt+0x7c>
 8011fa0:	f8cd 900c 	str.w	r9, [sp, #12]
 8011fa4:	2230      	movs	r2, #48	@ 0x30
 8011fa6:	9b03      	ldr	r3, [sp, #12]
 8011fa8:	454b      	cmp	r3, r9
 8011faa:	d31e      	bcc.n	8011fea <__cvt+0xc2>
 8011fac:	9b03      	ldr	r3, [sp, #12]
 8011fae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011fb0:	1b5b      	subs	r3, r3, r5
 8011fb2:	4628      	mov	r0, r5
 8011fb4:	6013      	str	r3, [r2, #0]
 8011fb6:	b004      	add	sp, #16
 8011fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fbc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011fc0:	eb00 0904 	add.w	r9, r0, r4
 8011fc4:	d1e5      	bne.n	8011f92 <__cvt+0x6a>
 8011fc6:	7803      	ldrb	r3, [r0, #0]
 8011fc8:	2b30      	cmp	r3, #48	@ 0x30
 8011fca:	d10a      	bne.n	8011fe2 <__cvt+0xba>
 8011fcc:	2200      	movs	r2, #0
 8011fce:	2300      	movs	r3, #0
 8011fd0:	4630      	mov	r0, r6
 8011fd2:	4639      	mov	r1, r7
 8011fd4:	f7ee fda0 	bl	8000b18 <__aeabi_dcmpeq>
 8011fd8:	b918      	cbnz	r0, 8011fe2 <__cvt+0xba>
 8011fda:	f1c4 0401 	rsb	r4, r4, #1
 8011fde:	f8ca 4000 	str.w	r4, [sl]
 8011fe2:	f8da 3000 	ldr.w	r3, [sl]
 8011fe6:	4499      	add	r9, r3
 8011fe8:	e7d3      	b.n	8011f92 <__cvt+0x6a>
 8011fea:	1c59      	adds	r1, r3, #1
 8011fec:	9103      	str	r1, [sp, #12]
 8011fee:	701a      	strb	r2, [r3, #0]
 8011ff0:	e7d9      	b.n	8011fa6 <__cvt+0x7e>

08011ff2 <__exponent>:
 8011ff2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ff4:	2900      	cmp	r1, #0
 8011ff6:	bfba      	itte	lt
 8011ff8:	4249      	neglt	r1, r1
 8011ffa:	232d      	movlt	r3, #45	@ 0x2d
 8011ffc:	232b      	movge	r3, #43	@ 0x2b
 8011ffe:	2909      	cmp	r1, #9
 8012000:	7002      	strb	r2, [r0, #0]
 8012002:	7043      	strb	r3, [r0, #1]
 8012004:	dd29      	ble.n	801205a <__exponent+0x68>
 8012006:	f10d 0307 	add.w	r3, sp, #7
 801200a:	461d      	mov	r5, r3
 801200c:	270a      	movs	r7, #10
 801200e:	461a      	mov	r2, r3
 8012010:	fbb1 f6f7 	udiv	r6, r1, r7
 8012014:	fb07 1416 	mls	r4, r7, r6, r1
 8012018:	3430      	adds	r4, #48	@ 0x30
 801201a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801201e:	460c      	mov	r4, r1
 8012020:	2c63      	cmp	r4, #99	@ 0x63
 8012022:	f103 33ff 	add.w	r3, r3, #4294967295
 8012026:	4631      	mov	r1, r6
 8012028:	dcf1      	bgt.n	801200e <__exponent+0x1c>
 801202a:	3130      	adds	r1, #48	@ 0x30
 801202c:	1e94      	subs	r4, r2, #2
 801202e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012032:	1c41      	adds	r1, r0, #1
 8012034:	4623      	mov	r3, r4
 8012036:	42ab      	cmp	r3, r5
 8012038:	d30a      	bcc.n	8012050 <__exponent+0x5e>
 801203a:	f10d 0309 	add.w	r3, sp, #9
 801203e:	1a9b      	subs	r3, r3, r2
 8012040:	42ac      	cmp	r4, r5
 8012042:	bf88      	it	hi
 8012044:	2300      	movhi	r3, #0
 8012046:	3302      	adds	r3, #2
 8012048:	4403      	add	r3, r0
 801204a:	1a18      	subs	r0, r3, r0
 801204c:	b003      	add	sp, #12
 801204e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012050:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012054:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012058:	e7ed      	b.n	8012036 <__exponent+0x44>
 801205a:	2330      	movs	r3, #48	@ 0x30
 801205c:	3130      	adds	r1, #48	@ 0x30
 801205e:	7083      	strb	r3, [r0, #2]
 8012060:	70c1      	strb	r1, [r0, #3]
 8012062:	1d03      	adds	r3, r0, #4
 8012064:	e7f1      	b.n	801204a <__exponent+0x58>
	...

08012068 <_printf_float>:
 8012068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801206c:	b08d      	sub	sp, #52	@ 0x34
 801206e:	460c      	mov	r4, r1
 8012070:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012074:	4616      	mov	r6, r2
 8012076:	461f      	mov	r7, r3
 8012078:	4605      	mov	r5, r0
 801207a:	f000 fd2b 	bl	8012ad4 <_localeconv_r>
 801207e:	6803      	ldr	r3, [r0, #0]
 8012080:	9304      	str	r3, [sp, #16]
 8012082:	4618      	mov	r0, r3
 8012084:	f7ee f91c 	bl	80002c0 <strlen>
 8012088:	2300      	movs	r3, #0
 801208a:	930a      	str	r3, [sp, #40]	@ 0x28
 801208c:	f8d8 3000 	ldr.w	r3, [r8]
 8012090:	9005      	str	r0, [sp, #20]
 8012092:	3307      	adds	r3, #7
 8012094:	f023 0307 	bic.w	r3, r3, #7
 8012098:	f103 0208 	add.w	r2, r3, #8
 801209c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80120a0:	f8d4 b000 	ldr.w	fp, [r4]
 80120a4:	f8c8 2000 	str.w	r2, [r8]
 80120a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80120ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80120b0:	9307      	str	r3, [sp, #28]
 80120b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80120b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80120ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80120be:	4b9c      	ldr	r3, [pc, #624]	@ (8012330 <_printf_float+0x2c8>)
 80120c0:	f04f 32ff 	mov.w	r2, #4294967295
 80120c4:	f7ee fd5a 	bl	8000b7c <__aeabi_dcmpun>
 80120c8:	bb70      	cbnz	r0, 8012128 <_printf_float+0xc0>
 80120ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80120ce:	4b98      	ldr	r3, [pc, #608]	@ (8012330 <_printf_float+0x2c8>)
 80120d0:	f04f 32ff 	mov.w	r2, #4294967295
 80120d4:	f7ee fd34 	bl	8000b40 <__aeabi_dcmple>
 80120d8:	bb30      	cbnz	r0, 8012128 <_printf_float+0xc0>
 80120da:	2200      	movs	r2, #0
 80120dc:	2300      	movs	r3, #0
 80120de:	4640      	mov	r0, r8
 80120e0:	4649      	mov	r1, r9
 80120e2:	f7ee fd23 	bl	8000b2c <__aeabi_dcmplt>
 80120e6:	b110      	cbz	r0, 80120ee <_printf_float+0x86>
 80120e8:	232d      	movs	r3, #45	@ 0x2d
 80120ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80120ee:	4a91      	ldr	r2, [pc, #580]	@ (8012334 <_printf_float+0x2cc>)
 80120f0:	4b91      	ldr	r3, [pc, #580]	@ (8012338 <_printf_float+0x2d0>)
 80120f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80120f6:	bf8c      	ite	hi
 80120f8:	4690      	movhi	r8, r2
 80120fa:	4698      	movls	r8, r3
 80120fc:	2303      	movs	r3, #3
 80120fe:	6123      	str	r3, [r4, #16]
 8012100:	f02b 0304 	bic.w	r3, fp, #4
 8012104:	6023      	str	r3, [r4, #0]
 8012106:	f04f 0900 	mov.w	r9, #0
 801210a:	9700      	str	r7, [sp, #0]
 801210c:	4633      	mov	r3, r6
 801210e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012110:	4621      	mov	r1, r4
 8012112:	4628      	mov	r0, r5
 8012114:	f000 f9d2 	bl	80124bc <_printf_common>
 8012118:	3001      	adds	r0, #1
 801211a:	f040 808d 	bne.w	8012238 <_printf_float+0x1d0>
 801211e:	f04f 30ff 	mov.w	r0, #4294967295
 8012122:	b00d      	add	sp, #52	@ 0x34
 8012124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012128:	4642      	mov	r2, r8
 801212a:	464b      	mov	r3, r9
 801212c:	4640      	mov	r0, r8
 801212e:	4649      	mov	r1, r9
 8012130:	f7ee fd24 	bl	8000b7c <__aeabi_dcmpun>
 8012134:	b140      	cbz	r0, 8012148 <_printf_float+0xe0>
 8012136:	464b      	mov	r3, r9
 8012138:	2b00      	cmp	r3, #0
 801213a:	bfbc      	itt	lt
 801213c:	232d      	movlt	r3, #45	@ 0x2d
 801213e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012142:	4a7e      	ldr	r2, [pc, #504]	@ (801233c <_printf_float+0x2d4>)
 8012144:	4b7e      	ldr	r3, [pc, #504]	@ (8012340 <_printf_float+0x2d8>)
 8012146:	e7d4      	b.n	80120f2 <_printf_float+0x8a>
 8012148:	6863      	ldr	r3, [r4, #4]
 801214a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801214e:	9206      	str	r2, [sp, #24]
 8012150:	1c5a      	adds	r2, r3, #1
 8012152:	d13b      	bne.n	80121cc <_printf_float+0x164>
 8012154:	2306      	movs	r3, #6
 8012156:	6063      	str	r3, [r4, #4]
 8012158:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801215c:	2300      	movs	r3, #0
 801215e:	6022      	str	r2, [r4, #0]
 8012160:	9303      	str	r3, [sp, #12]
 8012162:	ab0a      	add	r3, sp, #40	@ 0x28
 8012164:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012168:	ab09      	add	r3, sp, #36	@ 0x24
 801216a:	9300      	str	r3, [sp, #0]
 801216c:	6861      	ldr	r1, [r4, #4]
 801216e:	ec49 8b10 	vmov	d0, r8, r9
 8012172:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012176:	4628      	mov	r0, r5
 8012178:	f7ff fed6 	bl	8011f28 <__cvt>
 801217c:	9b06      	ldr	r3, [sp, #24]
 801217e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012180:	2b47      	cmp	r3, #71	@ 0x47
 8012182:	4680      	mov	r8, r0
 8012184:	d129      	bne.n	80121da <_printf_float+0x172>
 8012186:	1cc8      	adds	r0, r1, #3
 8012188:	db02      	blt.n	8012190 <_printf_float+0x128>
 801218a:	6863      	ldr	r3, [r4, #4]
 801218c:	4299      	cmp	r1, r3
 801218e:	dd41      	ble.n	8012214 <_printf_float+0x1ac>
 8012190:	f1aa 0a02 	sub.w	sl, sl, #2
 8012194:	fa5f fa8a 	uxtb.w	sl, sl
 8012198:	3901      	subs	r1, #1
 801219a:	4652      	mov	r2, sl
 801219c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80121a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80121a2:	f7ff ff26 	bl	8011ff2 <__exponent>
 80121a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80121a8:	1813      	adds	r3, r2, r0
 80121aa:	2a01      	cmp	r2, #1
 80121ac:	4681      	mov	r9, r0
 80121ae:	6123      	str	r3, [r4, #16]
 80121b0:	dc02      	bgt.n	80121b8 <_printf_float+0x150>
 80121b2:	6822      	ldr	r2, [r4, #0]
 80121b4:	07d2      	lsls	r2, r2, #31
 80121b6:	d501      	bpl.n	80121bc <_printf_float+0x154>
 80121b8:	3301      	adds	r3, #1
 80121ba:	6123      	str	r3, [r4, #16]
 80121bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d0a2      	beq.n	801210a <_printf_float+0xa2>
 80121c4:	232d      	movs	r3, #45	@ 0x2d
 80121c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80121ca:	e79e      	b.n	801210a <_printf_float+0xa2>
 80121cc:	9a06      	ldr	r2, [sp, #24]
 80121ce:	2a47      	cmp	r2, #71	@ 0x47
 80121d0:	d1c2      	bne.n	8012158 <_printf_float+0xf0>
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d1c0      	bne.n	8012158 <_printf_float+0xf0>
 80121d6:	2301      	movs	r3, #1
 80121d8:	e7bd      	b.n	8012156 <_printf_float+0xee>
 80121da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80121de:	d9db      	bls.n	8012198 <_printf_float+0x130>
 80121e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80121e4:	d118      	bne.n	8012218 <_printf_float+0x1b0>
 80121e6:	2900      	cmp	r1, #0
 80121e8:	6863      	ldr	r3, [r4, #4]
 80121ea:	dd0b      	ble.n	8012204 <_printf_float+0x19c>
 80121ec:	6121      	str	r1, [r4, #16]
 80121ee:	b913      	cbnz	r3, 80121f6 <_printf_float+0x18e>
 80121f0:	6822      	ldr	r2, [r4, #0]
 80121f2:	07d0      	lsls	r0, r2, #31
 80121f4:	d502      	bpl.n	80121fc <_printf_float+0x194>
 80121f6:	3301      	adds	r3, #1
 80121f8:	440b      	add	r3, r1
 80121fa:	6123      	str	r3, [r4, #16]
 80121fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80121fe:	f04f 0900 	mov.w	r9, #0
 8012202:	e7db      	b.n	80121bc <_printf_float+0x154>
 8012204:	b913      	cbnz	r3, 801220c <_printf_float+0x1a4>
 8012206:	6822      	ldr	r2, [r4, #0]
 8012208:	07d2      	lsls	r2, r2, #31
 801220a:	d501      	bpl.n	8012210 <_printf_float+0x1a8>
 801220c:	3302      	adds	r3, #2
 801220e:	e7f4      	b.n	80121fa <_printf_float+0x192>
 8012210:	2301      	movs	r3, #1
 8012212:	e7f2      	b.n	80121fa <_printf_float+0x192>
 8012214:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012218:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801221a:	4299      	cmp	r1, r3
 801221c:	db05      	blt.n	801222a <_printf_float+0x1c2>
 801221e:	6823      	ldr	r3, [r4, #0]
 8012220:	6121      	str	r1, [r4, #16]
 8012222:	07d8      	lsls	r0, r3, #31
 8012224:	d5ea      	bpl.n	80121fc <_printf_float+0x194>
 8012226:	1c4b      	adds	r3, r1, #1
 8012228:	e7e7      	b.n	80121fa <_printf_float+0x192>
 801222a:	2900      	cmp	r1, #0
 801222c:	bfd4      	ite	le
 801222e:	f1c1 0202 	rsble	r2, r1, #2
 8012232:	2201      	movgt	r2, #1
 8012234:	4413      	add	r3, r2
 8012236:	e7e0      	b.n	80121fa <_printf_float+0x192>
 8012238:	6823      	ldr	r3, [r4, #0]
 801223a:	055a      	lsls	r2, r3, #21
 801223c:	d407      	bmi.n	801224e <_printf_float+0x1e6>
 801223e:	6923      	ldr	r3, [r4, #16]
 8012240:	4642      	mov	r2, r8
 8012242:	4631      	mov	r1, r6
 8012244:	4628      	mov	r0, r5
 8012246:	47b8      	blx	r7
 8012248:	3001      	adds	r0, #1
 801224a:	d12b      	bne.n	80122a4 <_printf_float+0x23c>
 801224c:	e767      	b.n	801211e <_printf_float+0xb6>
 801224e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012252:	f240 80dd 	bls.w	8012410 <_printf_float+0x3a8>
 8012256:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801225a:	2200      	movs	r2, #0
 801225c:	2300      	movs	r3, #0
 801225e:	f7ee fc5b 	bl	8000b18 <__aeabi_dcmpeq>
 8012262:	2800      	cmp	r0, #0
 8012264:	d033      	beq.n	80122ce <_printf_float+0x266>
 8012266:	4a37      	ldr	r2, [pc, #220]	@ (8012344 <_printf_float+0x2dc>)
 8012268:	2301      	movs	r3, #1
 801226a:	4631      	mov	r1, r6
 801226c:	4628      	mov	r0, r5
 801226e:	47b8      	blx	r7
 8012270:	3001      	adds	r0, #1
 8012272:	f43f af54 	beq.w	801211e <_printf_float+0xb6>
 8012276:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801227a:	4543      	cmp	r3, r8
 801227c:	db02      	blt.n	8012284 <_printf_float+0x21c>
 801227e:	6823      	ldr	r3, [r4, #0]
 8012280:	07d8      	lsls	r0, r3, #31
 8012282:	d50f      	bpl.n	80122a4 <_printf_float+0x23c>
 8012284:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012288:	4631      	mov	r1, r6
 801228a:	4628      	mov	r0, r5
 801228c:	47b8      	blx	r7
 801228e:	3001      	adds	r0, #1
 8012290:	f43f af45 	beq.w	801211e <_printf_float+0xb6>
 8012294:	f04f 0900 	mov.w	r9, #0
 8012298:	f108 38ff 	add.w	r8, r8, #4294967295
 801229c:	f104 0a1a 	add.w	sl, r4, #26
 80122a0:	45c8      	cmp	r8, r9
 80122a2:	dc09      	bgt.n	80122b8 <_printf_float+0x250>
 80122a4:	6823      	ldr	r3, [r4, #0]
 80122a6:	079b      	lsls	r3, r3, #30
 80122a8:	f100 8103 	bmi.w	80124b2 <_printf_float+0x44a>
 80122ac:	68e0      	ldr	r0, [r4, #12]
 80122ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80122b0:	4298      	cmp	r0, r3
 80122b2:	bfb8      	it	lt
 80122b4:	4618      	movlt	r0, r3
 80122b6:	e734      	b.n	8012122 <_printf_float+0xba>
 80122b8:	2301      	movs	r3, #1
 80122ba:	4652      	mov	r2, sl
 80122bc:	4631      	mov	r1, r6
 80122be:	4628      	mov	r0, r5
 80122c0:	47b8      	blx	r7
 80122c2:	3001      	adds	r0, #1
 80122c4:	f43f af2b 	beq.w	801211e <_printf_float+0xb6>
 80122c8:	f109 0901 	add.w	r9, r9, #1
 80122cc:	e7e8      	b.n	80122a0 <_printf_float+0x238>
 80122ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	dc39      	bgt.n	8012348 <_printf_float+0x2e0>
 80122d4:	4a1b      	ldr	r2, [pc, #108]	@ (8012344 <_printf_float+0x2dc>)
 80122d6:	2301      	movs	r3, #1
 80122d8:	4631      	mov	r1, r6
 80122da:	4628      	mov	r0, r5
 80122dc:	47b8      	blx	r7
 80122de:	3001      	adds	r0, #1
 80122e0:	f43f af1d 	beq.w	801211e <_printf_float+0xb6>
 80122e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80122e8:	ea59 0303 	orrs.w	r3, r9, r3
 80122ec:	d102      	bne.n	80122f4 <_printf_float+0x28c>
 80122ee:	6823      	ldr	r3, [r4, #0]
 80122f0:	07d9      	lsls	r1, r3, #31
 80122f2:	d5d7      	bpl.n	80122a4 <_printf_float+0x23c>
 80122f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80122f8:	4631      	mov	r1, r6
 80122fa:	4628      	mov	r0, r5
 80122fc:	47b8      	blx	r7
 80122fe:	3001      	adds	r0, #1
 8012300:	f43f af0d 	beq.w	801211e <_printf_float+0xb6>
 8012304:	f04f 0a00 	mov.w	sl, #0
 8012308:	f104 0b1a 	add.w	fp, r4, #26
 801230c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801230e:	425b      	negs	r3, r3
 8012310:	4553      	cmp	r3, sl
 8012312:	dc01      	bgt.n	8012318 <_printf_float+0x2b0>
 8012314:	464b      	mov	r3, r9
 8012316:	e793      	b.n	8012240 <_printf_float+0x1d8>
 8012318:	2301      	movs	r3, #1
 801231a:	465a      	mov	r2, fp
 801231c:	4631      	mov	r1, r6
 801231e:	4628      	mov	r0, r5
 8012320:	47b8      	blx	r7
 8012322:	3001      	adds	r0, #1
 8012324:	f43f aefb 	beq.w	801211e <_printf_float+0xb6>
 8012328:	f10a 0a01 	add.w	sl, sl, #1
 801232c:	e7ee      	b.n	801230c <_printf_float+0x2a4>
 801232e:	bf00      	nop
 8012330:	7fefffff 	.word	0x7fefffff
 8012334:	08016964 	.word	0x08016964
 8012338:	08016960 	.word	0x08016960
 801233c:	0801696c 	.word	0x0801696c
 8012340:	08016968 	.word	0x08016968
 8012344:	08016970 	.word	0x08016970
 8012348:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801234a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801234e:	4553      	cmp	r3, sl
 8012350:	bfa8      	it	ge
 8012352:	4653      	movge	r3, sl
 8012354:	2b00      	cmp	r3, #0
 8012356:	4699      	mov	r9, r3
 8012358:	dc36      	bgt.n	80123c8 <_printf_float+0x360>
 801235a:	f04f 0b00 	mov.w	fp, #0
 801235e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012362:	f104 021a 	add.w	r2, r4, #26
 8012366:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012368:	9306      	str	r3, [sp, #24]
 801236a:	eba3 0309 	sub.w	r3, r3, r9
 801236e:	455b      	cmp	r3, fp
 8012370:	dc31      	bgt.n	80123d6 <_printf_float+0x36e>
 8012372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012374:	459a      	cmp	sl, r3
 8012376:	dc3a      	bgt.n	80123ee <_printf_float+0x386>
 8012378:	6823      	ldr	r3, [r4, #0]
 801237a:	07da      	lsls	r2, r3, #31
 801237c:	d437      	bmi.n	80123ee <_printf_float+0x386>
 801237e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012380:	ebaa 0903 	sub.w	r9, sl, r3
 8012384:	9b06      	ldr	r3, [sp, #24]
 8012386:	ebaa 0303 	sub.w	r3, sl, r3
 801238a:	4599      	cmp	r9, r3
 801238c:	bfa8      	it	ge
 801238e:	4699      	movge	r9, r3
 8012390:	f1b9 0f00 	cmp.w	r9, #0
 8012394:	dc33      	bgt.n	80123fe <_printf_float+0x396>
 8012396:	f04f 0800 	mov.w	r8, #0
 801239a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801239e:	f104 0b1a 	add.w	fp, r4, #26
 80123a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80123a4:	ebaa 0303 	sub.w	r3, sl, r3
 80123a8:	eba3 0309 	sub.w	r3, r3, r9
 80123ac:	4543      	cmp	r3, r8
 80123ae:	f77f af79 	ble.w	80122a4 <_printf_float+0x23c>
 80123b2:	2301      	movs	r3, #1
 80123b4:	465a      	mov	r2, fp
 80123b6:	4631      	mov	r1, r6
 80123b8:	4628      	mov	r0, r5
 80123ba:	47b8      	blx	r7
 80123bc:	3001      	adds	r0, #1
 80123be:	f43f aeae 	beq.w	801211e <_printf_float+0xb6>
 80123c2:	f108 0801 	add.w	r8, r8, #1
 80123c6:	e7ec      	b.n	80123a2 <_printf_float+0x33a>
 80123c8:	4642      	mov	r2, r8
 80123ca:	4631      	mov	r1, r6
 80123cc:	4628      	mov	r0, r5
 80123ce:	47b8      	blx	r7
 80123d0:	3001      	adds	r0, #1
 80123d2:	d1c2      	bne.n	801235a <_printf_float+0x2f2>
 80123d4:	e6a3      	b.n	801211e <_printf_float+0xb6>
 80123d6:	2301      	movs	r3, #1
 80123d8:	4631      	mov	r1, r6
 80123da:	4628      	mov	r0, r5
 80123dc:	9206      	str	r2, [sp, #24]
 80123de:	47b8      	blx	r7
 80123e0:	3001      	adds	r0, #1
 80123e2:	f43f ae9c 	beq.w	801211e <_printf_float+0xb6>
 80123e6:	9a06      	ldr	r2, [sp, #24]
 80123e8:	f10b 0b01 	add.w	fp, fp, #1
 80123ec:	e7bb      	b.n	8012366 <_printf_float+0x2fe>
 80123ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80123f2:	4631      	mov	r1, r6
 80123f4:	4628      	mov	r0, r5
 80123f6:	47b8      	blx	r7
 80123f8:	3001      	adds	r0, #1
 80123fa:	d1c0      	bne.n	801237e <_printf_float+0x316>
 80123fc:	e68f      	b.n	801211e <_printf_float+0xb6>
 80123fe:	9a06      	ldr	r2, [sp, #24]
 8012400:	464b      	mov	r3, r9
 8012402:	4442      	add	r2, r8
 8012404:	4631      	mov	r1, r6
 8012406:	4628      	mov	r0, r5
 8012408:	47b8      	blx	r7
 801240a:	3001      	adds	r0, #1
 801240c:	d1c3      	bne.n	8012396 <_printf_float+0x32e>
 801240e:	e686      	b.n	801211e <_printf_float+0xb6>
 8012410:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012414:	f1ba 0f01 	cmp.w	sl, #1
 8012418:	dc01      	bgt.n	801241e <_printf_float+0x3b6>
 801241a:	07db      	lsls	r3, r3, #31
 801241c:	d536      	bpl.n	801248c <_printf_float+0x424>
 801241e:	2301      	movs	r3, #1
 8012420:	4642      	mov	r2, r8
 8012422:	4631      	mov	r1, r6
 8012424:	4628      	mov	r0, r5
 8012426:	47b8      	blx	r7
 8012428:	3001      	adds	r0, #1
 801242a:	f43f ae78 	beq.w	801211e <_printf_float+0xb6>
 801242e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012432:	4631      	mov	r1, r6
 8012434:	4628      	mov	r0, r5
 8012436:	47b8      	blx	r7
 8012438:	3001      	adds	r0, #1
 801243a:	f43f ae70 	beq.w	801211e <_printf_float+0xb6>
 801243e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012442:	2200      	movs	r2, #0
 8012444:	2300      	movs	r3, #0
 8012446:	f10a 3aff 	add.w	sl, sl, #4294967295
 801244a:	f7ee fb65 	bl	8000b18 <__aeabi_dcmpeq>
 801244e:	b9c0      	cbnz	r0, 8012482 <_printf_float+0x41a>
 8012450:	4653      	mov	r3, sl
 8012452:	f108 0201 	add.w	r2, r8, #1
 8012456:	4631      	mov	r1, r6
 8012458:	4628      	mov	r0, r5
 801245a:	47b8      	blx	r7
 801245c:	3001      	adds	r0, #1
 801245e:	d10c      	bne.n	801247a <_printf_float+0x412>
 8012460:	e65d      	b.n	801211e <_printf_float+0xb6>
 8012462:	2301      	movs	r3, #1
 8012464:	465a      	mov	r2, fp
 8012466:	4631      	mov	r1, r6
 8012468:	4628      	mov	r0, r5
 801246a:	47b8      	blx	r7
 801246c:	3001      	adds	r0, #1
 801246e:	f43f ae56 	beq.w	801211e <_printf_float+0xb6>
 8012472:	f108 0801 	add.w	r8, r8, #1
 8012476:	45d0      	cmp	r8, sl
 8012478:	dbf3      	blt.n	8012462 <_printf_float+0x3fa>
 801247a:	464b      	mov	r3, r9
 801247c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012480:	e6df      	b.n	8012242 <_printf_float+0x1da>
 8012482:	f04f 0800 	mov.w	r8, #0
 8012486:	f104 0b1a 	add.w	fp, r4, #26
 801248a:	e7f4      	b.n	8012476 <_printf_float+0x40e>
 801248c:	2301      	movs	r3, #1
 801248e:	4642      	mov	r2, r8
 8012490:	e7e1      	b.n	8012456 <_printf_float+0x3ee>
 8012492:	2301      	movs	r3, #1
 8012494:	464a      	mov	r2, r9
 8012496:	4631      	mov	r1, r6
 8012498:	4628      	mov	r0, r5
 801249a:	47b8      	blx	r7
 801249c:	3001      	adds	r0, #1
 801249e:	f43f ae3e 	beq.w	801211e <_printf_float+0xb6>
 80124a2:	f108 0801 	add.w	r8, r8, #1
 80124a6:	68e3      	ldr	r3, [r4, #12]
 80124a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80124aa:	1a5b      	subs	r3, r3, r1
 80124ac:	4543      	cmp	r3, r8
 80124ae:	dcf0      	bgt.n	8012492 <_printf_float+0x42a>
 80124b0:	e6fc      	b.n	80122ac <_printf_float+0x244>
 80124b2:	f04f 0800 	mov.w	r8, #0
 80124b6:	f104 0919 	add.w	r9, r4, #25
 80124ba:	e7f4      	b.n	80124a6 <_printf_float+0x43e>

080124bc <_printf_common>:
 80124bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124c0:	4616      	mov	r6, r2
 80124c2:	4698      	mov	r8, r3
 80124c4:	688a      	ldr	r2, [r1, #8]
 80124c6:	690b      	ldr	r3, [r1, #16]
 80124c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80124cc:	4293      	cmp	r3, r2
 80124ce:	bfb8      	it	lt
 80124d0:	4613      	movlt	r3, r2
 80124d2:	6033      	str	r3, [r6, #0]
 80124d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80124d8:	4607      	mov	r7, r0
 80124da:	460c      	mov	r4, r1
 80124dc:	b10a      	cbz	r2, 80124e2 <_printf_common+0x26>
 80124de:	3301      	adds	r3, #1
 80124e0:	6033      	str	r3, [r6, #0]
 80124e2:	6823      	ldr	r3, [r4, #0]
 80124e4:	0699      	lsls	r1, r3, #26
 80124e6:	bf42      	ittt	mi
 80124e8:	6833      	ldrmi	r3, [r6, #0]
 80124ea:	3302      	addmi	r3, #2
 80124ec:	6033      	strmi	r3, [r6, #0]
 80124ee:	6825      	ldr	r5, [r4, #0]
 80124f0:	f015 0506 	ands.w	r5, r5, #6
 80124f4:	d106      	bne.n	8012504 <_printf_common+0x48>
 80124f6:	f104 0a19 	add.w	sl, r4, #25
 80124fa:	68e3      	ldr	r3, [r4, #12]
 80124fc:	6832      	ldr	r2, [r6, #0]
 80124fe:	1a9b      	subs	r3, r3, r2
 8012500:	42ab      	cmp	r3, r5
 8012502:	dc26      	bgt.n	8012552 <_printf_common+0x96>
 8012504:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012508:	6822      	ldr	r2, [r4, #0]
 801250a:	3b00      	subs	r3, #0
 801250c:	bf18      	it	ne
 801250e:	2301      	movne	r3, #1
 8012510:	0692      	lsls	r2, r2, #26
 8012512:	d42b      	bmi.n	801256c <_printf_common+0xb0>
 8012514:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012518:	4641      	mov	r1, r8
 801251a:	4638      	mov	r0, r7
 801251c:	47c8      	blx	r9
 801251e:	3001      	adds	r0, #1
 8012520:	d01e      	beq.n	8012560 <_printf_common+0xa4>
 8012522:	6823      	ldr	r3, [r4, #0]
 8012524:	6922      	ldr	r2, [r4, #16]
 8012526:	f003 0306 	and.w	r3, r3, #6
 801252a:	2b04      	cmp	r3, #4
 801252c:	bf02      	ittt	eq
 801252e:	68e5      	ldreq	r5, [r4, #12]
 8012530:	6833      	ldreq	r3, [r6, #0]
 8012532:	1aed      	subeq	r5, r5, r3
 8012534:	68a3      	ldr	r3, [r4, #8]
 8012536:	bf0c      	ite	eq
 8012538:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801253c:	2500      	movne	r5, #0
 801253e:	4293      	cmp	r3, r2
 8012540:	bfc4      	itt	gt
 8012542:	1a9b      	subgt	r3, r3, r2
 8012544:	18ed      	addgt	r5, r5, r3
 8012546:	2600      	movs	r6, #0
 8012548:	341a      	adds	r4, #26
 801254a:	42b5      	cmp	r5, r6
 801254c:	d11a      	bne.n	8012584 <_printf_common+0xc8>
 801254e:	2000      	movs	r0, #0
 8012550:	e008      	b.n	8012564 <_printf_common+0xa8>
 8012552:	2301      	movs	r3, #1
 8012554:	4652      	mov	r2, sl
 8012556:	4641      	mov	r1, r8
 8012558:	4638      	mov	r0, r7
 801255a:	47c8      	blx	r9
 801255c:	3001      	adds	r0, #1
 801255e:	d103      	bne.n	8012568 <_printf_common+0xac>
 8012560:	f04f 30ff 	mov.w	r0, #4294967295
 8012564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012568:	3501      	adds	r5, #1
 801256a:	e7c6      	b.n	80124fa <_printf_common+0x3e>
 801256c:	18e1      	adds	r1, r4, r3
 801256e:	1c5a      	adds	r2, r3, #1
 8012570:	2030      	movs	r0, #48	@ 0x30
 8012572:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012576:	4422      	add	r2, r4
 8012578:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801257c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012580:	3302      	adds	r3, #2
 8012582:	e7c7      	b.n	8012514 <_printf_common+0x58>
 8012584:	2301      	movs	r3, #1
 8012586:	4622      	mov	r2, r4
 8012588:	4641      	mov	r1, r8
 801258a:	4638      	mov	r0, r7
 801258c:	47c8      	blx	r9
 801258e:	3001      	adds	r0, #1
 8012590:	d0e6      	beq.n	8012560 <_printf_common+0xa4>
 8012592:	3601      	adds	r6, #1
 8012594:	e7d9      	b.n	801254a <_printf_common+0x8e>
	...

08012598 <_printf_i>:
 8012598:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801259c:	7e0f      	ldrb	r7, [r1, #24]
 801259e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80125a0:	2f78      	cmp	r7, #120	@ 0x78
 80125a2:	4691      	mov	r9, r2
 80125a4:	4680      	mov	r8, r0
 80125a6:	460c      	mov	r4, r1
 80125a8:	469a      	mov	sl, r3
 80125aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80125ae:	d807      	bhi.n	80125c0 <_printf_i+0x28>
 80125b0:	2f62      	cmp	r7, #98	@ 0x62
 80125b2:	d80a      	bhi.n	80125ca <_printf_i+0x32>
 80125b4:	2f00      	cmp	r7, #0
 80125b6:	f000 80d1 	beq.w	801275c <_printf_i+0x1c4>
 80125ba:	2f58      	cmp	r7, #88	@ 0x58
 80125bc:	f000 80b8 	beq.w	8012730 <_printf_i+0x198>
 80125c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80125c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80125c8:	e03a      	b.n	8012640 <_printf_i+0xa8>
 80125ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80125ce:	2b15      	cmp	r3, #21
 80125d0:	d8f6      	bhi.n	80125c0 <_printf_i+0x28>
 80125d2:	a101      	add	r1, pc, #4	@ (adr r1, 80125d8 <_printf_i+0x40>)
 80125d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80125d8:	08012631 	.word	0x08012631
 80125dc:	08012645 	.word	0x08012645
 80125e0:	080125c1 	.word	0x080125c1
 80125e4:	080125c1 	.word	0x080125c1
 80125e8:	080125c1 	.word	0x080125c1
 80125ec:	080125c1 	.word	0x080125c1
 80125f0:	08012645 	.word	0x08012645
 80125f4:	080125c1 	.word	0x080125c1
 80125f8:	080125c1 	.word	0x080125c1
 80125fc:	080125c1 	.word	0x080125c1
 8012600:	080125c1 	.word	0x080125c1
 8012604:	08012743 	.word	0x08012743
 8012608:	0801266f 	.word	0x0801266f
 801260c:	080126fd 	.word	0x080126fd
 8012610:	080125c1 	.word	0x080125c1
 8012614:	080125c1 	.word	0x080125c1
 8012618:	08012765 	.word	0x08012765
 801261c:	080125c1 	.word	0x080125c1
 8012620:	0801266f 	.word	0x0801266f
 8012624:	080125c1 	.word	0x080125c1
 8012628:	080125c1 	.word	0x080125c1
 801262c:	08012705 	.word	0x08012705
 8012630:	6833      	ldr	r3, [r6, #0]
 8012632:	1d1a      	adds	r2, r3, #4
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	6032      	str	r2, [r6, #0]
 8012638:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801263c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012640:	2301      	movs	r3, #1
 8012642:	e09c      	b.n	801277e <_printf_i+0x1e6>
 8012644:	6833      	ldr	r3, [r6, #0]
 8012646:	6820      	ldr	r0, [r4, #0]
 8012648:	1d19      	adds	r1, r3, #4
 801264a:	6031      	str	r1, [r6, #0]
 801264c:	0606      	lsls	r6, r0, #24
 801264e:	d501      	bpl.n	8012654 <_printf_i+0xbc>
 8012650:	681d      	ldr	r5, [r3, #0]
 8012652:	e003      	b.n	801265c <_printf_i+0xc4>
 8012654:	0645      	lsls	r5, r0, #25
 8012656:	d5fb      	bpl.n	8012650 <_printf_i+0xb8>
 8012658:	f9b3 5000 	ldrsh.w	r5, [r3]
 801265c:	2d00      	cmp	r5, #0
 801265e:	da03      	bge.n	8012668 <_printf_i+0xd0>
 8012660:	232d      	movs	r3, #45	@ 0x2d
 8012662:	426d      	negs	r5, r5
 8012664:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012668:	4858      	ldr	r0, [pc, #352]	@ (80127cc <_printf_i+0x234>)
 801266a:	230a      	movs	r3, #10
 801266c:	e011      	b.n	8012692 <_printf_i+0xfa>
 801266e:	6821      	ldr	r1, [r4, #0]
 8012670:	6833      	ldr	r3, [r6, #0]
 8012672:	0608      	lsls	r0, r1, #24
 8012674:	f853 5b04 	ldr.w	r5, [r3], #4
 8012678:	d402      	bmi.n	8012680 <_printf_i+0xe8>
 801267a:	0649      	lsls	r1, r1, #25
 801267c:	bf48      	it	mi
 801267e:	b2ad      	uxthmi	r5, r5
 8012680:	2f6f      	cmp	r7, #111	@ 0x6f
 8012682:	4852      	ldr	r0, [pc, #328]	@ (80127cc <_printf_i+0x234>)
 8012684:	6033      	str	r3, [r6, #0]
 8012686:	bf14      	ite	ne
 8012688:	230a      	movne	r3, #10
 801268a:	2308      	moveq	r3, #8
 801268c:	2100      	movs	r1, #0
 801268e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012692:	6866      	ldr	r6, [r4, #4]
 8012694:	60a6      	str	r6, [r4, #8]
 8012696:	2e00      	cmp	r6, #0
 8012698:	db05      	blt.n	80126a6 <_printf_i+0x10e>
 801269a:	6821      	ldr	r1, [r4, #0]
 801269c:	432e      	orrs	r6, r5
 801269e:	f021 0104 	bic.w	r1, r1, #4
 80126a2:	6021      	str	r1, [r4, #0]
 80126a4:	d04b      	beq.n	801273e <_printf_i+0x1a6>
 80126a6:	4616      	mov	r6, r2
 80126a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80126ac:	fb03 5711 	mls	r7, r3, r1, r5
 80126b0:	5dc7      	ldrb	r7, [r0, r7]
 80126b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80126b6:	462f      	mov	r7, r5
 80126b8:	42bb      	cmp	r3, r7
 80126ba:	460d      	mov	r5, r1
 80126bc:	d9f4      	bls.n	80126a8 <_printf_i+0x110>
 80126be:	2b08      	cmp	r3, #8
 80126c0:	d10b      	bne.n	80126da <_printf_i+0x142>
 80126c2:	6823      	ldr	r3, [r4, #0]
 80126c4:	07df      	lsls	r7, r3, #31
 80126c6:	d508      	bpl.n	80126da <_printf_i+0x142>
 80126c8:	6923      	ldr	r3, [r4, #16]
 80126ca:	6861      	ldr	r1, [r4, #4]
 80126cc:	4299      	cmp	r1, r3
 80126ce:	bfde      	ittt	le
 80126d0:	2330      	movle	r3, #48	@ 0x30
 80126d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80126d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80126da:	1b92      	subs	r2, r2, r6
 80126dc:	6122      	str	r2, [r4, #16]
 80126de:	f8cd a000 	str.w	sl, [sp]
 80126e2:	464b      	mov	r3, r9
 80126e4:	aa03      	add	r2, sp, #12
 80126e6:	4621      	mov	r1, r4
 80126e8:	4640      	mov	r0, r8
 80126ea:	f7ff fee7 	bl	80124bc <_printf_common>
 80126ee:	3001      	adds	r0, #1
 80126f0:	d14a      	bne.n	8012788 <_printf_i+0x1f0>
 80126f2:	f04f 30ff 	mov.w	r0, #4294967295
 80126f6:	b004      	add	sp, #16
 80126f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80126fc:	6823      	ldr	r3, [r4, #0]
 80126fe:	f043 0320 	orr.w	r3, r3, #32
 8012702:	6023      	str	r3, [r4, #0]
 8012704:	4832      	ldr	r0, [pc, #200]	@ (80127d0 <_printf_i+0x238>)
 8012706:	2778      	movs	r7, #120	@ 0x78
 8012708:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801270c:	6823      	ldr	r3, [r4, #0]
 801270e:	6831      	ldr	r1, [r6, #0]
 8012710:	061f      	lsls	r7, r3, #24
 8012712:	f851 5b04 	ldr.w	r5, [r1], #4
 8012716:	d402      	bmi.n	801271e <_printf_i+0x186>
 8012718:	065f      	lsls	r7, r3, #25
 801271a:	bf48      	it	mi
 801271c:	b2ad      	uxthmi	r5, r5
 801271e:	6031      	str	r1, [r6, #0]
 8012720:	07d9      	lsls	r1, r3, #31
 8012722:	bf44      	itt	mi
 8012724:	f043 0320 	orrmi.w	r3, r3, #32
 8012728:	6023      	strmi	r3, [r4, #0]
 801272a:	b11d      	cbz	r5, 8012734 <_printf_i+0x19c>
 801272c:	2310      	movs	r3, #16
 801272e:	e7ad      	b.n	801268c <_printf_i+0xf4>
 8012730:	4826      	ldr	r0, [pc, #152]	@ (80127cc <_printf_i+0x234>)
 8012732:	e7e9      	b.n	8012708 <_printf_i+0x170>
 8012734:	6823      	ldr	r3, [r4, #0]
 8012736:	f023 0320 	bic.w	r3, r3, #32
 801273a:	6023      	str	r3, [r4, #0]
 801273c:	e7f6      	b.n	801272c <_printf_i+0x194>
 801273e:	4616      	mov	r6, r2
 8012740:	e7bd      	b.n	80126be <_printf_i+0x126>
 8012742:	6833      	ldr	r3, [r6, #0]
 8012744:	6825      	ldr	r5, [r4, #0]
 8012746:	6961      	ldr	r1, [r4, #20]
 8012748:	1d18      	adds	r0, r3, #4
 801274a:	6030      	str	r0, [r6, #0]
 801274c:	062e      	lsls	r6, r5, #24
 801274e:	681b      	ldr	r3, [r3, #0]
 8012750:	d501      	bpl.n	8012756 <_printf_i+0x1be>
 8012752:	6019      	str	r1, [r3, #0]
 8012754:	e002      	b.n	801275c <_printf_i+0x1c4>
 8012756:	0668      	lsls	r0, r5, #25
 8012758:	d5fb      	bpl.n	8012752 <_printf_i+0x1ba>
 801275a:	8019      	strh	r1, [r3, #0]
 801275c:	2300      	movs	r3, #0
 801275e:	6123      	str	r3, [r4, #16]
 8012760:	4616      	mov	r6, r2
 8012762:	e7bc      	b.n	80126de <_printf_i+0x146>
 8012764:	6833      	ldr	r3, [r6, #0]
 8012766:	1d1a      	adds	r2, r3, #4
 8012768:	6032      	str	r2, [r6, #0]
 801276a:	681e      	ldr	r6, [r3, #0]
 801276c:	6862      	ldr	r2, [r4, #4]
 801276e:	2100      	movs	r1, #0
 8012770:	4630      	mov	r0, r6
 8012772:	f7ed fd55 	bl	8000220 <memchr>
 8012776:	b108      	cbz	r0, 801277c <_printf_i+0x1e4>
 8012778:	1b80      	subs	r0, r0, r6
 801277a:	6060      	str	r0, [r4, #4]
 801277c:	6863      	ldr	r3, [r4, #4]
 801277e:	6123      	str	r3, [r4, #16]
 8012780:	2300      	movs	r3, #0
 8012782:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012786:	e7aa      	b.n	80126de <_printf_i+0x146>
 8012788:	6923      	ldr	r3, [r4, #16]
 801278a:	4632      	mov	r2, r6
 801278c:	4649      	mov	r1, r9
 801278e:	4640      	mov	r0, r8
 8012790:	47d0      	blx	sl
 8012792:	3001      	adds	r0, #1
 8012794:	d0ad      	beq.n	80126f2 <_printf_i+0x15a>
 8012796:	6823      	ldr	r3, [r4, #0]
 8012798:	079b      	lsls	r3, r3, #30
 801279a:	d413      	bmi.n	80127c4 <_printf_i+0x22c>
 801279c:	68e0      	ldr	r0, [r4, #12]
 801279e:	9b03      	ldr	r3, [sp, #12]
 80127a0:	4298      	cmp	r0, r3
 80127a2:	bfb8      	it	lt
 80127a4:	4618      	movlt	r0, r3
 80127a6:	e7a6      	b.n	80126f6 <_printf_i+0x15e>
 80127a8:	2301      	movs	r3, #1
 80127aa:	4632      	mov	r2, r6
 80127ac:	4649      	mov	r1, r9
 80127ae:	4640      	mov	r0, r8
 80127b0:	47d0      	blx	sl
 80127b2:	3001      	adds	r0, #1
 80127b4:	d09d      	beq.n	80126f2 <_printf_i+0x15a>
 80127b6:	3501      	adds	r5, #1
 80127b8:	68e3      	ldr	r3, [r4, #12]
 80127ba:	9903      	ldr	r1, [sp, #12]
 80127bc:	1a5b      	subs	r3, r3, r1
 80127be:	42ab      	cmp	r3, r5
 80127c0:	dcf2      	bgt.n	80127a8 <_printf_i+0x210>
 80127c2:	e7eb      	b.n	801279c <_printf_i+0x204>
 80127c4:	2500      	movs	r5, #0
 80127c6:	f104 0619 	add.w	r6, r4, #25
 80127ca:	e7f5      	b.n	80127b8 <_printf_i+0x220>
 80127cc:	08016972 	.word	0x08016972
 80127d0:	08016983 	.word	0x08016983

080127d4 <std>:
 80127d4:	2300      	movs	r3, #0
 80127d6:	b510      	push	{r4, lr}
 80127d8:	4604      	mov	r4, r0
 80127da:	e9c0 3300 	strd	r3, r3, [r0]
 80127de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80127e2:	6083      	str	r3, [r0, #8]
 80127e4:	8181      	strh	r1, [r0, #12]
 80127e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80127e8:	81c2      	strh	r2, [r0, #14]
 80127ea:	6183      	str	r3, [r0, #24]
 80127ec:	4619      	mov	r1, r3
 80127ee:	2208      	movs	r2, #8
 80127f0:	305c      	adds	r0, #92	@ 0x5c
 80127f2:	f000 f966 	bl	8012ac2 <memset>
 80127f6:	4b0d      	ldr	r3, [pc, #52]	@ (801282c <std+0x58>)
 80127f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80127fa:	4b0d      	ldr	r3, [pc, #52]	@ (8012830 <std+0x5c>)
 80127fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80127fe:	4b0d      	ldr	r3, [pc, #52]	@ (8012834 <std+0x60>)
 8012800:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012802:	4b0d      	ldr	r3, [pc, #52]	@ (8012838 <std+0x64>)
 8012804:	6323      	str	r3, [r4, #48]	@ 0x30
 8012806:	4b0d      	ldr	r3, [pc, #52]	@ (801283c <std+0x68>)
 8012808:	6224      	str	r4, [r4, #32]
 801280a:	429c      	cmp	r4, r3
 801280c:	d006      	beq.n	801281c <std+0x48>
 801280e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012812:	4294      	cmp	r4, r2
 8012814:	d002      	beq.n	801281c <std+0x48>
 8012816:	33d0      	adds	r3, #208	@ 0xd0
 8012818:	429c      	cmp	r4, r3
 801281a:	d105      	bne.n	8012828 <std+0x54>
 801281c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012824:	f000 b9ca 	b.w	8012bbc <__retarget_lock_init_recursive>
 8012828:	bd10      	pop	{r4, pc}
 801282a:	bf00      	nop
 801282c:	08012a09 	.word	0x08012a09
 8012830:	08012a2b 	.word	0x08012a2b
 8012834:	08012a63 	.word	0x08012a63
 8012838:	08012a87 	.word	0x08012a87
 801283c:	20003608 	.word	0x20003608

08012840 <stdio_exit_handler>:
 8012840:	4a02      	ldr	r2, [pc, #8]	@ (801284c <stdio_exit_handler+0xc>)
 8012842:	4903      	ldr	r1, [pc, #12]	@ (8012850 <stdio_exit_handler+0x10>)
 8012844:	4803      	ldr	r0, [pc, #12]	@ (8012854 <stdio_exit_handler+0x14>)
 8012846:	f000 b869 	b.w	801291c <_fwalk_sglue>
 801284a:	bf00      	nop
 801284c:	200001a0 	.word	0x200001a0
 8012850:	0801453d 	.word	0x0801453d
 8012854:	200001b0 	.word	0x200001b0

08012858 <cleanup_stdio>:
 8012858:	6841      	ldr	r1, [r0, #4]
 801285a:	4b0c      	ldr	r3, [pc, #48]	@ (801288c <cleanup_stdio+0x34>)
 801285c:	4299      	cmp	r1, r3
 801285e:	b510      	push	{r4, lr}
 8012860:	4604      	mov	r4, r0
 8012862:	d001      	beq.n	8012868 <cleanup_stdio+0x10>
 8012864:	f001 fe6a 	bl	801453c <_fflush_r>
 8012868:	68a1      	ldr	r1, [r4, #8]
 801286a:	4b09      	ldr	r3, [pc, #36]	@ (8012890 <cleanup_stdio+0x38>)
 801286c:	4299      	cmp	r1, r3
 801286e:	d002      	beq.n	8012876 <cleanup_stdio+0x1e>
 8012870:	4620      	mov	r0, r4
 8012872:	f001 fe63 	bl	801453c <_fflush_r>
 8012876:	68e1      	ldr	r1, [r4, #12]
 8012878:	4b06      	ldr	r3, [pc, #24]	@ (8012894 <cleanup_stdio+0x3c>)
 801287a:	4299      	cmp	r1, r3
 801287c:	d004      	beq.n	8012888 <cleanup_stdio+0x30>
 801287e:	4620      	mov	r0, r4
 8012880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012884:	f001 be5a 	b.w	801453c <_fflush_r>
 8012888:	bd10      	pop	{r4, pc}
 801288a:	bf00      	nop
 801288c:	20003608 	.word	0x20003608
 8012890:	20003670 	.word	0x20003670
 8012894:	200036d8 	.word	0x200036d8

08012898 <global_stdio_init.part.0>:
 8012898:	b510      	push	{r4, lr}
 801289a:	4b0b      	ldr	r3, [pc, #44]	@ (80128c8 <global_stdio_init.part.0+0x30>)
 801289c:	4c0b      	ldr	r4, [pc, #44]	@ (80128cc <global_stdio_init.part.0+0x34>)
 801289e:	4a0c      	ldr	r2, [pc, #48]	@ (80128d0 <global_stdio_init.part.0+0x38>)
 80128a0:	601a      	str	r2, [r3, #0]
 80128a2:	4620      	mov	r0, r4
 80128a4:	2200      	movs	r2, #0
 80128a6:	2104      	movs	r1, #4
 80128a8:	f7ff ff94 	bl	80127d4 <std>
 80128ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80128b0:	2201      	movs	r2, #1
 80128b2:	2109      	movs	r1, #9
 80128b4:	f7ff ff8e 	bl	80127d4 <std>
 80128b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80128bc:	2202      	movs	r2, #2
 80128be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128c2:	2112      	movs	r1, #18
 80128c4:	f7ff bf86 	b.w	80127d4 <std>
 80128c8:	20003740 	.word	0x20003740
 80128cc:	20003608 	.word	0x20003608
 80128d0:	08012841 	.word	0x08012841

080128d4 <__sfp_lock_acquire>:
 80128d4:	4801      	ldr	r0, [pc, #4]	@ (80128dc <__sfp_lock_acquire+0x8>)
 80128d6:	f000 b972 	b.w	8012bbe <__retarget_lock_acquire_recursive>
 80128da:	bf00      	nop
 80128dc:	20003749 	.word	0x20003749

080128e0 <__sfp_lock_release>:
 80128e0:	4801      	ldr	r0, [pc, #4]	@ (80128e8 <__sfp_lock_release+0x8>)
 80128e2:	f000 b96d 	b.w	8012bc0 <__retarget_lock_release_recursive>
 80128e6:	bf00      	nop
 80128e8:	20003749 	.word	0x20003749

080128ec <__sinit>:
 80128ec:	b510      	push	{r4, lr}
 80128ee:	4604      	mov	r4, r0
 80128f0:	f7ff fff0 	bl	80128d4 <__sfp_lock_acquire>
 80128f4:	6a23      	ldr	r3, [r4, #32]
 80128f6:	b11b      	cbz	r3, 8012900 <__sinit+0x14>
 80128f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128fc:	f7ff bff0 	b.w	80128e0 <__sfp_lock_release>
 8012900:	4b04      	ldr	r3, [pc, #16]	@ (8012914 <__sinit+0x28>)
 8012902:	6223      	str	r3, [r4, #32]
 8012904:	4b04      	ldr	r3, [pc, #16]	@ (8012918 <__sinit+0x2c>)
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	2b00      	cmp	r3, #0
 801290a:	d1f5      	bne.n	80128f8 <__sinit+0xc>
 801290c:	f7ff ffc4 	bl	8012898 <global_stdio_init.part.0>
 8012910:	e7f2      	b.n	80128f8 <__sinit+0xc>
 8012912:	bf00      	nop
 8012914:	08012859 	.word	0x08012859
 8012918:	20003740 	.word	0x20003740

0801291c <_fwalk_sglue>:
 801291c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012920:	4607      	mov	r7, r0
 8012922:	4688      	mov	r8, r1
 8012924:	4614      	mov	r4, r2
 8012926:	2600      	movs	r6, #0
 8012928:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801292c:	f1b9 0901 	subs.w	r9, r9, #1
 8012930:	d505      	bpl.n	801293e <_fwalk_sglue+0x22>
 8012932:	6824      	ldr	r4, [r4, #0]
 8012934:	2c00      	cmp	r4, #0
 8012936:	d1f7      	bne.n	8012928 <_fwalk_sglue+0xc>
 8012938:	4630      	mov	r0, r6
 801293a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801293e:	89ab      	ldrh	r3, [r5, #12]
 8012940:	2b01      	cmp	r3, #1
 8012942:	d907      	bls.n	8012954 <_fwalk_sglue+0x38>
 8012944:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012948:	3301      	adds	r3, #1
 801294a:	d003      	beq.n	8012954 <_fwalk_sglue+0x38>
 801294c:	4629      	mov	r1, r5
 801294e:	4638      	mov	r0, r7
 8012950:	47c0      	blx	r8
 8012952:	4306      	orrs	r6, r0
 8012954:	3568      	adds	r5, #104	@ 0x68
 8012956:	e7e9      	b.n	801292c <_fwalk_sglue+0x10>

08012958 <sniprintf>:
 8012958:	b40c      	push	{r2, r3}
 801295a:	b530      	push	{r4, r5, lr}
 801295c:	4b18      	ldr	r3, [pc, #96]	@ (80129c0 <sniprintf+0x68>)
 801295e:	1e0c      	subs	r4, r1, #0
 8012960:	681d      	ldr	r5, [r3, #0]
 8012962:	b09d      	sub	sp, #116	@ 0x74
 8012964:	da08      	bge.n	8012978 <sniprintf+0x20>
 8012966:	238b      	movs	r3, #139	@ 0x8b
 8012968:	602b      	str	r3, [r5, #0]
 801296a:	f04f 30ff 	mov.w	r0, #4294967295
 801296e:	b01d      	add	sp, #116	@ 0x74
 8012970:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012974:	b002      	add	sp, #8
 8012976:	4770      	bx	lr
 8012978:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801297c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012980:	f04f 0300 	mov.w	r3, #0
 8012984:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012986:	bf14      	ite	ne
 8012988:	f104 33ff 	addne.w	r3, r4, #4294967295
 801298c:	4623      	moveq	r3, r4
 801298e:	9304      	str	r3, [sp, #16]
 8012990:	9307      	str	r3, [sp, #28]
 8012992:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012996:	9002      	str	r0, [sp, #8]
 8012998:	9006      	str	r0, [sp, #24]
 801299a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801299e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80129a0:	ab21      	add	r3, sp, #132	@ 0x84
 80129a2:	a902      	add	r1, sp, #8
 80129a4:	4628      	mov	r0, r5
 80129a6:	9301      	str	r3, [sp, #4]
 80129a8:	f001 fc48 	bl	801423c <_svfiprintf_r>
 80129ac:	1c43      	adds	r3, r0, #1
 80129ae:	bfbc      	itt	lt
 80129b0:	238b      	movlt	r3, #139	@ 0x8b
 80129b2:	602b      	strlt	r3, [r5, #0]
 80129b4:	2c00      	cmp	r4, #0
 80129b6:	d0da      	beq.n	801296e <sniprintf+0x16>
 80129b8:	9b02      	ldr	r3, [sp, #8]
 80129ba:	2200      	movs	r2, #0
 80129bc:	701a      	strb	r2, [r3, #0]
 80129be:	e7d6      	b.n	801296e <sniprintf+0x16>
 80129c0:	200001ac 	.word	0x200001ac

080129c4 <siprintf>:
 80129c4:	b40e      	push	{r1, r2, r3}
 80129c6:	b510      	push	{r4, lr}
 80129c8:	b09d      	sub	sp, #116	@ 0x74
 80129ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80129cc:	9002      	str	r0, [sp, #8]
 80129ce:	9006      	str	r0, [sp, #24]
 80129d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80129d4:	480a      	ldr	r0, [pc, #40]	@ (8012a00 <siprintf+0x3c>)
 80129d6:	9107      	str	r1, [sp, #28]
 80129d8:	9104      	str	r1, [sp, #16]
 80129da:	490a      	ldr	r1, [pc, #40]	@ (8012a04 <siprintf+0x40>)
 80129dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80129e0:	9105      	str	r1, [sp, #20]
 80129e2:	2400      	movs	r4, #0
 80129e4:	a902      	add	r1, sp, #8
 80129e6:	6800      	ldr	r0, [r0, #0]
 80129e8:	9301      	str	r3, [sp, #4]
 80129ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80129ec:	f001 fc26 	bl	801423c <_svfiprintf_r>
 80129f0:	9b02      	ldr	r3, [sp, #8]
 80129f2:	701c      	strb	r4, [r3, #0]
 80129f4:	b01d      	add	sp, #116	@ 0x74
 80129f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129fa:	b003      	add	sp, #12
 80129fc:	4770      	bx	lr
 80129fe:	bf00      	nop
 8012a00:	200001ac 	.word	0x200001ac
 8012a04:	ffff0208 	.word	0xffff0208

08012a08 <__sread>:
 8012a08:	b510      	push	{r4, lr}
 8012a0a:	460c      	mov	r4, r1
 8012a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a10:	f000 f886 	bl	8012b20 <_read_r>
 8012a14:	2800      	cmp	r0, #0
 8012a16:	bfab      	itete	ge
 8012a18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012a1a:	89a3      	ldrhlt	r3, [r4, #12]
 8012a1c:	181b      	addge	r3, r3, r0
 8012a1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012a22:	bfac      	ite	ge
 8012a24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012a26:	81a3      	strhlt	r3, [r4, #12]
 8012a28:	bd10      	pop	{r4, pc}

08012a2a <__swrite>:
 8012a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a2e:	461f      	mov	r7, r3
 8012a30:	898b      	ldrh	r3, [r1, #12]
 8012a32:	05db      	lsls	r3, r3, #23
 8012a34:	4605      	mov	r5, r0
 8012a36:	460c      	mov	r4, r1
 8012a38:	4616      	mov	r6, r2
 8012a3a:	d505      	bpl.n	8012a48 <__swrite+0x1e>
 8012a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a40:	2302      	movs	r3, #2
 8012a42:	2200      	movs	r2, #0
 8012a44:	f000 f85a 	bl	8012afc <_lseek_r>
 8012a48:	89a3      	ldrh	r3, [r4, #12]
 8012a4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012a52:	81a3      	strh	r3, [r4, #12]
 8012a54:	4632      	mov	r2, r6
 8012a56:	463b      	mov	r3, r7
 8012a58:	4628      	mov	r0, r5
 8012a5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012a5e:	f000 b871 	b.w	8012b44 <_write_r>

08012a62 <__sseek>:
 8012a62:	b510      	push	{r4, lr}
 8012a64:	460c      	mov	r4, r1
 8012a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a6a:	f000 f847 	bl	8012afc <_lseek_r>
 8012a6e:	1c43      	adds	r3, r0, #1
 8012a70:	89a3      	ldrh	r3, [r4, #12]
 8012a72:	bf15      	itete	ne
 8012a74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012a76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012a7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012a7e:	81a3      	strheq	r3, [r4, #12]
 8012a80:	bf18      	it	ne
 8012a82:	81a3      	strhne	r3, [r4, #12]
 8012a84:	bd10      	pop	{r4, pc}

08012a86 <__sclose>:
 8012a86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a8a:	f000 b827 	b.w	8012adc <_close_r>

08012a8e <memmove>:
 8012a8e:	4288      	cmp	r0, r1
 8012a90:	b510      	push	{r4, lr}
 8012a92:	eb01 0402 	add.w	r4, r1, r2
 8012a96:	d902      	bls.n	8012a9e <memmove+0x10>
 8012a98:	4284      	cmp	r4, r0
 8012a9a:	4623      	mov	r3, r4
 8012a9c:	d807      	bhi.n	8012aae <memmove+0x20>
 8012a9e:	1e43      	subs	r3, r0, #1
 8012aa0:	42a1      	cmp	r1, r4
 8012aa2:	d008      	beq.n	8012ab6 <memmove+0x28>
 8012aa4:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012aa8:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012aac:	e7f8      	b.n	8012aa0 <memmove+0x12>
 8012aae:	4402      	add	r2, r0
 8012ab0:	4601      	mov	r1, r0
 8012ab2:	428a      	cmp	r2, r1
 8012ab4:	d100      	bne.n	8012ab8 <memmove+0x2a>
 8012ab6:	bd10      	pop	{r4, pc}
 8012ab8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012abc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012ac0:	e7f7      	b.n	8012ab2 <memmove+0x24>

08012ac2 <memset>:
 8012ac2:	4402      	add	r2, r0
 8012ac4:	4603      	mov	r3, r0
 8012ac6:	4293      	cmp	r3, r2
 8012ac8:	d100      	bne.n	8012acc <memset+0xa>
 8012aca:	4770      	bx	lr
 8012acc:	f803 1b01 	strb.w	r1, [r3], #1
 8012ad0:	e7f9      	b.n	8012ac6 <memset+0x4>
	...

08012ad4 <_localeconv_r>:
 8012ad4:	4800      	ldr	r0, [pc, #0]	@ (8012ad8 <_localeconv_r+0x4>)
 8012ad6:	4770      	bx	lr
 8012ad8:	200002ec 	.word	0x200002ec

08012adc <_close_r>:
 8012adc:	b538      	push	{r3, r4, r5, lr}
 8012ade:	4d06      	ldr	r5, [pc, #24]	@ (8012af8 <_close_r+0x1c>)
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	4604      	mov	r4, r0
 8012ae4:	4608      	mov	r0, r1
 8012ae6:	602b      	str	r3, [r5, #0]
 8012ae8:	f7f1 f96a 	bl	8003dc0 <_close>
 8012aec:	1c43      	adds	r3, r0, #1
 8012aee:	d102      	bne.n	8012af6 <_close_r+0x1a>
 8012af0:	682b      	ldr	r3, [r5, #0]
 8012af2:	b103      	cbz	r3, 8012af6 <_close_r+0x1a>
 8012af4:	6023      	str	r3, [r4, #0]
 8012af6:	bd38      	pop	{r3, r4, r5, pc}
 8012af8:	20003744 	.word	0x20003744

08012afc <_lseek_r>:
 8012afc:	b538      	push	{r3, r4, r5, lr}
 8012afe:	4d07      	ldr	r5, [pc, #28]	@ (8012b1c <_lseek_r+0x20>)
 8012b00:	4604      	mov	r4, r0
 8012b02:	4608      	mov	r0, r1
 8012b04:	4611      	mov	r1, r2
 8012b06:	2200      	movs	r2, #0
 8012b08:	602a      	str	r2, [r5, #0]
 8012b0a:	461a      	mov	r2, r3
 8012b0c:	f7f1 f97f 	bl	8003e0e <_lseek>
 8012b10:	1c43      	adds	r3, r0, #1
 8012b12:	d102      	bne.n	8012b1a <_lseek_r+0x1e>
 8012b14:	682b      	ldr	r3, [r5, #0]
 8012b16:	b103      	cbz	r3, 8012b1a <_lseek_r+0x1e>
 8012b18:	6023      	str	r3, [r4, #0]
 8012b1a:	bd38      	pop	{r3, r4, r5, pc}
 8012b1c:	20003744 	.word	0x20003744

08012b20 <_read_r>:
 8012b20:	b538      	push	{r3, r4, r5, lr}
 8012b22:	4d07      	ldr	r5, [pc, #28]	@ (8012b40 <_read_r+0x20>)
 8012b24:	4604      	mov	r4, r0
 8012b26:	4608      	mov	r0, r1
 8012b28:	4611      	mov	r1, r2
 8012b2a:	2200      	movs	r2, #0
 8012b2c:	602a      	str	r2, [r5, #0]
 8012b2e:	461a      	mov	r2, r3
 8012b30:	f7f1 f90d 	bl	8003d4e <_read>
 8012b34:	1c43      	adds	r3, r0, #1
 8012b36:	d102      	bne.n	8012b3e <_read_r+0x1e>
 8012b38:	682b      	ldr	r3, [r5, #0]
 8012b3a:	b103      	cbz	r3, 8012b3e <_read_r+0x1e>
 8012b3c:	6023      	str	r3, [r4, #0]
 8012b3e:	bd38      	pop	{r3, r4, r5, pc}
 8012b40:	20003744 	.word	0x20003744

08012b44 <_write_r>:
 8012b44:	b538      	push	{r3, r4, r5, lr}
 8012b46:	4d07      	ldr	r5, [pc, #28]	@ (8012b64 <_write_r+0x20>)
 8012b48:	4604      	mov	r4, r0
 8012b4a:	4608      	mov	r0, r1
 8012b4c:	4611      	mov	r1, r2
 8012b4e:	2200      	movs	r2, #0
 8012b50:	602a      	str	r2, [r5, #0]
 8012b52:	461a      	mov	r2, r3
 8012b54:	f7f1 f918 	bl	8003d88 <_write>
 8012b58:	1c43      	adds	r3, r0, #1
 8012b5a:	d102      	bne.n	8012b62 <_write_r+0x1e>
 8012b5c:	682b      	ldr	r3, [r5, #0]
 8012b5e:	b103      	cbz	r3, 8012b62 <_write_r+0x1e>
 8012b60:	6023      	str	r3, [r4, #0]
 8012b62:	bd38      	pop	{r3, r4, r5, pc}
 8012b64:	20003744 	.word	0x20003744

08012b68 <__errno>:
 8012b68:	4b01      	ldr	r3, [pc, #4]	@ (8012b70 <__errno+0x8>)
 8012b6a:	6818      	ldr	r0, [r3, #0]
 8012b6c:	4770      	bx	lr
 8012b6e:	bf00      	nop
 8012b70:	200001ac 	.word	0x200001ac

08012b74 <__libc_init_array>:
 8012b74:	b570      	push	{r4, r5, r6, lr}
 8012b76:	4d0d      	ldr	r5, [pc, #52]	@ (8012bac <__libc_init_array+0x38>)
 8012b78:	4c0d      	ldr	r4, [pc, #52]	@ (8012bb0 <__libc_init_array+0x3c>)
 8012b7a:	1b64      	subs	r4, r4, r5
 8012b7c:	10a4      	asrs	r4, r4, #2
 8012b7e:	2600      	movs	r6, #0
 8012b80:	42a6      	cmp	r6, r4
 8012b82:	d109      	bne.n	8012b98 <__libc_init_array+0x24>
 8012b84:	4d0b      	ldr	r5, [pc, #44]	@ (8012bb4 <__libc_init_array+0x40>)
 8012b86:	4c0c      	ldr	r4, [pc, #48]	@ (8012bb8 <__libc_init_array+0x44>)
 8012b88:	f002 f84e 	bl	8014c28 <_init>
 8012b8c:	1b64      	subs	r4, r4, r5
 8012b8e:	10a4      	asrs	r4, r4, #2
 8012b90:	2600      	movs	r6, #0
 8012b92:	42a6      	cmp	r6, r4
 8012b94:	d105      	bne.n	8012ba2 <__libc_init_array+0x2e>
 8012b96:	bd70      	pop	{r4, r5, r6, pc}
 8012b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8012b9c:	4798      	blx	r3
 8012b9e:	3601      	adds	r6, #1
 8012ba0:	e7ee      	b.n	8012b80 <__libc_init_array+0xc>
 8012ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8012ba6:	4798      	blx	r3
 8012ba8:	3601      	adds	r6, #1
 8012baa:	e7f2      	b.n	8012b92 <__libc_init_array+0x1e>
 8012bac:	08016cdc 	.word	0x08016cdc
 8012bb0:	08016cdc 	.word	0x08016cdc
 8012bb4:	08016cdc 	.word	0x08016cdc
 8012bb8:	08016ce0 	.word	0x08016ce0

08012bbc <__retarget_lock_init_recursive>:
 8012bbc:	4770      	bx	lr

08012bbe <__retarget_lock_acquire_recursive>:
 8012bbe:	4770      	bx	lr

08012bc0 <__retarget_lock_release_recursive>:
 8012bc0:	4770      	bx	lr

08012bc2 <memcpy>:
 8012bc2:	440a      	add	r2, r1
 8012bc4:	4291      	cmp	r1, r2
 8012bc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8012bca:	d100      	bne.n	8012bce <memcpy+0xc>
 8012bcc:	4770      	bx	lr
 8012bce:	b510      	push	{r4, lr}
 8012bd0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012bd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012bd8:	4291      	cmp	r1, r2
 8012bda:	d1f9      	bne.n	8012bd0 <memcpy+0xe>
 8012bdc:	bd10      	pop	{r4, pc}

08012bde <quorem>:
 8012bde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012be2:	6903      	ldr	r3, [r0, #16]
 8012be4:	690c      	ldr	r4, [r1, #16]
 8012be6:	42a3      	cmp	r3, r4
 8012be8:	4607      	mov	r7, r0
 8012bea:	db7e      	blt.n	8012cea <quorem+0x10c>
 8012bec:	3c01      	subs	r4, #1
 8012bee:	f101 0814 	add.w	r8, r1, #20
 8012bf2:	00a3      	lsls	r3, r4, #2
 8012bf4:	f100 0514 	add.w	r5, r0, #20
 8012bf8:	9300      	str	r3, [sp, #0]
 8012bfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012bfe:	9301      	str	r3, [sp, #4]
 8012c00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012c04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012c08:	3301      	adds	r3, #1
 8012c0a:	429a      	cmp	r2, r3
 8012c0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012c10:	fbb2 f6f3 	udiv	r6, r2, r3
 8012c14:	d32e      	bcc.n	8012c74 <quorem+0x96>
 8012c16:	f04f 0a00 	mov.w	sl, #0
 8012c1a:	46c4      	mov	ip, r8
 8012c1c:	46ae      	mov	lr, r5
 8012c1e:	46d3      	mov	fp, sl
 8012c20:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012c24:	b298      	uxth	r0, r3
 8012c26:	fb06 a000 	mla	r0, r6, r0, sl
 8012c2a:	0c02      	lsrs	r2, r0, #16
 8012c2c:	0c1b      	lsrs	r3, r3, #16
 8012c2e:	fb06 2303 	mla	r3, r6, r3, r2
 8012c32:	f8de 2000 	ldr.w	r2, [lr]
 8012c36:	b280      	uxth	r0, r0
 8012c38:	b292      	uxth	r2, r2
 8012c3a:	1a12      	subs	r2, r2, r0
 8012c3c:	445a      	add	r2, fp
 8012c3e:	f8de 0000 	ldr.w	r0, [lr]
 8012c42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012c46:	b29b      	uxth	r3, r3
 8012c48:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012c4c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012c50:	b292      	uxth	r2, r2
 8012c52:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012c56:	45e1      	cmp	r9, ip
 8012c58:	f84e 2b04 	str.w	r2, [lr], #4
 8012c5c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012c60:	d2de      	bcs.n	8012c20 <quorem+0x42>
 8012c62:	9b00      	ldr	r3, [sp, #0]
 8012c64:	58eb      	ldr	r3, [r5, r3]
 8012c66:	b92b      	cbnz	r3, 8012c74 <quorem+0x96>
 8012c68:	9b01      	ldr	r3, [sp, #4]
 8012c6a:	3b04      	subs	r3, #4
 8012c6c:	429d      	cmp	r5, r3
 8012c6e:	461a      	mov	r2, r3
 8012c70:	d32f      	bcc.n	8012cd2 <quorem+0xf4>
 8012c72:	613c      	str	r4, [r7, #16]
 8012c74:	4638      	mov	r0, r7
 8012c76:	f001 f97d 	bl	8013f74 <__mcmp>
 8012c7a:	2800      	cmp	r0, #0
 8012c7c:	db25      	blt.n	8012cca <quorem+0xec>
 8012c7e:	4629      	mov	r1, r5
 8012c80:	2000      	movs	r0, #0
 8012c82:	f858 2b04 	ldr.w	r2, [r8], #4
 8012c86:	f8d1 c000 	ldr.w	ip, [r1]
 8012c8a:	fa1f fe82 	uxth.w	lr, r2
 8012c8e:	fa1f f38c 	uxth.w	r3, ip
 8012c92:	eba3 030e 	sub.w	r3, r3, lr
 8012c96:	4403      	add	r3, r0
 8012c98:	0c12      	lsrs	r2, r2, #16
 8012c9a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012c9e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012ca2:	b29b      	uxth	r3, r3
 8012ca4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012ca8:	45c1      	cmp	r9, r8
 8012caa:	f841 3b04 	str.w	r3, [r1], #4
 8012cae:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012cb2:	d2e6      	bcs.n	8012c82 <quorem+0xa4>
 8012cb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012cb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012cbc:	b922      	cbnz	r2, 8012cc8 <quorem+0xea>
 8012cbe:	3b04      	subs	r3, #4
 8012cc0:	429d      	cmp	r5, r3
 8012cc2:	461a      	mov	r2, r3
 8012cc4:	d30b      	bcc.n	8012cde <quorem+0x100>
 8012cc6:	613c      	str	r4, [r7, #16]
 8012cc8:	3601      	adds	r6, #1
 8012cca:	4630      	mov	r0, r6
 8012ccc:	b003      	add	sp, #12
 8012cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cd2:	6812      	ldr	r2, [r2, #0]
 8012cd4:	3b04      	subs	r3, #4
 8012cd6:	2a00      	cmp	r2, #0
 8012cd8:	d1cb      	bne.n	8012c72 <quorem+0x94>
 8012cda:	3c01      	subs	r4, #1
 8012cdc:	e7c6      	b.n	8012c6c <quorem+0x8e>
 8012cde:	6812      	ldr	r2, [r2, #0]
 8012ce0:	3b04      	subs	r3, #4
 8012ce2:	2a00      	cmp	r2, #0
 8012ce4:	d1ef      	bne.n	8012cc6 <quorem+0xe8>
 8012ce6:	3c01      	subs	r4, #1
 8012ce8:	e7ea      	b.n	8012cc0 <quorem+0xe2>
 8012cea:	2000      	movs	r0, #0
 8012cec:	e7ee      	b.n	8012ccc <quorem+0xee>
	...

08012cf0 <_dtoa_r>:
 8012cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cf4:	69c7      	ldr	r7, [r0, #28]
 8012cf6:	b097      	sub	sp, #92	@ 0x5c
 8012cf8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012cfc:	ec55 4b10 	vmov	r4, r5, d0
 8012d00:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012d02:	9107      	str	r1, [sp, #28]
 8012d04:	4681      	mov	r9, r0
 8012d06:	920c      	str	r2, [sp, #48]	@ 0x30
 8012d08:	9311      	str	r3, [sp, #68]	@ 0x44
 8012d0a:	b97f      	cbnz	r7, 8012d2c <_dtoa_r+0x3c>
 8012d0c:	2010      	movs	r0, #16
 8012d0e:	f000 fe09 	bl	8013924 <malloc>
 8012d12:	4602      	mov	r2, r0
 8012d14:	f8c9 001c 	str.w	r0, [r9, #28]
 8012d18:	b920      	cbnz	r0, 8012d24 <_dtoa_r+0x34>
 8012d1a:	4ba9      	ldr	r3, [pc, #676]	@ (8012fc0 <_dtoa_r+0x2d0>)
 8012d1c:	21ef      	movs	r1, #239	@ 0xef
 8012d1e:	48a9      	ldr	r0, [pc, #676]	@ (8012fc4 <_dtoa_r+0x2d4>)
 8012d20:	f001 fc44 	bl	80145ac <__assert_func>
 8012d24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012d28:	6007      	str	r7, [r0, #0]
 8012d2a:	60c7      	str	r7, [r0, #12]
 8012d2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012d30:	6819      	ldr	r1, [r3, #0]
 8012d32:	b159      	cbz	r1, 8012d4c <_dtoa_r+0x5c>
 8012d34:	685a      	ldr	r2, [r3, #4]
 8012d36:	604a      	str	r2, [r1, #4]
 8012d38:	2301      	movs	r3, #1
 8012d3a:	4093      	lsls	r3, r2
 8012d3c:	608b      	str	r3, [r1, #8]
 8012d3e:	4648      	mov	r0, r9
 8012d40:	f000 fee6 	bl	8013b10 <_Bfree>
 8012d44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012d48:	2200      	movs	r2, #0
 8012d4a:	601a      	str	r2, [r3, #0]
 8012d4c:	1e2b      	subs	r3, r5, #0
 8012d4e:	bfb9      	ittee	lt
 8012d50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012d54:	9305      	strlt	r3, [sp, #20]
 8012d56:	2300      	movge	r3, #0
 8012d58:	6033      	strge	r3, [r6, #0]
 8012d5a:	9f05      	ldr	r7, [sp, #20]
 8012d5c:	4b9a      	ldr	r3, [pc, #616]	@ (8012fc8 <_dtoa_r+0x2d8>)
 8012d5e:	bfbc      	itt	lt
 8012d60:	2201      	movlt	r2, #1
 8012d62:	6032      	strlt	r2, [r6, #0]
 8012d64:	43bb      	bics	r3, r7
 8012d66:	d112      	bne.n	8012d8e <_dtoa_r+0x9e>
 8012d68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012d6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012d6e:	6013      	str	r3, [r2, #0]
 8012d70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012d74:	4323      	orrs	r3, r4
 8012d76:	f000 855a 	beq.w	801382e <_dtoa_r+0xb3e>
 8012d7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012d7c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012fdc <_dtoa_r+0x2ec>
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	f000 855c 	beq.w	801383e <_dtoa_r+0xb4e>
 8012d86:	f10a 0303 	add.w	r3, sl, #3
 8012d8a:	f000 bd56 	b.w	801383a <_dtoa_r+0xb4a>
 8012d8e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012d92:	2200      	movs	r2, #0
 8012d94:	ec51 0b17 	vmov	r0, r1, d7
 8012d98:	2300      	movs	r3, #0
 8012d9a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012d9e:	f7ed febb 	bl	8000b18 <__aeabi_dcmpeq>
 8012da2:	4680      	mov	r8, r0
 8012da4:	b158      	cbz	r0, 8012dbe <_dtoa_r+0xce>
 8012da6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012da8:	2301      	movs	r3, #1
 8012daa:	6013      	str	r3, [r2, #0]
 8012dac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012dae:	b113      	cbz	r3, 8012db6 <_dtoa_r+0xc6>
 8012db0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012db2:	4b86      	ldr	r3, [pc, #536]	@ (8012fcc <_dtoa_r+0x2dc>)
 8012db4:	6013      	str	r3, [r2, #0]
 8012db6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012fe0 <_dtoa_r+0x2f0>
 8012dba:	f000 bd40 	b.w	801383e <_dtoa_r+0xb4e>
 8012dbe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012dc2:	aa14      	add	r2, sp, #80	@ 0x50
 8012dc4:	a915      	add	r1, sp, #84	@ 0x54
 8012dc6:	4648      	mov	r0, r9
 8012dc8:	f001 f984 	bl	80140d4 <__d2b>
 8012dcc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012dd0:	9002      	str	r0, [sp, #8]
 8012dd2:	2e00      	cmp	r6, #0
 8012dd4:	d078      	beq.n	8012ec8 <_dtoa_r+0x1d8>
 8012dd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012dd8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012ddc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012de0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012de4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012de8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012dec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012df0:	4619      	mov	r1, r3
 8012df2:	2200      	movs	r2, #0
 8012df4:	4b76      	ldr	r3, [pc, #472]	@ (8012fd0 <_dtoa_r+0x2e0>)
 8012df6:	f7ed fa6f 	bl	80002d8 <__aeabi_dsub>
 8012dfa:	a36b      	add	r3, pc, #428	@ (adr r3, 8012fa8 <_dtoa_r+0x2b8>)
 8012dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e00:	f7ed fc22 	bl	8000648 <__aeabi_dmul>
 8012e04:	a36a      	add	r3, pc, #424	@ (adr r3, 8012fb0 <_dtoa_r+0x2c0>)
 8012e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e0a:	f7ed fa67 	bl	80002dc <__adddf3>
 8012e0e:	4604      	mov	r4, r0
 8012e10:	4630      	mov	r0, r6
 8012e12:	460d      	mov	r5, r1
 8012e14:	f7ed fbae 	bl	8000574 <__aeabi_i2d>
 8012e18:	a367      	add	r3, pc, #412	@ (adr r3, 8012fb8 <_dtoa_r+0x2c8>)
 8012e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e1e:	f7ed fc13 	bl	8000648 <__aeabi_dmul>
 8012e22:	4602      	mov	r2, r0
 8012e24:	460b      	mov	r3, r1
 8012e26:	4620      	mov	r0, r4
 8012e28:	4629      	mov	r1, r5
 8012e2a:	f7ed fa57 	bl	80002dc <__adddf3>
 8012e2e:	4604      	mov	r4, r0
 8012e30:	460d      	mov	r5, r1
 8012e32:	f7ed feb9 	bl	8000ba8 <__aeabi_d2iz>
 8012e36:	2200      	movs	r2, #0
 8012e38:	4607      	mov	r7, r0
 8012e3a:	2300      	movs	r3, #0
 8012e3c:	4620      	mov	r0, r4
 8012e3e:	4629      	mov	r1, r5
 8012e40:	f7ed fe74 	bl	8000b2c <__aeabi_dcmplt>
 8012e44:	b140      	cbz	r0, 8012e58 <_dtoa_r+0x168>
 8012e46:	4638      	mov	r0, r7
 8012e48:	f7ed fb94 	bl	8000574 <__aeabi_i2d>
 8012e4c:	4622      	mov	r2, r4
 8012e4e:	462b      	mov	r3, r5
 8012e50:	f7ed fe62 	bl	8000b18 <__aeabi_dcmpeq>
 8012e54:	b900      	cbnz	r0, 8012e58 <_dtoa_r+0x168>
 8012e56:	3f01      	subs	r7, #1
 8012e58:	2f16      	cmp	r7, #22
 8012e5a:	d852      	bhi.n	8012f02 <_dtoa_r+0x212>
 8012e5c:	4b5d      	ldr	r3, [pc, #372]	@ (8012fd4 <_dtoa_r+0x2e4>)
 8012e5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012e6a:	f7ed fe5f 	bl	8000b2c <__aeabi_dcmplt>
 8012e6e:	2800      	cmp	r0, #0
 8012e70:	d049      	beq.n	8012f06 <_dtoa_r+0x216>
 8012e72:	3f01      	subs	r7, #1
 8012e74:	2300      	movs	r3, #0
 8012e76:	9310      	str	r3, [sp, #64]	@ 0x40
 8012e78:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012e7a:	1b9b      	subs	r3, r3, r6
 8012e7c:	1e5a      	subs	r2, r3, #1
 8012e7e:	bf45      	ittet	mi
 8012e80:	f1c3 0301 	rsbmi	r3, r3, #1
 8012e84:	9300      	strmi	r3, [sp, #0]
 8012e86:	2300      	movpl	r3, #0
 8012e88:	2300      	movmi	r3, #0
 8012e8a:	9206      	str	r2, [sp, #24]
 8012e8c:	bf54      	ite	pl
 8012e8e:	9300      	strpl	r3, [sp, #0]
 8012e90:	9306      	strmi	r3, [sp, #24]
 8012e92:	2f00      	cmp	r7, #0
 8012e94:	db39      	blt.n	8012f0a <_dtoa_r+0x21a>
 8012e96:	9b06      	ldr	r3, [sp, #24]
 8012e98:	970d      	str	r7, [sp, #52]	@ 0x34
 8012e9a:	443b      	add	r3, r7
 8012e9c:	9306      	str	r3, [sp, #24]
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	9308      	str	r3, [sp, #32]
 8012ea2:	9b07      	ldr	r3, [sp, #28]
 8012ea4:	2b09      	cmp	r3, #9
 8012ea6:	d863      	bhi.n	8012f70 <_dtoa_r+0x280>
 8012ea8:	2b05      	cmp	r3, #5
 8012eaa:	bfc4      	itt	gt
 8012eac:	3b04      	subgt	r3, #4
 8012eae:	9307      	strgt	r3, [sp, #28]
 8012eb0:	9b07      	ldr	r3, [sp, #28]
 8012eb2:	f1a3 0302 	sub.w	r3, r3, #2
 8012eb6:	bfcc      	ite	gt
 8012eb8:	2400      	movgt	r4, #0
 8012eba:	2401      	movle	r4, #1
 8012ebc:	2b03      	cmp	r3, #3
 8012ebe:	d863      	bhi.n	8012f88 <_dtoa_r+0x298>
 8012ec0:	e8df f003 	tbb	[pc, r3]
 8012ec4:	2b375452 	.word	0x2b375452
 8012ec8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012ecc:	441e      	add	r6, r3
 8012ece:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012ed2:	2b20      	cmp	r3, #32
 8012ed4:	bfc1      	itttt	gt
 8012ed6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012eda:	409f      	lslgt	r7, r3
 8012edc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012ee0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012ee4:	bfd6      	itet	le
 8012ee6:	f1c3 0320 	rsble	r3, r3, #32
 8012eea:	ea47 0003 	orrgt.w	r0, r7, r3
 8012eee:	fa04 f003 	lslle.w	r0, r4, r3
 8012ef2:	f7ed fb2f 	bl	8000554 <__aeabi_ui2d>
 8012ef6:	2201      	movs	r2, #1
 8012ef8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012efc:	3e01      	subs	r6, #1
 8012efe:	9212      	str	r2, [sp, #72]	@ 0x48
 8012f00:	e776      	b.n	8012df0 <_dtoa_r+0x100>
 8012f02:	2301      	movs	r3, #1
 8012f04:	e7b7      	b.n	8012e76 <_dtoa_r+0x186>
 8012f06:	9010      	str	r0, [sp, #64]	@ 0x40
 8012f08:	e7b6      	b.n	8012e78 <_dtoa_r+0x188>
 8012f0a:	9b00      	ldr	r3, [sp, #0]
 8012f0c:	1bdb      	subs	r3, r3, r7
 8012f0e:	9300      	str	r3, [sp, #0]
 8012f10:	427b      	negs	r3, r7
 8012f12:	9308      	str	r3, [sp, #32]
 8012f14:	2300      	movs	r3, #0
 8012f16:	930d      	str	r3, [sp, #52]	@ 0x34
 8012f18:	e7c3      	b.n	8012ea2 <_dtoa_r+0x1b2>
 8012f1a:	2301      	movs	r3, #1
 8012f1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f20:	eb07 0b03 	add.w	fp, r7, r3
 8012f24:	f10b 0301 	add.w	r3, fp, #1
 8012f28:	2b01      	cmp	r3, #1
 8012f2a:	9303      	str	r3, [sp, #12]
 8012f2c:	bfb8      	it	lt
 8012f2e:	2301      	movlt	r3, #1
 8012f30:	e006      	b.n	8012f40 <_dtoa_r+0x250>
 8012f32:	2301      	movs	r3, #1
 8012f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	dd28      	ble.n	8012f8e <_dtoa_r+0x29e>
 8012f3c:	469b      	mov	fp, r3
 8012f3e:	9303      	str	r3, [sp, #12]
 8012f40:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012f44:	2100      	movs	r1, #0
 8012f46:	2204      	movs	r2, #4
 8012f48:	f102 0514 	add.w	r5, r2, #20
 8012f4c:	429d      	cmp	r5, r3
 8012f4e:	d926      	bls.n	8012f9e <_dtoa_r+0x2ae>
 8012f50:	6041      	str	r1, [r0, #4]
 8012f52:	4648      	mov	r0, r9
 8012f54:	f000 fd9c 	bl	8013a90 <_Balloc>
 8012f58:	4682      	mov	sl, r0
 8012f5a:	2800      	cmp	r0, #0
 8012f5c:	d142      	bne.n	8012fe4 <_dtoa_r+0x2f4>
 8012f5e:	4b1e      	ldr	r3, [pc, #120]	@ (8012fd8 <_dtoa_r+0x2e8>)
 8012f60:	4602      	mov	r2, r0
 8012f62:	f240 11af 	movw	r1, #431	@ 0x1af
 8012f66:	e6da      	b.n	8012d1e <_dtoa_r+0x2e>
 8012f68:	2300      	movs	r3, #0
 8012f6a:	e7e3      	b.n	8012f34 <_dtoa_r+0x244>
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	e7d5      	b.n	8012f1c <_dtoa_r+0x22c>
 8012f70:	2401      	movs	r4, #1
 8012f72:	2300      	movs	r3, #0
 8012f74:	9307      	str	r3, [sp, #28]
 8012f76:	9409      	str	r4, [sp, #36]	@ 0x24
 8012f78:	f04f 3bff 	mov.w	fp, #4294967295
 8012f7c:	2200      	movs	r2, #0
 8012f7e:	f8cd b00c 	str.w	fp, [sp, #12]
 8012f82:	2312      	movs	r3, #18
 8012f84:	920c      	str	r2, [sp, #48]	@ 0x30
 8012f86:	e7db      	b.n	8012f40 <_dtoa_r+0x250>
 8012f88:	2301      	movs	r3, #1
 8012f8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f8c:	e7f4      	b.n	8012f78 <_dtoa_r+0x288>
 8012f8e:	f04f 0b01 	mov.w	fp, #1
 8012f92:	f8cd b00c 	str.w	fp, [sp, #12]
 8012f96:	465b      	mov	r3, fp
 8012f98:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012f9c:	e7d0      	b.n	8012f40 <_dtoa_r+0x250>
 8012f9e:	3101      	adds	r1, #1
 8012fa0:	0052      	lsls	r2, r2, #1
 8012fa2:	e7d1      	b.n	8012f48 <_dtoa_r+0x258>
 8012fa4:	f3af 8000 	nop.w
 8012fa8:	636f4361 	.word	0x636f4361
 8012fac:	3fd287a7 	.word	0x3fd287a7
 8012fb0:	8b60c8b3 	.word	0x8b60c8b3
 8012fb4:	3fc68a28 	.word	0x3fc68a28
 8012fb8:	509f79fb 	.word	0x509f79fb
 8012fbc:	3fd34413 	.word	0x3fd34413
 8012fc0:	080169a1 	.word	0x080169a1
 8012fc4:	080169b8 	.word	0x080169b8
 8012fc8:	7ff00000 	.word	0x7ff00000
 8012fcc:	08016971 	.word	0x08016971
 8012fd0:	3ff80000 	.word	0x3ff80000
 8012fd4:	08016b08 	.word	0x08016b08
 8012fd8:	08016a10 	.word	0x08016a10
 8012fdc:	0801699d 	.word	0x0801699d
 8012fe0:	08016970 	.word	0x08016970
 8012fe4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012fe8:	6018      	str	r0, [r3, #0]
 8012fea:	9b03      	ldr	r3, [sp, #12]
 8012fec:	2b0e      	cmp	r3, #14
 8012fee:	f200 80a1 	bhi.w	8013134 <_dtoa_r+0x444>
 8012ff2:	2c00      	cmp	r4, #0
 8012ff4:	f000 809e 	beq.w	8013134 <_dtoa_r+0x444>
 8012ff8:	2f00      	cmp	r7, #0
 8012ffa:	dd33      	ble.n	8013064 <_dtoa_r+0x374>
 8012ffc:	4b9c      	ldr	r3, [pc, #624]	@ (8013270 <_dtoa_r+0x580>)
 8012ffe:	f007 020f 	and.w	r2, r7, #15
 8013002:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013006:	ed93 7b00 	vldr	d7, [r3]
 801300a:	05f8      	lsls	r0, r7, #23
 801300c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013010:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013014:	d516      	bpl.n	8013044 <_dtoa_r+0x354>
 8013016:	4b97      	ldr	r3, [pc, #604]	@ (8013274 <_dtoa_r+0x584>)
 8013018:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801301c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013020:	f7ed fc3c 	bl	800089c <__aeabi_ddiv>
 8013024:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013028:	f004 040f 	and.w	r4, r4, #15
 801302c:	2603      	movs	r6, #3
 801302e:	4d91      	ldr	r5, [pc, #580]	@ (8013274 <_dtoa_r+0x584>)
 8013030:	b954      	cbnz	r4, 8013048 <_dtoa_r+0x358>
 8013032:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013036:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801303a:	f7ed fc2f 	bl	800089c <__aeabi_ddiv>
 801303e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013042:	e028      	b.n	8013096 <_dtoa_r+0x3a6>
 8013044:	2602      	movs	r6, #2
 8013046:	e7f2      	b.n	801302e <_dtoa_r+0x33e>
 8013048:	07e1      	lsls	r1, r4, #31
 801304a:	d508      	bpl.n	801305e <_dtoa_r+0x36e>
 801304c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013050:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013054:	f7ed faf8 	bl	8000648 <__aeabi_dmul>
 8013058:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801305c:	3601      	adds	r6, #1
 801305e:	1064      	asrs	r4, r4, #1
 8013060:	3508      	adds	r5, #8
 8013062:	e7e5      	b.n	8013030 <_dtoa_r+0x340>
 8013064:	f000 80af 	beq.w	80131c6 <_dtoa_r+0x4d6>
 8013068:	427c      	negs	r4, r7
 801306a:	4b81      	ldr	r3, [pc, #516]	@ (8013270 <_dtoa_r+0x580>)
 801306c:	4d81      	ldr	r5, [pc, #516]	@ (8013274 <_dtoa_r+0x584>)
 801306e:	f004 020f 	and.w	r2, r4, #15
 8013072:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013076:	e9d3 2300 	ldrd	r2, r3, [r3]
 801307a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801307e:	f7ed fae3 	bl	8000648 <__aeabi_dmul>
 8013082:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013086:	1124      	asrs	r4, r4, #4
 8013088:	2300      	movs	r3, #0
 801308a:	2602      	movs	r6, #2
 801308c:	2c00      	cmp	r4, #0
 801308e:	f040 808f 	bne.w	80131b0 <_dtoa_r+0x4c0>
 8013092:	2b00      	cmp	r3, #0
 8013094:	d1d3      	bne.n	801303e <_dtoa_r+0x34e>
 8013096:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013098:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801309c:	2b00      	cmp	r3, #0
 801309e:	f000 8094 	beq.w	80131ca <_dtoa_r+0x4da>
 80130a2:	4b75      	ldr	r3, [pc, #468]	@ (8013278 <_dtoa_r+0x588>)
 80130a4:	2200      	movs	r2, #0
 80130a6:	4620      	mov	r0, r4
 80130a8:	4629      	mov	r1, r5
 80130aa:	f7ed fd3f 	bl	8000b2c <__aeabi_dcmplt>
 80130ae:	2800      	cmp	r0, #0
 80130b0:	f000 808b 	beq.w	80131ca <_dtoa_r+0x4da>
 80130b4:	9b03      	ldr	r3, [sp, #12]
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	f000 8087 	beq.w	80131ca <_dtoa_r+0x4da>
 80130bc:	f1bb 0f00 	cmp.w	fp, #0
 80130c0:	dd34      	ble.n	801312c <_dtoa_r+0x43c>
 80130c2:	4620      	mov	r0, r4
 80130c4:	4b6d      	ldr	r3, [pc, #436]	@ (801327c <_dtoa_r+0x58c>)
 80130c6:	2200      	movs	r2, #0
 80130c8:	4629      	mov	r1, r5
 80130ca:	f7ed fabd 	bl	8000648 <__aeabi_dmul>
 80130ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80130d2:	f107 38ff 	add.w	r8, r7, #4294967295
 80130d6:	3601      	adds	r6, #1
 80130d8:	465c      	mov	r4, fp
 80130da:	4630      	mov	r0, r6
 80130dc:	f7ed fa4a 	bl	8000574 <__aeabi_i2d>
 80130e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80130e4:	f7ed fab0 	bl	8000648 <__aeabi_dmul>
 80130e8:	4b65      	ldr	r3, [pc, #404]	@ (8013280 <_dtoa_r+0x590>)
 80130ea:	2200      	movs	r2, #0
 80130ec:	f7ed f8f6 	bl	80002dc <__adddf3>
 80130f0:	4605      	mov	r5, r0
 80130f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80130f6:	2c00      	cmp	r4, #0
 80130f8:	d16a      	bne.n	80131d0 <_dtoa_r+0x4e0>
 80130fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80130fe:	4b61      	ldr	r3, [pc, #388]	@ (8013284 <_dtoa_r+0x594>)
 8013100:	2200      	movs	r2, #0
 8013102:	f7ed f8e9 	bl	80002d8 <__aeabi_dsub>
 8013106:	4602      	mov	r2, r0
 8013108:	460b      	mov	r3, r1
 801310a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801310e:	462a      	mov	r2, r5
 8013110:	4633      	mov	r3, r6
 8013112:	f7ed fd29 	bl	8000b68 <__aeabi_dcmpgt>
 8013116:	2800      	cmp	r0, #0
 8013118:	f040 8298 	bne.w	801364c <_dtoa_r+0x95c>
 801311c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013120:	462a      	mov	r2, r5
 8013122:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013126:	f7ed fd01 	bl	8000b2c <__aeabi_dcmplt>
 801312a:	bb38      	cbnz	r0, 801317c <_dtoa_r+0x48c>
 801312c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013130:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013134:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013136:	2b00      	cmp	r3, #0
 8013138:	f2c0 8157 	blt.w	80133ea <_dtoa_r+0x6fa>
 801313c:	2f0e      	cmp	r7, #14
 801313e:	f300 8154 	bgt.w	80133ea <_dtoa_r+0x6fa>
 8013142:	4b4b      	ldr	r3, [pc, #300]	@ (8013270 <_dtoa_r+0x580>)
 8013144:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013148:	ed93 7b00 	vldr	d7, [r3]
 801314c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801314e:	2b00      	cmp	r3, #0
 8013150:	ed8d 7b00 	vstr	d7, [sp]
 8013154:	f280 80e5 	bge.w	8013322 <_dtoa_r+0x632>
 8013158:	9b03      	ldr	r3, [sp, #12]
 801315a:	2b00      	cmp	r3, #0
 801315c:	f300 80e1 	bgt.w	8013322 <_dtoa_r+0x632>
 8013160:	d10c      	bne.n	801317c <_dtoa_r+0x48c>
 8013162:	4b48      	ldr	r3, [pc, #288]	@ (8013284 <_dtoa_r+0x594>)
 8013164:	2200      	movs	r2, #0
 8013166:	ec51 0b17 	vmov	r0, r1, d7
 801316a:	f7ed fa6d 	bl	8000648 <__aeabi_dmul>
 801316e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013172:	f7ed fcef 	bl	8000b54 <__aeabi_dcmpge>
 8013176:	2800      	cmp	r0, #0
 8013178:	f000 8266 	beq.w	8013648 <_dtoa_r+0x958>
 801317c:	2400      	movs	r4, #0
 801317e:	4625      	mov	r5, r4
 8013180:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013182:	4656      	mov	r6, sl
 8013184:	ea6f 0803 	mvn.w	r8, r3
 8013188:	2700      	movs	r7, #0
 801318a:	4621      	mov	r1, r4
 801318c:	4648      	mov	r0, r9
 801318e:	f000 fcbf 	bl	8013b10 <_Bfree>
 8013192:	2d00      	cmp	r5, #0
 8013194:	f000 80bd 	beq.w	8013312 <_dtoa_r+0x622>
 8013198:	b12f      	cbz	r7, 80131a6 <_dtoa_r+0x4b6>
 801319a:	42af      	cmp	r7, r5
 801319c:	d003      	beq.n	80131a6 <_dtoa_r+0x4b6>
 801319e:	4639      	mov	r1, r7
 80131a0:	4648      	mov	r0, r9
 80131a2:	f000 fcb5 	bl	8013b10 <_Bfree>
 80131a6:	4629      	mov	r1, r5
 80131a8:	4648      	mov	r0, r9
 80131aa:	f000 fcb1 	bl	8013b10 <_Bfree>
 80131ae:	e0b0      	b.n	8013312 <_dtoa_r+0x622>
 80131b0:	07e2      	lsls	r2, r4, #31
 80131b2:	d505      	bpl.n	80131c0 <_dtoa_r+0x4d0>
 80131b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80131b8:	f7ed fa46 	bl	8000648 <__aeabi_dmul>
 80131bc:	3601      	adds	r6, #1
 80131be:	2301      	movs	r3, #1
 80131c0:	1064      	asrs	r4, r4, #1
 80131c2:	3508      	adds	r5, #8
 80131c4:	e762      	b.n	801308c <_dtoa_r+0x39c>
 80131c6:	2602      	movs	r6, #2
 80131c8:	e765      	b.n	8013096 <_dtoa_r+0x3a6>
 80131ca:	9c03      	ldr	r4, [sp, #12]
 80131cc:	46b8      	mov	r8, r7
 80131ce:	e784      	b.n	80130da <_dtoa_r+0x3ea>
 80131d0:	4b27      	ldr	r3, [pc, #156]	@ (8013270 <_dtoa_r+0x580>)
 80131d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80131d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80131d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80131dc:	4454      	add	r4, sl
 80131de:	2900      	cmp	r1, #0
 80131e0:	d054      	beq.n	801328c <_dtoa_r+0x59c>
 80131e2:	4929      	ldr	r1, [pc, #164]	@ (8013288 <_dtoa_r+0x598>)
 80131e4:	2000      	movs	r0, #0
 80131e6:	f7ed fb59 	bl	800089c <__aeabi_ddiv>
 80131ea:	4633      	mov	r3, r6
 80131ec:	462a      	mov	r2, r5
 80131ee:	f7ed f873 	bl	80002d8 <__aeabi_dsub>
 80131f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80131f6:	4656      	mov	r6, sl
 80131f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80131fc:	f7ed fcd4 	bl	8000ba8 <__aeabi_d2iz>
 8013200:	4605      	mov	r5, r0
 8013202:	f7ed f9b7 	bl	8000574 <__aeabi_i2d>
 8013206:	4602      	mov	r2, r0
 8013208:	460b      	mov	r3, r1
 801320a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801320e:	f7ed f863 	bl	80002d8 <__aeabi_dsub>
 8013212:	3530      	adds	r5, #48	@ 0x30
 8013214:	4602      	mov	r2, r0
 8013216:	460b      	mov	r3, r1
 8013218:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801321c:	f806 5b01 	strb.w	r5, [r6], #1
 8013220:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013224:	f7ed fc82 	bl	8000b2c <__aeabi_dcmplt>
 8013228:	2800      	cmp	r0, #0
 801322a:	d172      	bne.n	8013312 <_dtoa_r+0x622>
 801322c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013230:	4911      	ldr	r1, [pc, #68]	@ (8013278 <_dtoa_r+0x588>)
 8013232:	2000      	movs	r0, #0
 8013234:	f7ed f850 	bl	80002d8 <__aeabi_dsub>
 8013238:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801323c:	f7ed fc76 	bl	8000b2c <__aeabi_dcmplt>
 8013240:	2800      	cmp	r0, #0
 8013242:	f040 80b4 	bne.w	80133ae <_dtoa_r+0x6be>
 8013246:	42a6      	cmp	r6, r4
 8013248:	f43f af70 	beq.w	801312c <_dtoa_r+0x43c>
 801324c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013250:	4b0a      	ldr	r3, [pc, #40]	@ (801327c <_dtoa_r+0x58c>)
 8013252:	2200      	movs	r2, #0
 8013254:	f7ed f9f8 	bl	8000648 <__aeabi_dmul>
 8013258:	4b08      	ldr	r3, [pc, #32]	@ (801327c <_dtoa_r+0x58c>)
 801325a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801325e:	2200      	movs	r2, #0
 8013260:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013264:	f7ed f9f0 	bl	8000648 <__aeabi_dmul>
 8013268:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801326c:	e7c4      	b.n	80131f8 <_dtoa_r+0x508>
 801326e:	bf00      	nop
 8013270:	08016b08 	.word	0x08016b08
 8013274:	08016ae0 	.word	0x08016ae0
 8013278:	3ff00000 	.word	0x3ff00000
 801327c:	40240000 	.word	0x40240000
 8013280:	401c0000 	.word	0x401c0000
 8013284:	40140000 	.word	0x40140000
 8013288:	3fe00000 	.word	0x3fe00000
 801328c:	4631      	mov	r1, r6
 801328e:	4628      	mov	r0, r5
 8013290:	f7ed f9da 	bl	8000648 <__aeabi_dmul>
 8013294:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013298:	9413      	str	r4, [sp, #76]	@ 0x4c
 801329a:	4656      	mov	r6, sl
 801329c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132a0:	f7ed fc82 	bl	8000ba8 <__aeabi_d2iz>
 80132a4:	4605      	mov	r5, r0
 80132a6:	f7ed f965 	bl	8000574 <__aeabi_i2d>
 80132aa:	4602      	mov	r2, r0
 80132ac:	460b      	mov	r3, r1
 80132ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132b2:	f7ed f811 	bl	80002d8 <__aeabi_dsub>
 80132b6:	3530      	adds	r5, #48	@ 0x30
 80132b8:	f806 5b01 	strb.w	r5, [r6], #1
 80132bc:	4602      	mov	r2, r0
 80132be:	460b      	mov	r3, r1
 80132c0:	42a6      	cmp	r6, r4
 80132c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80132c6:	f04f 0200 	mov.w	r2, #0
 80132ca:	d124      	bne.n	8013316 <_dtoa_r+0x626>
 80132cc:	4baf      	ldr	r3, [pc, #700]	@ (801358c <_dtoa_r+0x89c>)
 80132ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80132d2:	f7ed f803 	bl	80002dc <__adddf3>
 80132d6:	4602      	mov	r2, r0
 80132d8:	460b      	mov	r3, r1
 80132da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132de:	f7ed fc43 	bl	8000b68 <__aeabi_dcmpgt>
 80132e2:	2800      	cmp	r0, #0
 80132e4:	d163      	bne.n	80133ae <_dtoa_r+0x6be>
 80132e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80132ea:	49a8      	ldr	r1, [pc, #672]	@ (801358c <_dtoa_r+0x89c>)
 80132ec:	2000      	movs	r0, #0
 80132ee:	f7ec fff3 	bl	80002d8 <__aeabi_dsub>
 80132f2:	4602      	mov	r2, r0
 80132f4:	460b      	mov	r3, r1
 80132f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132fa:	f7ed fc17 	bl	8000b2c <__aeabi_dcmplt>
 80132fe:	2800      	cmp	r0, #0
 8013300:	f43f af14 	beq.w	801312c <_dtoa_r+0x43c>
 8013304:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8013306:	1e73      	subs	r3, r6, #1
 8013308:	9313      	str	r3, [sp, #76]	@ 0x4c
 801330a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801330e:	2b30      	cmp	r3, #48	@ 0x30
 8013310:	d0f8      	beq.n	8013304 <_dtoa_r+0x614>
 8013312:	4647      	mov	r7, r8
 8013314:	e03b      	b.n	801338e <_dtoa_r+0x69e>
 8013316:	4b9e      	ldr	r3, [pc, #632]	@ (8013590 <_dtoa_r+0x8a0>)
 8013318:	f7ed f996 	bl	8000648 <__aeabi_dmul>
 801331c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013320:	e7bc      	b.n	801329c <_dtoa_r+0x5ac>
 8013322:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013326:	4656      	mov	r6, sl
 8013328:	e9dd 2300 	ldrd	r2, r3, [sp]
 801332c:	4620      	mov	r0, r4
 801332e:	4629      	mov	r1, r5
 8013330:	f7ed fab4 	bl	800089c <__aeabi_ddiv>
 8013334:	f7ed fc38 	bl	8000ba8 <__aeabi_d2iz>
 8013338:	4680      	mov	r8, r0
 801333a:	f7ed f91b 	bl	8000574 <__aeabi_i2d>
 801333e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013342:	f7ed f981 	bl	8000648 <__aeabi_dmul>
 8013346:	4602      	mov	r2, r0
 8013348:	460b      	mov	r3, r1
 801334a:	4620      	mov	r0, r4
 801334c:	4629      	mov	r1, r5
 801334e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013352:	f7ec ffc1 	bl	80002d8 <__aeabi_dsub>
 8013356:	f806 4b01 	strb.w	r4, [r6], #1
 801335a:	9d03      	ldr	r5, [sp, #12]
 801335c:	eba6 040a 	sub.w	r4, r6, sl
 8013360:	42a5      	cmp	r5, r4
 8013362:	4602      	mov	r2, r0
 8013364:	460b      	mov	r3, r1
 8013366:	d133      	bne.n	80133d0 <_dtoa_r+0x6e0>
 8013368:	f7ec ffb8 	bl	80002dc <__adddf3>
 801336c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013370:	4604      	mov	r4, r0
 8013372:	460d      	mov	r5, r1
 8013374:	f7ed fbf8 	bl	8000b68 <__aeabi_dcmpgt>
 8013378:	b9c0      	cbnz	r0, 80133ac <_dtoa_r+0x6bc>
 801337a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801337e:	4620      	mov	r0, r4
 8013380:	4629      	mov	r1, r5
 8013382:	f7ed fbc9 	bl	8000b18 <__aeabi_dcmpeq>
 8013386:	b110      	cbz	r0, 801338e <_dtoa_r+0x69e>
 8013388:	f018 0f01 	tst.w	r8, #1
 801338c:	d10e      	bne.n	80133ac <_dtoa_r+0x6bc>
 801338e:	9902      	ldr	r1, [sp, #8]
 8013390:	4648      	mov	r0, r9
 8013392:	f000 fbbd 	bl	8013b10 <_Bfree>
 8013396:	2300      	movs	r3, #0
 8013398:	7033      	strb	r3, [r6, #0]
 801339a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801339c:	3701      	adds	r7, #1
 801339e:	601f      	str	r7, [r3, #0]
 80133a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	f000 824b 	beq.w	801383e <_dtoa_r+0xb4e>
 80133a8:	601e      	str	r6, [r3, #0]
 80133aa:	e248      	b.n	801383e <_dtoa_r+0xb4e>
 80133ac:	46b8      	mov	r8, r7
 80133ae:	4633      	mov	r3, r6
 80133b0:	461e      	mov	r6, r3
 80133b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80133b6:	2a39      	cmp	r2, #57	@ 0x39
 80133b8:	d106      	bne.n	80133c8 <_dtoa_r+0x6d8>
 80133ba:	459a      	cmp	sl, r3
 80133bc:	d1f8      	bne.n	80133b0 <_dtoa_r+0x6c0>
 80133be:	2230      	movs	r2, #48	@ 0x30
 80133c0:	f108 0801 	add.w	r8, r8, #1
 80133c4:	f88a 2000 	strb.w	r2, [sl]
 80133c8:	781a      	ldrb	r2, [r3, #0]
 80133ca:	3201      	adds	r2, #1
 80133cc:	701a      	strb	r2, [r3, #0]
 80133ce:	e7a0      	b.n	8013312 <_dtoa_r+0x622>
 80133d0:	4b6f      	ldr	r3, [pc, #444]	@ (8013590 <_dtoa_r+0x8a0>)
 80133d2:	2200      	movs	r2, #0
 80133d4:	f7ed f938 	bl	8000648 <__aeabi_dmul>
 80133d8:	2200      	movs	r2, #0
 80133da:	2300      	movs	r3, #0
 80133dc:	4604      	mov	r4, r0
 80133de:	460d      	mov	r5, r1
 80133e0:	f7ed fb9a 	bl	8000b18 <__aeabi_dcmpeq>
 80133e4:	2800      	cmp	r0, #0
 80133e6:	d09f      	beq.n	8013328 <_dtoa_r+0x638>
 80133e8:	e7d1      	b.n	801338e <_dtoa_r+0x69e>
 80133ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80133ec:	2a00      	cmp	r2, #0
 80133ee:	f000 80ea 	beq.w	80135c6 <_dtoa_r+0x8d6>
 80133f2:	9a07      	ldr	r2, [sp, #28]
 80133f4:	2a01      	cmp	r2, #1
 80133f6:	f300 80cd 	bgt.w	8013594 <_dtoa_r+0x8a4>
 80133fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80133fc:	2a00      	cmp	r2, #0
 80133fe:	f000 80c1 	beq.w	8013584 <_dtoa_r+0x894>
 8013402:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013406:	9c08      	ldr	r4, [sp, #32]
 8013408:	9e00      	ldr	r6, [sp, #0]
 801340a:	9a00      	ldr	r2, [sp, #0]
 801340c:	441a      	add	r2, r3
 801340e:	9200      	str	r2, [sp, #0]
 8013410:	9a06      	ldr	r2, [sp, #24]
 8013412:	2101      	movs	r1, #1
 8013414:	441a      	add	r2, r3
 8013416:	4648      	mov	r0, r9
 8013418:	9206      	str	r2, [sp, #24]
 801341a:	f000 fc2d 	bl	8013c78 <__i2b>
 801341e:	4605      	mov	r5, r0
 8013420:	b166      	cbz	r6, 801343c <_dtoa_r+0x74c>
 8013422:	9b06      	ldr	r3, [sp, #24]
 8013424:	2b00      	cmp	r3, #0
 8013426:	dd09      	ble.n	801343c <_dtoa_r+0x74c>
 8013428:	42b3      	cmp	r3, r6
 801342a:	9a00      	ldr	r2, [sp, #0]
 801342c:	bfa8      	it	ge
 801342e:	4633      	movge	r3, r6
 8013430:	1ad2      	subs	r2, r2, r3
 8013432:	9200      	str	r2, [sp, #0]
 8013434:	9a06      	ldr	r2, [sp, #24]
 8013436:	1af6      	subs	r6, r6, r3
 8013438:	1ad3      	subs	r3, r2, r3
 801343a:	9306      	str	r3, [sp, #24]
 801343c:	9b08      	ldr	r3, [sp, #32]
 801343e:	b30b      	cbz	r3, 8013484 <_dtoa_r+0x794>
 8013440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013442:	2b00      	cmp	r3, #0
 8013444:	f000 80c6 	beq.w	80135d4 <_dtoa_r+0x8e4>
 8013448:	2c00      	cmp	r4, #0
 801344a:	f000 80c0 	beq.w	80135ce <_dtoa_r+0x8de>
 801344e:	4629      	mov	r1, r5
 8013450:	4622      	mov	r2, r4
 8013452:	4648      	mov	r0, r9
 8013454:	f000 fcc8 	bl	8013de8 <__pow5mult>
 8013458:	9a02      	ldr	r2, [sp, #8]
 801345a:	4601      	mov	r1, r0
 801345c:	4605      	mov	r5, r0
 801345e:	4648      	mov	r0, r9
 8013460:	f000 fc20 	bl	8013ca4 <__multiply>
 8013464:	9902      	ldr	r1, [sp, #8]
 8013466:	4680      	mov	r8, r0
 8013468:	4648      	mov	r0, r9
 801346a:	f000 fb51 	bl	8013b10 <_Bfree>
 801346e:	9b08      	ldr	r3, [sp, #32]
 8013470:	1b1b      	subs	r3, r3, r4
 8013472:	9308      	str	r3, [sp, #32]
 8013474:	f000 80b1 	beq.w	80135da <_dtoa_r+0x8ea>
 8013478:	9a08      	ldr	r2, [sp, #32]
 801347a:	4641      	mov	r1, r8
 801347c:	4648      	mov	r0, r9
 801347e:	f000 fcb3 	bl	8013de8 <__pow5mult>
 8013482:	9002      	str	r0, [sp, #8]
 8013484:	2101      	movs	r1, #1
 8013486:	4648      	mov	r0, r9
 8013488:	f000 fbf6 	bl	8013c78 <__i2b>
 801348c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801348e:	4604      	mov	r4, r0
 8013490:	2b00      	cmp	r3, #0
 8013492:	f000 81d8 	beq.w	8013846 <_dtoa_r+0xb56>
 8013496:	461a      	mov	r2, r3
 8013498:	4601      	mov	r1, r0
 801349a:	4648      	mov	r0, r9
 801349c:	f000 fca4 	bl	8013de8 <__pow5mult>
 80134a0:	9b07      	ldr	r3, [sp, #28]
 80134a2:	2b01      	cmp	r3, #1
 80134a4:	4604      	mov	r4, r0
 80134a6:	f300 809f 	bgt.w	80135e8 <_dtoa_r+0x8f8>
 80134aa:	9b04      	ldr	r3, [sp, #16]
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	f040 8097 	bne.w	80135e0 <_dtoa_r+0x8f0>
 80134b2:	9b05      	ldr	r3, [sp, #20]
 80134b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	f040 8093 	bne.w	80135e4 <_dtoa_r+0x8f4>
 80134be:	9b05      	ldr	r3, [sp, #20]
 80134c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80134c4:	0d1b      	lsrs	r3, r3, #20
 80134c6:	051b      	lsls	r3, r3, #20
 80134c8:	b133      	cbz	r3, 80134d8 <_dtoa_r+0x7e8>
 80134ca:	9b00      	ldr	r3, [sp, #0]
 80134cc:	3301      	adds	r3, #1
 80134ce:	9300      	str	r3, [sp, #0]
 80134d0:	9b06      	ldr	r3, [sp, #24]
 80134d2:	3301      	adds	r3, #1
 80134d4:	9306      	str	r3, [sp, #24]
 80134d6:	2301      	movs	r3, #1
 80134d8:	9308      	str	r3, [sp, #32]
 80134da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80134dc:	2b00      	cmp	r3, #0
 80134de:	f000 81b8 	beq.w	8013852 <_dtoa_r+0xb62>
 80134e2:	6923      	ldr	r3, [r4, #16]
 80134e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80134e8:	6918      	ldr	r0, [r3, #16]
 80134ea:	f000 fb79 	bl	8013be0 <__hi0bits>
 80134ee:	f1c0 0020 	rsb	r0, r0, #32
 80134f2:	9b06      	ldr	r3, [sp, #24]
 80134f4:	4418      	add	r0, r3
 80134f6:	f010 001f 	ands.w	r0, r0, #31
 80134fa:	f000 8082 	beq.w	8013602 <_dtoa_r+0x912>
 80134fe:	f1c0 0320 	rsb	r3, r0, #32
 8013502:	2b04      	cmp	r3, #4
 8013504:	dd73      	ble.n	80135ee <_dtoa_r+0x8fe>
 8013506:	9b00      	ldr	r3, [sp, #0]
 8013508:	f1c0 001c 	rsb	r0, r0, #28
 801350c:	4403      	add	r3, r0
 801350e:	9300      	str	r3, [sp, #0]
 8013510:	9b06      	ldr	r3, [sp, #24]
 8013512:	4403      	add	r3, r0
 8013514:	4406      	add	r6, r0
 8013516:	9306      	str	r3, [sp, #24]
 8013518:	9b00      	ldr	r3, [sp, #0]
 801351a:	2b00      	cmp	r3, #0
 801351c:	dd05      	ble.n	801352a <_dtoa_r+0x83a>
 801351e:	9902      	ldr	r1, [sp, #8]
 8013520:	461a      	mov	r2, r3
 8013522:	4648      	mov	r0, r9
 8013524:	f000 fcba 	bl	8013e9c <__lshift>
 8013528:	9002      	str	r0, [sp, #8]
 801352a:	9b06      	ldr	r3, [sp, #24]
 801352c:	2b00      	cmp	r3, #0
 801352e:	dd05      	ble.n	801353c <_dtoa_r+0x84c>
 8013530:	4621      	mov	r1, r4
 8013532:	461a      	mov	r2, r3
 8013534:	4648      	mov	r0, r9
 8013536:	f000 fcb1 	bl	8013e9c <__lshift>
 801353a:	4604      	mov	r4, r0
 801353c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801353e:	2b00      	cmp	r3, #0
 8013540:	d061      	beq.n	8013606 <_dtoa_r+0x916>
 8013542:	9802      	ldr	r0, [sp, #8]
 8013544:	4621      	mov	r1, r4
 8013546:	f000 fd15 	bl	8013f74 <__mcmp>
 801354a:	2800      	cmp	r0, #0
 801354c:	da5b      	bge.n	8013606 <_dtoa_r+0x916>
 801354e:	2300      	movs	r3, #0
 8013550:	9902      	ldr	r1, [sp, #8]
 8013552:	220a      	movs	r2, #10
 8013554:	4648      	mov	r0, r9
 8013556:	f000 fafd 	bl	8013b54 <__multadd>
 801355a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801355c:	9002      	str	r0, [sp, #8]
 801355e:	f107 38ff 	add.w	r8, r7, #4294967295
 8013562:	2b00      	cmp	r3, #0
 8013564:	f000 8177 	beq.w	8013856 <_dtoa_r+0xb66>
 8013568:	4629      	mov	r1, r5
 801356a:	2300      	movs	r3, #0
 801356c:	220a      	movs	r2, #10
 801356e:	4648      	mov	r0, r9
 8013570:	f000 faf0 	bl	8013b54 <__multadd>
 8013574:	f1bb 0f00 	cmp.w	fp, #0
 8013578:	4605      	mov	r5, r0
 801357a:	dc6f      	bgt.n	801365c <_dtoa_r+0x96c>
 801357c:	9b07      	ldr	r3, [sp, #28]
 801357e:	2b02      	cmp	r3, #2
 8013580:	dc49      	bgt.n	8013616 <_dtoa_r+0x926>
 8013582:	e06b      	b.n	801365c <_dtoa_r+0x96c>
 8013584:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013586:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801358a:	e73c      	b.n	8013406 <_dtoa_r+0x716>
 801358c:	3fe00000 	.word	0x3fe00000
 8013590:	40240000 	.word	0x40240000
 8013594:	9b03      	ldr	r3, [sp, #12]
 8013596:	1e5c      	subs	r4, r3, #1
 8013598:	9b08      	ldr	r3, [sp, #32]
 801359a:	42a3      	cmp	r3, r4
 801359c:	db09      	blt.n	80135b2 <_dtoa_r+0x8c2>
 801359e:	1b1c      	subs	r4, r3, r4
 80135a0:	9b03      	ldr	r3, [sp, #12]
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	f6bf af30 	bge.w	8013408 <_dtoa_r+0x718>
 80135a8:	9b00      	ldr	r3, [sp, #0]
 80135aa:	9a03      	ldr	r2, [sp, #12]
 80135ac:	1a9e      	subs	r6, r3, r2
 80135ae:	2300      	movs	r3, #0
 80135b0:	e72b      	b.n	801340a <_dtoa_r+0x71a>
 80135b2:	9b08      	ldr	r3, [sp, #32]
 80135b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80135b6:	9408      	str	r4, [sp, #32]
 80135b8:	1ae3      	subs	r3, r4, r3
 80135ba:	441a      	add	r2, r3
 80135bc:	9e00      	ldr	r6, [sp, #0]
 80135be:	9b03      	ldr	r3, [sp, #12]
 80135c0:	920d      	str	r2, [sp, #52]	@ 0x34
 80135c2:	2400      	movs	r4, #0
 80135c4:	e721      	b.n	801340a <_dtoa_r+0x71a>
 80135c6:	9c08      	ldr	r4, [sp, #32]
 80135c8:	9e00      	ldr	r6, [sp, #0]
 80135ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80135cc:	e728      	b.n	8013420 <_dtoa_r+0x730>
 80135ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80135d2:	e751      	b.n	8013478 <_dtoa_r+0x788>
 80135d4:	9a08      	ldr	r2, [sp, #32]
 80135d6:	9902      	ldr	r1, [sp, #8]
 80135d8:	e750      	b.n	801347c <_dtoa_r+0x78c>
 80135da:	f8cd 8008 	str.w	r8, [sp, #8]
 80135de:	e751      	b.n	8013484 <_dtoa_r+0x794>
 80135e0:	2300      	movs	r3, #0
 80135e2:	e779      	b.n	80134d8 <_dtoa_r+0x7e8>
 80135e4:	9b04      	ldr	r3, [sp, #16]
 80135e6:	e777      	b.n	80134d8 <_dtoa_r+0x7e8>
 80135e8:	2300      	movs	r3, #0
 80135ea:	9308      	str	r3, [sp, #32]
 80135ec:	e779      	b.n	80134e2 <_dtoa_r+0x7f2>
 80135ee:	d093      	beq.n	8013518 <_dtoa_r+0x828>
 80135f0:	9a00      	ldr	r2, [sp, #0]
 80135f2:	331c      	adds	r3, #28
 80135f4:	441a      	add	r2, r3
 80135f6:	9200      	str	r2, [sp, #0]
 80135f8:	9a06      	ldr	r2, [sp, #24]
 80135fa:	441a      	add	r2, r3
 80135fc:	441e      	add	r6, r3
 80135fe:	9206      	str	r2, [sp, #24]
 8013600:	e78a      	b.n	8013518 <_dtoa_r+0x828>
 8013602:	4603      	mov	r3, r0
 8013604:	e7f4      	b.n	80135f0 <_dtoa_r+0x900>
 8013606:	9b03      	ldr	r3, [sp, #12]
 8013608:	2b00      	cmp	r3, #0
 801360a:	46b8      	mov	r8, r7
 801360c:	dc20      	bgt.n	8013650 <_dtoa_r+0x960>
 801360e:	469b      	mov	fp, r3
 8013610:	9b07      	ldr	r3, [sp, #28]
 8013612:	2b02      	cmp	r3, #2
 8013614:	dd1e      	ble.n	8013654 <_dtoa_r+0x964>
 8013616:	f1bb 0f00 	cmp.w	fp, #0
 801361a:	f47f adb1 	bne.w	8013180 <_dtoa_r+0x490>
 801361e:	4621      	mov	r1, r4
 8013620:	465b      	mov	r3, fp
 8013622:	2205      	movs	r2, #5
 8013624:	4648      	mov	r0, r9
 8013626:	f000 fa95 	bl	8013b54 <__multadd>
 801362a:	4601      	mov	r1, r0
 801362c:	4604      	mov	r4, r0
 801362e:	9802      	ldr	r0, [sp, #8]
 8013630:	f000 fca0 	bl	8013f74 <__mcmp>
 8013634:	2800      	cmp	r0, #0
 8013636:	f77f ada3 	ble.w	8013180 <_dtoa_r+0x490>
 801363a:	4656      	mov	r6, sl
 801363c:	2331      	movs	r3, #49	@ 0x31
 801363e:	f806 3b01 	strb.w	r3, [r6], #1
 8013642:	f108 0801 	add.w	r8, r8, #1
 8013646:	e59f      	b.n	8013188 <_dtoa_r+0x498>
 8013648:	9c03      	ldr	r4, [sp, #12]
 801364a:	46b8      	mov	r8, r7
 801364c:	4625      	mov	r5, r4
 801364e:	e7f4      	b.n	801363a <_dtoa_r+0x94a>
 8013650:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013656:	2b00      	cmp	r3, #0
 8013658:	f000 8101 	beq.w	801385e <_dtoa_r+0xb6e>
 801365c:	2e00      	cmp	r6, #0
 801365e:	dd05      	ble.n	801366c <_dtoa_r+0x97c>
 8013660:	4629      	mov	r1, r5
 8013662:	4632      	mov	r2, r6
 8013664:	4648      	mov	r0, r9
 8013666:	f000 fc19 	bl	8013e9c <__lshift>
 801366a:	4605      	mov	r5, r0
 801366c:	9b08      	ldr	r3, [sp, #32]
 801366e:	2b00      	cmp	r3, #0
 8013670:	d05c      	beq.n	801372c <_dtoa_r+0xa3c>
 8013672:	6869      	ldr	r1, [r5, #4]
 8013674:	4648      	mov	r0, r9
 8013676:	f000 fa0b 	bl	8013a90 <_Balloc>
 801367a:	4606      	mov	r6, r0
 801367c:	b928      	cbnz	r0, 801368a <_dtoa_r+0x99a>
 801367e:	4b82      	ldr	r3, [pc, #520]	@ (8013888 <_dtoa_r+0xb98>)
 8013680:	4602      	mov	r2, r0
 8013682:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013686:	f7ff bb4a 	b.w	8012d1e <_dtoa_r+0x2e>
 801368a:	692a      	ldr	r2, [r5, #16]
 801368c:	3202      	adds	r2, #2
 801368e:	0092      	lsls	r2, r2, #2
 8013690:	f105 010c 	add.w	r1, r5, #12
 8013694:	300c      	adds	r0, #12
 8013696:	f7ff fa94 	bl	8012bc2 <memcpy>
 801369a:	2201      	movs	r2, #1
 801369c:	4631      	mov	r1, r6
 801369e:	4648      	mov	r0, r9
 80136a0:	f000 fbfc 	bl	8013e9c <__lshift>
 80136a4:	f10a 0301 	add.w	r3, sl, #1
 80136a8:	9300      	str	r3, [sp, #0]
 80136aa:	eb0a 030b 	add.w	r3, sl, fp
 80136ae:	9308      	str	r3, [sp, #32]
 80136b0:	9b04      	ldr	r3, [sp, #16]
 80136b2:	f003 0301 	and.w	r3, r3, #1
 80136b6:	462f      	mov	r7, r5
 80136b8:	9306      	str	r3, [sp, #24]
 80136ba:	4605      	mov	r5, r0
 80136bc:	9b00      	ldr	r3, [sp, #0]
 80136be:	9802      	ldr	r0, [sp, #8]
 80136c0:	4621      	mov	r1, r4
 80136c2:	f103 3bff 	add.w	fp, r3, #4294967295
 80136c6:	f7ff fa8a 	bl	8012bde <quorem>
 80136ca:	4603      	mov	r3, r0
 80136cc:	3330      	adds	r3, #48	@ 0x30
 80136ce:	9003      	str	r0, [sp, #12]
 80136d0:	4639      	mov	r1, r7
 80136d2:	9802      	ldr	r0, [sp, #8]
 80136d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80136d6:	f000 fc4d 	bl	8013f74 <__mcmp>
 80136da:	462a      	mov	r2, r5
 80136dc:	9004      	str	r0, [sp, #16]
 80136de:	4621      	mov	r1, r4
 80136e0:	4648      	mov	r0, r9
 80136e2:	f000 fc63 	bl	8013fac <__mdiff>
 80136e6:	68c2      	ldr	r2, [r0, #12]
 80136e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136ea:	4606      	mov	r6, r0
 80136ec:	bb02      	cbnz	r2, 8013730 <_dtoa_r+0xa40>
 80136ee:	4601      	mov	r1, r0
 80136f0:	9802      	ldr	r0, [sp, #8]
 80136f2:	f000 fc3f 	bl	8013f74 <__mcmp>
 80136f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136f8:	4602      	mov	r2, r0
 80136fa:	4631      	mov	r1, r6
 80136fc:	4648      	mov	r0, r9
 80136fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8013700:	9309      	str	r3, [sp, #36]	@ 0x24
 8013702:	f000 fa05 	bl	8013b10 <_Bfree>
 8013706:	9b07      	ldr	r3, [sp, #28]
 8013708:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801370a:	9e00      	ldr	r6, [sp, #0]
 801370c:	ea42 0103 	orr.w	r1, r2, r3
 8013710:	9b06      	ldr	r3, [sp, #24]
 8013712:	4319      	orrs	r1, r3
 8013714:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013716:	d10d      	bne.n	8013734 <_dtoa_r+0xa44>
 8013718:	2b39      	cmp	r3, #57	@ 0x39
 801371a:	d027      	beq.n	801376c <_dtoa_r+0xa7c>
 801371c:	9a04      	ldr	r2, [sp, #16]
 801371e:	2a00      	cmp	r2, #0
 8013720:	dd01      	ble.n	8013726 <_dtoa_r+0xa36>
 8013722:	9b03      	ldr	r3, [sp, #12]
 8013724:	3331      	adds	r3, #49	@ 0x31
 8013726:	f88b 3000 	strb.w	r3, [fp]
 801372a:	e52e      	b.n	801318a <_dtoa_r+0x49a>
 801372c:	4628      	mov	r0, r5
 801372e:	e7b9      	b.n	80136a4 <_dtoa_r+0x9b4>
 8013730:	2201      	movs	r2, #1
 8013732:	e7e2      	b.n	80136fa <_dtoa_r+0xa0a>
 8013734:	9904      	ldr	r1, [sp, #16]
 8013736:	2900      	cmp	r1, #0
 8013738:	db04      	blt.n	8013744 <_dtoa_r+0xa54>
 801373a:	9807      	ldr	r0, [sp, #28]
 801373c:	4301      	orrs	r1, r0
 801373e:	9806      	ldr	r0, [sp, #24]
 8013740:	4301      	orrs	r1, r0
 8013742:	d120      	bne.n	8013786 <_dtoa_r+0xa96>
 8013744:	2a00      	cmp	r2, #0
 8013746:	ddee      	ble.n	8013726 <_dtoa_r+0xa36>
 8013748:	9902      	ldr	r1, [sp, #8]
 801374a:	9300      	str	r3, [sp, #0]
 801374c:	2201      	movs	r2, #1
 801374e:	4648      	mov	r0, r9
 8013750:	f000 fba4 	bl	8013e9c <__lshift>
 8013754:	4621      	mov	r1, r4
 8013756:	9002      	str	r0, [sp, #8]
 8013758:	f000 fc0c 	bl	8013f74 <__mcmp>
 801375c:	2800      	cmp	r0, #0
 801375e:	9b00      	ldr	r3, [sp, #0]
 8013760:	dc02      	bgt.n	8013768 <_dtoa_r+0xa78>
 8013762:	d1e0      	bne.n	8013726 <_dtoa_r+0xa36>
 8013764:	07da      	lsls	r2, r3, #31
 8013766:	d5de      	bpl.n	8013726 <_dtoa_r+0xa36>
 8013768:	2b39      	cmp	r3, #57	@ 0x39
 801376a:	d1da      	bne.n	8013722 <_dtoa_r+0xa32>
 801376c:	2339      	movs	r3, #57	@ 0x39
 801376e:	f88b 3000 	strb.w	r3, [fp]
 8013772:	4633      	mov	r3, r6
 8013774:	461e      	mov	r6, r3
 8013776:	3b01      	subs	r3, #1
 8013778:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801377c:	2a39      	cmp	r2, #57	@ 0x39
 801377e:	d04e      	beq.n	801381e <_dtoa_r+0xb2e>
 8013780:	3201      	adds	r2, #1
 8013782:	701a      	strb	r2, [r3, #0]
 8013784:	e501      	b.n	801318a <_dtoa_r+0x49a>
 8013786:	2a00      	cmp	r2, #0
 8013788:	dd03      	ble.n	8013792 <_dtoa_r+0xaa2>
 801378a:	2b39      	cmp	r3, #57	@ 0x39
 801378c:	d0ee      	beq.n	801376c <_dtoa_r+0xa7c>
 801378e:	3301      	adds	r3, #1
 8013790:	e7c9      	b.n	8013726 <_dtoa_r+0xa36>
 8013792:	9a00      	ldr	r2, [sp, #0]
 8013794:	9908      	ldr	r1, [sp, #32]
 8013796:	f802 3c01 	strb.w	r3, [r2, #-1]
 801379a:	428a      	cmp	r2, r1
 801379c:	d028      	beq.n	80137f0 <_dtoa_r+0xb00>
 801379e:	9902      	ldr	r1, [sp, #8]
 80137a0:	2300      	movs	r3, #0
 80137a2:	220a      	movs	r2, #10
 80137a4:	4648      	mov	r0, r9
 80137a6:	f000 f9d5 	bl	8013b54 <__multadd>
 80137aa:	42af      	cmp	r7, r5
 80137ac:	9002      	str	r0, [sp, #8]
 80137ae:	f04f 0300 	mov.w	r3, #0
 80137b2:	f04f 020a 	mov.w	r2, #10
 80137b6:	4639      	mov	r1, r7
 80137b8:	4648      	mov	r0, r9
 80137ba:	d107      	bne.n	80137cc <_dtoa_r+0xadc>
 80137bc:	f000 f9ca 	bl	8013b54 <__multadd>
 80137c0:	4607      	mov	r7, r0
 80137c2:	4605      	mov	r5, r0
 80137c4:	9b00      	ldr	r3, [sp, #0]
 80137c6:	3301      	adds	r3, #1
 80137c8:	9300      	str	r3, [sp, #0]
 80137ca:	e777      	b.n	80136bc <_dtoa_r+0x9cc>
 80137cc:	f000 f9c2 	bl	8013b54 <__multadd>
 80137d0:	4629      	mov	r1, r5
 80137d2:	4607      	mov	r7, r0
 80137d4:	2300      	movs	r3, #0
 80137d6:	220a      	movs	r2, #10
 80137d8:	4648      	mov	r0, r9
 80137da:	f000 f9bb 	bl	8013b54 <__multadd>
 80137de:	4605      	mov	r5, r0
 80137e0:	e7f0      	b.n	80137c4 <_dtoa_r+0xad4>
 80137e2:	f1bb 0f00 	cmp.w	fp, #0
 80137e6:	bfcc      	ite	gt
 80137e8:	465e      	movgt	r6, fp
 80137ea:	2601      	movle	r6, #1
 80137ec:	4456      	add	r6, sl
 80137ee:	2700      	movs	r7, #0
 80137f0:	9902      	ldr	r1, [sp, #8]
 80137f2:	9300      	str	r3, [sp, #0]
 80137f4:	2201      	movs	r2, #1
 80137f6:	4648      	mov	r0, r9
 80137f8:	f000 fb50 	bl	8013e9c <__lshift>
 80137fc:	4621      	mov	r1, r4
 80137fe:	9002      	str	r0, [sp, #8]
 8013800:	f000 fbb8 	bl	8013f74 <__mcmp>
 8013804:	2800      	cmp	r0, #0
 8013806:	dcb4      	bgt.n	8013772 <_dtoa_r+0xa82>
 8013808:	d102      	bne.n	8013810 <_dtoa_r+0xb20>
 801380a:	9b00      	ldr	r3, [sp, #0]
 801380c:	07db      	lsls	r3, r3, #31
 801380e:	d4b0      	bmi.n	8013772 <_dtoa_r+0xa82>
 8013810:	4633      	mov	r3, r6
 8013812:	461e      	mov	r6, r3
 8013814:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013818:	2a30      	cmp	r2, #48	@ 0x30
 801381a:	d0fa      	beq.n	8013812 <_dtoa_r+0xb22>
 801381c:	e4b5      	b.n	801318a <_dtoa_r+0x49a>
 801381e:	459a      	cmp	sl, r3
 8013820:	d1a8      	bne.n	8013774 <_dtoa_r+0xa84>
 8013822:	2331      	movs	r3, #49	@ 0x31
 8013824:	f108 0801 	add.w	r8, r8, #1
 8013828:	f88a 3000 	strb.w	r3, [sl]
 801382c:	e4ad      	b.n	801318a <_dtoa_r+0x49a>
 801382e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013830:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801388c <_dtoa_r+0xb9c>
 8013834:	b11b      	cbz	r3, 801383e <_dtoa_r+0xb4e>
 8013836:	f10a 0308 	add.w	r3, sl, #8
 801383a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801383c:	6013      	str	r3, [r2, #0]
 801383e:	4650      	mov	r0, sl
 8013840:	b017      	add	sp, #92	@ 0x5c
 8013842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013846:	9b07      	ldr	r3, [sp, #28]
 8013848:	2b01      	cmp	r3, #1
 801384a:	f77f ae2e 	ble.w	80134aa <_dtoa_r+0x7ba>
 801384e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013850:	9308      	str	r3, [sp, #32]
 8013852:	2001      	movs	r0, #1
 8013854:	e64d      	b.n	80134f2 <_dtoa_r+0x802>
 8013856:	f1bb 0f00 	cmp.w	fp, #0
 801385a:	f77f aed9 	ble.w	8013610 <_dtoa_r+0x920>
 801385e:	4656      	mov	r6, sl
 8013860:	9802      	ldr	r0, [sp, #8]
 8013862:	4621      	mov	r1, r4
 8013864:	f7ff f9bb 	bl	8012bde <quorem>
 8013868:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801386c:	f806 3b01 	strb.w	r3, [r6], #1
 8013870:	eba6 020a 	sub.w	r2, r6, sl
 8013874:	4593      	cmp	fp, r2
 8013876:	ddb4      	ble.n	80137e2 <_dtoa_r+0xaf2>
 8013878:	9902      	ldr	r1, [sp, #8]
 801387a:	2300      	movs	r3, #0
 801387c:	220a      	movs	r2, #10
 801387e:	4648      	mov	r0, r9
 8013880:	f000 f968 	bl	8013b54 <__multadd>
 8013884:	9002      	str	r0, [sp, #8]
 8013886:	e7eb      	b.n	8013860 <_dtoa_r+0xb70>
 8013888:	08016a10 	.word	0x08016a10
 801388c:	08016994 	.word	0x08016994

08013890 <_free_r>:
 8013890:	b538      	push	{r3, r4, r5, lr}
 8013892:	4605      	mov	r5, r0
 8013894:	2900      	cmp	r1, #0
 8013896:	d041      	beq.n	801391c <_free_r+0x8c>
 8013898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801389c:	1f0c      	subs	r4, r1, #4
 801389e:	2b00      	cmp	r3, #0
 80138a0:	bfb8      	it	lt
 80138a2:	18e4      	addlt	r4, r4, r3
 80138a4:	f000 f8e8 	bl	8013a78 <__malloc_lock>
 80138a8:	4a1d      	ldr	r2, [pc, #116]	@ (8013920 <_free_r+0x90>)
 80138aa:	6813      	ldr	r3, [r2, #0]
 80138ac:	b933      	cbnz	r3, 80138bc <_free_r+0x2c>
 80138ae:	6063      	str	r3, [r4, #4]
 80138b0:	6014      	str	r4, [r2, #0]
 80138b2:	4628      	mov	r0, r5
 80138b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138b8:	f000 b8e4 	b.w	8013a84 <__malloc_unlock>
 80138bc:	42a3      	cmp	r3, r4
 80138be:	d908      	bls.n	80138d2 <_free_r+0x42>
 80138c0:	6820      	ldr	r0, [r4, #0]
 80138c2:	1821      	adds	r1, r4, r0
 80138c4:	428b      	cmp	r3, r1
 80138c6:	bf01      	itttt	eq
 80138c8:	6819      	ldreq	r1, [r3, #0]
 80138ca:	685b      	ldreq	r3, [r3, #4]
 80138cc:	1809      	addeq	r1, r1, r0
 80138ce:	6021      	streq	r1, [r4, #0]
 80138d0:	e7ed      	b.n	80138ae <_free_r+0x1e>
 80138d2:	461a      	mov	r2, r3
 80138d4:	685b      	ldr	r3, [r3, #4]
 80138d6:	b10b      	cbz	r3, 80138dc <_free_r+0x4c>
 80138d8:	42a3      	cmp	r3, r4
 80138da:	d9fa      	bls.n	80138d2 <_free_r+0x42>
 80138dc:	6811      	ldr	r1, [r2, #0]
 80138de:	1850      	adds	r0, r2, r1
 80138e0:	42a0      	cmp	r0, r4
 80138e2:	d10b      	bne.n	80138fc <_free_r+0x6c>
 80138e4:	6820      	ldr	r0, [r4, #0]
 80138e6:	4401      	add	r1, r0
 80138e8:	1850      	adds	r0, r2, r1
 80138ea:	4283      	cmp	r3, r0
 80138ec:	6011      	str	r1, [r2, #0]
 80138ee:	d1e0      	bne.n	80138b2 <_free_r+0x22>
 80138f0:	6818      	ldr	r0, [r3, #0]
 80138f2:	685b      	ldr	r3, [r3, #4]
 80138f4:	6053      	str	r3, [r2, #4]
 80138f6:	4408      	add	r0, r1
 80138f8:	6010      	str	r0, [r2, #0]
 80138fa:	e7da      	b.n	80138b2 <_free_r+0x22>
 80138fc:	d902      	bls.n	8013904 <_free_r+0x74>
 80138fe:	230c      	movs	r3, #12
 8013900:	602b      	str	r3, [r5, #0]
 8013902:	e7d6      	b.n	80138b2 <_free_r+0x22>
 8013904:	6820      	ldr	r0, [r4, #0]
 8013906:	1821      	adds	r1, r4, r0
 8013908:	428b      	cmp	r3, r1
 801390a:	bf04      	itt	eq
 801390c:	6819      	ldreq	r1, [r3, #0]
 801390e:	685b      	ldreq	r3, [r3, #4]
 8013910:	6063      	str	r3, [r4, #4]
 8013912:	bf04      	itt	eq
 8013914:	1809      	addeq	r1, r1, r0
 8013916:	6021      	streq	r1, [r4, #0]
 8013918:	6054      	str	r4, [r2, #4]
 801391a:	e7ca      	b.n	80138b2 <_free_r+0x22>
 801391c:	bd38      	pop	{r3, r4, r5, pc}
 801391e:	bf00      	nop
 8013920:	20003750 	.word	0x20003750

08013924 <malloc>:
 8013924:	4b02      	ldr	r3, [pc, #8]	@ (8013930 <malloc+0xc>)
 8013926:	4601      	mov	r1, r0
 8013928:	6818      	ldr	r0, [r3, #0]
 801392a:	f000 b825 	b.w	8013978 <_malloc_r>
 801392e:	bf00      	nop
 8013930:	200001ac 	.word	0x200001ac

08013934 <sbrk_aligned>:
 8013934:	b570      	push	{r4, r5, r6, lr}
 8013936:	4e0f      	ldr	r6, [pc, #60]	@ (8013974 <sbrk_aligned+0x40>)
 8013938:	460c      	mov	r4, r1
 801393a:	6831      	ldr	r1, [r6, #0]
 801393c:	4605      	mov	r5, r0
 801393e:	b911      	cbnz	r1, 8013946 <sbrk_aligned+0x12>
 8013940:	f000 fe24 	bl	801458c <_sbrk_r>
 8013944:	6030      	str	r0, [r6, #0]
 8013946:	4621      	mov	r1, r4
 8013948:	4628      	mov	r0, r5
 801394a:	f000 fe1f 	bl	801458c <_sbrk_r>
 801394e:	1c43      	adds	r3, r0, #1
 8013950:	d103      	bne.n	801395a <sbrk_aligned+0x26>
 8013952:	f04f 34ff 	mov.w	r4, #4294967295
 8013956:	4620      	mov	r0, r4
 8013958:	bd70      	pop	{r4, r5, r6, pc}
 801395a:	1cc4      	adds	r4, r0, #3
 801395c:	f024 0403 	bic.w	r4, r4, #3
 8013960:	42a0      	cmp	r0, r4
 8013962:	d0f8      	beq.n	8013956 <sbrk_aligned+0x22>
 8013964:	1a21      	subs	r1, r4, r0
 8013966:	4628      	mov	r0, r5
 8013968:	f000 fe10 	bl	801458c <_sbrk_r>
 801396c:	3001      	adds	r0, #1
 801396e:	d1f2      	bne.n	8013956 <sbrk_aligned+0x22>
 8013970:	e7ef      	b.n	8013952 <sbrk_aligned+0x1e>
 8013972:	bf00      	nop
 8013974:	2000374c 	.word	0x2000374c

08013978 <_malloc_r>:
 8013978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801397c:	1ccd      	adds	r5, r1, #3
 801397e:	f025 0503 	bic.w	r5, r5, #3
 8013982:	3508      	adds	r5, #8
 8013984:	2d0c      	cmp	r5, #12
 8013986:	bf38      	it	cc
 8013988:	250c      	movcc	r5, #12
 801398a:	2d00      	cmp	r5, #0
 801398c:	4606      	mov	r6, r0
 801398e:	db01      	blt.n	8013994 <_malloc_r+0x1c>
 8013990:	42a9      	cmp	r1, r5
 8013992:	d904      	bls.n	801399e <_malloc_r+0x26>
 8013994:	230c      	movs	r3, #12
 8013996:	6033      	str	r3, [r6, #0]
 8013998:	2000      	movs	r0, #0
 801399a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801399e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013a74 <_malloc_r+0xfc>
 80139a2:	f000 f869 	bl	8013a78 <__malloc_lock>
 80139a6:	f8d8 3000 	ldr.w	r3, [r8]
 80139aa:	461c      	mov	r4, r3
 80139ac:	bb44      	cbnz	r4, 8013a00 <_malloc_r+0x88>
 80139ae:	4629      	mov	r1, r5
 80139b0:	4630      	mov	r0, r6
 80139b2:	f7ff ffbf 	bl	8013934 <sbrk_aligned>
 80139b6:	1c43      	adds	r3, r0, #1
 80139b8:	4604      	mov	r4, r0
 80139ba:	d158      	bne.n	8013a6e <_malloc_r+0xf6>
 80139bc:	f8d8 4000 	ldr.w	r4, [r8]
 80139c0:	4627      	mov	r7, r4
 80139c2:	2f00      	cmp	r7, #0
 80139c4:	d143      	bne.n	8013a4e <_malloc_r+0xd6>
 80139c6:	2c00      	cmp	r4, #0
 80139c8:	d04b      	beq.n	8013a62 <_malloc_r+0xea>
 80139ca:	6823      	ldr	r3, [r4, #0]
 80139cc:	4639      	mov	r1, r7
 80139ce:	4630      	mov	r0, r6
 80139d0:	eb04 0903 	add.w	r9, r4, r3
 80139d4:	f000 fdda 	bl	801458c <_sbrk_r>
 80139d8:	4581      	cmp	r9, r0
 80139da:	d142      	bne.n	8013a62 <_malloc_r+0xea>
 80139dc:	6821      	ldr	r1, [r4, #0]
 80139de:	1a6d      	subs	r5, r5, r1
 80139e0:	4629      	mov	r1, r5
 80139e2:	4630      	mov	r0, r6
 80139e4:	f7ff ffa6 	bl	8013934 <sbrk_aligned>
 80139e8:	3001      	adds	r0, #1
 80139ea:	d03a      	beq.n	8013a62 <_malloc_r+0xea>
 80139ec:	6823      	ldr	r3, [r4, #0]
 80139ee:	442b      	add	r3, r5
 80139f0:	6023      	str	r3, [r4, #0]
 80139f2:	f8d8 3000 	ldr.w	r3, [r8]
 80139f6:	685a      	ldr	r2, [r3, #4]
 80139f8:	bb62      	cbnz	r2, 8013a54 <_malloc_r+0xdc>
 80139fa:	f8c8 7000 	str.w	r7, [r8]
 80139fe:	e00f      	b.n	8013a20 <_malloc_r+0xa8>
 8013a00:	6822      	ldr	r2, [r4, #0]
 8013a02:	1b52      	subs	r2, r2, r5
 8013a04:	d420      	bmi.n	8013a48 <_malloc_r+0xd0>
 8013a06:	2a0b      	cmp	r2, #11
 8013a08:	d917      	bls.n	8013a3a <_malloc_r+0xc2>
 8013a0a:	1961      	adds	r1, r4, r5
 8013a0c:	42a3      	cmp	r3, r4
 8013a0e:	6025      	str	r5, [r4, #0]
 8013a10:	bf18      	it	ne
 8013a12:	6059      	strne	r1, [r3, #4]
 8013a14:	6863      	ldr	r3, [r4, #4]
 8013a16:	bf08      	it	eq
 8013a18:	f8c8 1000 	streq.w	r1, [r8]
 8013a1c:	5162      	str	r2, [r4, r5]
 8013a1e:	604b      	str	r3, [r1, #4]
 8013a20:	4630      	mov	r0, r6
 8013a22:	f000 f82f 	bl	8013a84 <__malloc_unlock>
 8013a26:	f104 000b 	add.w	r0, r4, #11
 8013a2a:	1d23      	adds	r3, r4, #4
 8013a2c:	f020 0007 	bic.w	r0, r0, #7
 8013a30:	1ac2      	subs	r2, r0, r3
 8013a32:	bf1c      	itt	ne
 8013a34:	1a1b      	subne	r3, r3, r0
 8013a36:	50a3      	strne	r3, [r4, r2]
 8013a38:	e7af      	b.n	801399a <_malloc_r+0x22>
 8013a3a:	6862      	ldr	r2, [r4, #4]
 8013a3c:	42a3      	cmp	r3, r4
 8013a3e:	bf0c      	ite	eq
 8013a40:	f8c8 2000 	streq.w	r2, [r8]
 8013a44:	605a      	strne	r2, [r3, #4]
 8013a46:	e7eb      	b.n	8013a20 <_malloc_r+0xa8>
 8013a48:	4623      	mov	r3, r4
 8013a4a:	6864      	ldr	r4, [r4, #4]
 8013a4c:	e7ae      	b.n	80139ac <_malloc_r+0x34>
 8013a4e:	463c      	mov	r4, r7
 8013a50:	687f      	ldr	r7, [r7, #4]
 8013a52:	e7b6      	b.n	80139c2 <_malloc_r+0x4a>
 8013a54:	461a      	mov	r2, r3
 8013a56:	685b      	ldr	r3, [r3, #4]
 8013a58:	42a3      	cmp	r3, r4
 8013a5a:	d1fb      	bne.n	8013a54 <_malloc_r+0xdc>
 8013a5c:	2300      	movs	r3, #0
 8013a5e:	6053      	str	r3, [r2, #4]
 8013a60:	e7de      	b.n	8013a20 <_malloc_r+0xa8>
 8013a62:	230c      	movs	r3, #12
 8013a64:	6033      	str	r3, [r6, #0]
 8013a66:	4630      	mov	r0, r6
 8013a68:	f000 f80c 	bl	8013a84 <__malloc_unlock>
 8013a6c:	e794      	b.n	8013998 <_malloc_r+0x20>
 8013a6e:	6005      	str	r5, [r0, #0]
 8013a70:	e7d6      	b.n	8013a20 <_malloc_r+0xa8>
 8013a72:	bf00      	nop
 8013a74:	20003750 	.word	0x20003750

08013a78 <__malloc_lock>:
 8013a78:	4801      	ldr	r0, [pc, #4]	@ (8013a80 <__malloc_lock+0x8>)
 8013a7a:	f7ff b8a0 	b.w	8012bbe <__retarget_lock_acquire_recursive>
 8013a7e:	bf00      	nop
 8013a80:	20003748 	.word	0x20003748

08013a84 <__malloc_unlock>:
 8013a84:	4801      	ldr	r0, [pc, #4]	@ (8013a8c <__malloc_unlock+0x8>)
 8013a86:	f7ff b89b 	b.w	8012bc0 <__retarget_lock_release_recursive>
 8013a8a:	bf00      	nop
 8013a8c:	20003748 	.word	0x20003748

08013a90 <_Balloc>:
 8013a90:	b570      	push	{r4, r5, r6, lr}
 8013a92:	69c6      	ldr	r6, [r0, #28]
 8013a94:	4604      	mov	r4, r0
 8013a96:	460d      	mov	r5, r1
 8013a98:	b976      	cbnz	r6, 8013ab8 <_Balloc+0x28>
 8013a9a:	2010      	movs	r0, #16
 8013a9c:	f7ff ff42 	bl	8013924 <malloc>
 8013aa0:	4602      	mov	r2, r0
 8013aa2:	61e0      	str	r0, [r4, #28]
 8013aa4:	b920      	cbnz	r0, 8013ab0 <_Balloc+0x20>
 8013aa6:	4b18      	ldr	r3, [pc, #96]	@ (8013b08 <_Balloc+0x78>)
 8013aa8:	4818      	ldr	r0, [pc, #96]	@ (8013b0c <_Balloc+0x7c>)
 8013aaa:	216b      	movs	r1, #107	@ 0x6b
 8013aac:	f000 fd7e 	bl	80145ac <__assert_func>
 8013ab0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013ab4:	6006      	str	r6, [r0, #0]
 8013ab6:	60c6      	str	r6, [r0, #12]
 8013ab8:	69e6      	ldr	r6, [r4, #28]
 8013aba:	68f3      	ldr	r3, [r6, #12]
 8013abc:	b183      	cbz	r3, 8013ae0 <_Balloc+0x50>
 8013abe:	69e3      	ldr	r3, [r4, #28]
 8013ac0:	68db      	ldr	r3, [r3, #12]
 8013ac2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013ac6:	b9b8      	cbnz	r0, 8013af8 <_Balloc+0x68>
 8013ac8:	2101      	movs	r1, #1
 8013aca:	fa01 f605 	lsl.w	r6, r1, r5
 8013ace:	1d72      	adds	r2, r6, #5
 8013ad0:	0092      	lsls	r2, r2, #2
 8013ad2:	4620      	mov	r0, r4
 8013ad4:	f000 fd88 	bl	80145e8 <_calloc_r>
 8013ad8:	b160      	cbz	r0, 8013af4 <_Balloc+0x64>
 8013ada:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013ade:	e00e      	b.n	8013afe <_Balloc+0x6e>
 8013ae0:	2221      	movs	r2, #33	@ 0x21
 8013ae2:	2104      	movs	r1, #4
 8013ae4:	4620      	mov	r0, r4
 8013ae6:	f000 fd7f 	bl	80145e8 <_calloc_r>
 8013aea:	69e3      	ldr	r3, [r4, #28]
 8013aec:	60f0      	str	r0, [r6, #12]
 8013aee:	68db      	ldr	r3, [r3, #12]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d1e4      	bne.n	8013abe <_Balloc+0x2e>
 8013af4:	2000      	movs	r0, #0
 8013af6:	bd70      	pop	{r4, r5, r6, pc}
 8013af8:	6802      	ldr	r2, [r0, #0]
 8013afa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013afe:	2300      	movs	r3, #0
 8013b00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013b04:	e7f7      	b.n	8013af6 <_Balloc+0x66>
 8013b06:	bf00      	nop
 8013b08:	080169a1 	.word	0x080169a1
 8013b0c:	08016a21 	.word	0x08016a21

08013b10 <_Bfree>:
 8013b10:	b570      	push	{r4, r5, r6, lr}
 8013b12:	69c6      	ldr	r6, [r0, #28]
 8013b14:	4605      	mov	r5, r0
 8013b16:	460c      	mov	r4, r1
 8013b18:	b976      	cbnz	r6, 8013b38 <_Bfree+0x28>
 8013b1a:	2010      	movs	r0, #16
 8013b1c:	f7ff ff02 	bl	8013924 <malloc>
 8013b20:	4602      	mov	r2, r0
 8013b22:	61e8      	str	r0, [r5, #28]
 8013b24:	b920      	cbnz	r0, 8013b30 <_Bfree+0x20>
 8013b26:	4b09      	ldr	r3, [pc, #36]	@ (8013b4c <_Bfree+0x3c>)
 8013b28:	4809      	ldr	r0, [pc, #36]	@ (8013b50 <_Bfree+0x40>)
 8013b2a:	218f      	movs	r1, #143	@ 0x8f
 8013b2c:	f000 fd3e 	bl	80145ac <__assert_func>
 8013b30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013b34:	6006      	str	r6, [r0, #0]
 8013b36:	60c6      	str	r6, [r0, #12]
 8013b38:	b13c      	cbz	r4, 8013b4a <_Bfree+0x3a>
 8013b3a:	69eb      	ldr	r3, [r5, #28]
 8013b3c:	6862      	ldr	r2, [r4, #4]
 8013b3e:	68db      	ldr	r3, [r3, #12]
 8013b40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013b44:	6021      	str	r1, [r4, #0]
 8013b46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013b4a:	bd70      	pop	{r4, r5, r6, pc}
 8013b4c:	080169a1 	.word	0x080169a1
 8013b50:	08016a21 	.word	0x08016a21

08013b54 <__multadd>:
 8013b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b58:	690d      	ldr	r5, [r1, #16]
 8013b5a:	4607      	mov	r7, r0
 8013b5c:	460c      	mov	r4, r1
 8013b5e:	461e      	mov	r6, r3
 8013b60:	f101 0c14 	add.w	ip, r1, #20
 8013b64:	2000      	movs	r0, #0
 8013b66:	f8dc 3000 	ldr.w	r3, [ip]
 8013b6a:	b299      	uxth	r1, r3
 8013b6c:	fb02 6101 	mla	r1, r2, r1, r6
 8013b70:	0c1e      	lsrs	r6, r3, #16
 8013b72:	0c0b      	lsrs	r3, r1, #16
 8013b74:	fb02 3306 	mla	r3, r2, r6, r3
 8013b78:	b289      	uxth	r1, r1
 8013b7a:	3001      	adds	r0, #1
 8013b7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013b80:	4285      	cmp	r5, r0
 8013b82:	f84c 1b04 	str.w	r1, [ip], #4
 8013b86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013b8a:	dcec      	bgt.n	8013b66 <__multadd+0x12>
 8013b8c:	b30e      	cbz	r6, 8013bd2 <__multadd+0x7e>
 8013b8e:	68a3      	ldr	r3, [r4, #8]
 8013b90:	42ab      	cmp	r3, r5
 8013b92:	dc19      	bgt.n	8013bc8 <__multadd+0x74>
 8013b94:	6861      	ldr	r1, [r4, #4]
 8013b96:	4638      	mov	r0, r7
 8013b98:	3101      	adds	r1, #1
 8013b9a:	f7ff ff79 	bl	8013a90 <_Balloc>
 8013b9e:	4680      	mov	r8, r0
 8013ba0:	b928      	cbnz	r0, 8013bae <__multadd+0x5a>
 8013ba2:	4602      	mov	r2, r0
 8013ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8013bd8 <__multadd+0x84>)
 8013ba6:	480d      	ldr	r0, [pc, #52]	@ (8013bdc <__multadd+0x88>)
 8013ba8:	21ba      	movs	r1, #186	@ 0xba
 8013baa:	f000 fcff 	bl	80145ac <__assert_func>
 8013bae:	6922      	ldr	r2, [r4, #16]
 8013bb0:	3202      	adds	r2, #2
 8013bb2:	f104 010c 	add.w	r1, r4, #12
 8013bb6:	0092      	lsls	r2, r2, #2
 8013bb8:	300c      	adds	r0, #12
 8013bba:	f7ff f802 	bl	8012bc2 <memcpy>
 8013bbe:	4621      	mov	r1, r4
 8013bc0:	4638      	mov	r0, r7
 8013bc2:	f7ff ffa5 	bl	8013b10 <_Bfree>
 8013bc6:	4644      	mov	r4, r8
 8013bc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013bcc:	3501      	adds	r5, #1
 8013bce:	615e      	str	r6, [r3, #20]
 8013bd0:	6125      	str	r5, [r4, #16]
 8013bd2:	4620      	mov	r0, r4
 8013bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013bd8:	08016a10 	.word	0x08016a10
 8013bdc:	08016a21 	.word	0x08016a21

08013be0 <__hi0bits>:
 8013be0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013be4:	4603      	mov	r3, r0
 8013be6:	bf36      	itet	cc
 8013be8:	0403      	lslcc	r3, r0, #16
 8013bea:	2000      	movcs	r0, #0
 8013bec:	2010      	movcc	r0, #16
 8013bee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013bf2:	bf3c      	itt	cc
 8013bf4:	021b      	lslcc	r3, r3, #8
 8013bf6:	3008      	addcc	r0, #8
 8013bf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013bfc:	bf3c      	itt	cc
 8013bfe:	011b      	lslcc	r3, r3, #4
 8013c00:	3004      	addcc	r0, #4
 8013c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013c06:	bf3c      	itt	cc
 8013c08:	009b      	lslcc	r3, r3, #2
 8013c0a:	3002      	addcc	r0, #2
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	db05      	blt.n	8013c1c <__hi0bits+0x3c>
 8013c10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013c14:	f100 0001 	add.w	r0, r0, #1
 8013c18:	bf08      	it	eq
 8013c1a:	2020      	moveq	r0, #32
 8013c1c:	4770      	bx	lr

08013c1e <__lo0bits>:
 8013c1e:	6803      	ldr	r3, [r0, #0]
 8013c20:	4602      	mov	r2, r0
 8013c22:	f013 0007 	ands.w	r0, r3, #7
 8013c26:	d00b      	beq.n	8013c40 <__lo0bits+0x22>
 8013c28:	07d9      	lsls	r1, r3, #31
 8013c2a:	d421      	bmi.n	8013c70 <__lo0bits+0x52>
 8013c2c:	0798      	lsls	r0, r3, #30
 8013c2e:	bf49      	itett	mi
 8013c30:	085b      	lsrmi	r3, r3, #1
 8013c32:	089b      	lsrpl	r3, r3, #2
 8013c34:	2001      	movmi	r0, #1
 8013c36:	6013      	strmi	r3, [r2, #0]
 8013c38:	bf5c      	itt	pl
 8013c3a:	6013      	strpl	r3, [r2, #0]
 8013c3c:	2002      	movpl	r0, #2
 8013c3e:	4770      	bx	lr
 8013c40:	b299      	uxth	r1, r3
 8013c42:	b909      	cbnz	r1, 8013c48 <__lo0bits+0x2a>
 8013c44:	0c1b      	lsrs	r3, r3, #16
 8013c46:	2010      	movs	r0, #16
 8013c48:	b2d9      	uxtb	r1, r3
 8013c4a:	b909      	cbnz	r1, 8013c50 <__lo0bits+0x32>
 8013c4c:	3008      	adds	r0, #8
 8013c4e:	0a1b      	lsrs	r3, r3, #8
 8013c50:	0719      	lsls	r1, r3, #28
 8013c52:	bf04      	itt	eq
 8013c54:	091b      	lsreq	r3, r3, #4
 8013c56:	3004      	addeq	r0, #4
 8013c58:	0799      	lsls	r1, r3, #30
 8013c5a:	bf04      	itt	eq
 8013c5c:	089b      	lsreq	r3, r3, #2
 8013c5e:	3002      	addeq	r0, #2
 8013c60:	07d9      	lsls	r1, r3, #31
 8013c62:	d403      	bmi.n	8013c6c <__lo0bits+0x4e>
 8013c64:	085b      	lsrs	r3, r3, #1
 8013c66:	f100 0001 	add.w	r0, r0, #1
 8013c6a:	d003      	beq.n	8013c74 <__lo0bits+0x56>
 8013c6c:	6013      	str	r3, [r2, #0]
 8013c6e:	4770      	bx	lr
 8013c70:	2000      	movs	r0, #0
 8013c72:	4770      	bx	lr
 8013c74:	2020      	movs	r0, #32
 8013c76:	4770      	bx	lr

08013c78 <__i2b>:
 8013c78:	b510      	push	{r4, lr}
 8013c7a:	460c      	mov	r4, r1
 8013c7c:	2101      	movs	r1, #1
 8013c7e:	f7ff ff07 	bl	8013a90 <_Balloc>
 8013c82:	4602      	mov	r2, r0
 8013c84:	b928      	cbnz	r0, 8013c92 <__i2b+0x1a>
 8013c86:	4b05      	ldr	r3, [pc, #20]	@ (8013c9c <__i2b+0x24>)
 8013c88:	4805      	ldr	r0, [pc, #20]	@ (8013ca0 <__i2b+0x28>)
 8013c8a:	f240 1145 	movw	r1, #325	@ 0x145
 8013c8e:	f000 fc8d 	bl	80145ac <__assert_func>
 8013c92:	2301      	movs	r3, #1
 8013c94:	6144      	str	r4, [r0, #20]
 8013c96:	6103      	str	r3, [r0, #16]
 8013c98:	bd10      	pop	{r4, pc}
 8013c9a:	bf00      	nop
 8013c9c:	08016a10 	.word	0x08016a10
 8013ca0:	08016a21 	.word	0x08016a21

08013ca4 <__multiply>:
 8013ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ca8:	4617      	mov	r7, r2
 8013caa:	690a      	ldr	r2, [r1, #16]
 8013cac:	693b      	ldr	r3, [r7, #16]
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	bfa8      	it	ge
 8013cb2:	463b      	movge	r3, r7
 8013cb4:	4689      	mov	r9, r1
 8013cb6:	bfa4      	itt	ge
 8013cb8:	460f      	movge	r7, r1
 8013cba:	4699      	movge	r9, r3
 8013cbc:	693d      	ldr	r5, [r7, #16]
 8013cbe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013cc2:	68bb      	ldr	r3, [r7, #8]
 8013cc4:	6879      	ldr	r1, [r7, #4]
 8013cc6:	eb05 060a 	add.w	r6, r5, sl
 8013cca:	42b3      	cmp	r3, r6
 8013ccc:	b085      	sub	sp, #20
 8013cce:	bfb8      	it	lt
 8013cd0:	3101      	addlt	r1, #1
 8013cd2:	f7ff fedd 	bl	8013a90 <_Balloc>
 8013cd6:	b930      	cbnz	r0, 8013ce6 <__multiply+0x42>
 8013cd8:	4602      	mov	r2, r0
 8013cda:	4b41      	ldr	r3, [pc, #260]	@ (8013de0 <__multiply+0x13c>)
 8013cdc:	4841      	ldr	r0, [pc, #260]	@ (8013de4 <__multiply+0x140>)
 8013cde:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013ce2:	f000 fc63 	bl	80145ac <__assert_func>
 8013ce6:	f100 0414 	add.w	r4, r0, #20
 8013cea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013cee:	4623      	mov	r3, r4
 8013cf0:	2200      	movs	r2, #0
 8013cf2:	4573      	cmp	r3, lr
 8013cf4:	d320      	bcc.n	8013d38 <__multiply+0x94>
 8013cf6:	f107 0814 	add.w	r8, r7, #20
 8013cfa:	f109 0114 	add.w	r1, r9, #20
 8013cfe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013d02:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013d06:	9302      	str	r3, [sp, #8]
 8013d08:	1beb      	subs	r3, r5, r7
 8013d0a:	3b15      	subs	r3, #21
 8013d0c:	f023 0303 	bic.w	r3, r3, #3
 8013d10:	3304      	adds	r3, #4
 8013d12:	3715      	adds	r7, #21
 8013d14:	42bd      	cmp	r5, r7
 8013d16:	bf38      	it	cc
 8013d18:	2304      	movcc	r3, #4
 8013d1a:	9301      	str	r3, [sp, #4]
 8013d1c:	9b02      	ldr	r3, [sp, #8]
 8013d1e:	9103      	str	r1, [sp, #12]
 8013d20:	428b      	cmp	r3, r1
 8013d22:	d80c      	bhi.n	8013d3e <__multiply+0x9a>
 8013d24:	2e00      	cmp	r6, #0
 8013d26:	dd03      	ble.n	8013d30 <__multiply+0x8c>
 8013d28:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d055      	beq.n	8013ddc <__multiply+0x138>
 8013d30:	6106      	str	r6, [r0, #16]
 8013d32:	b005      	add	sp, #20
 8013d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d38:	f843 2b04 	str.w	r2, [r3], #4
 8013d3c:	e7d9      	b.n	8013cf2 <__multiply+0x4e>
 8013d3e:	f8b1 a000 	ldrh.w	sl, [r1]
 8013d42:	f1ba 0f00 	cmp.w	sl, #0
 8013d46:	d01f      	beq.n	8013d88 <__multiply+0xe4>
 8013d48:	46c4      	mov	ip, r8
 8013d4a:	46a1      	mov	r9, r4
 8013d4c:	2700      	movs	r7, #0
 8013d4e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013d52:	f8d9 3000 	ldr.w	r3, [r9]
 8013d56:	fa1f fb82 	uxth.w	fp, r2
 8013d5a:	b29b      	uxth	r3, r3
 8013d5c:	fb0a 330b 	mla	r3, sl, fp, r3
 8013d60:	443b      	add	r3, r7
 8013d62:	f8d9 7000 	ldr.w	r7, [r9]
 8013d66:	0c12      	lsrs	r2, r2, #16
 8013d68:	0c3f      	lsrs	r7, r7, #16
 8013d6a:	fb0a 7202 	mla	r2, sl, r2, r7
 8013d6e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013d72:	b29b      	uxth	r3, r3
 8013d74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013d78:	4565      	cmp	r5, ip
 8013d7a:	f849 3b04 	str.w	r3, [r9], #4
 8013d7e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013d82:	d8e4      	bhi.n	8013d4e <__multiply+0xaa>
 8013d84:	9b01      	ldr	r3, [sp, #4]
 8013d86:	50e7      	str	r7, [r4, r3]
 8013d88:	9b03      	ldr	r3, [sp, #12]
 8013d8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013d8e:	3104      	adds	r1, #4
 8013d90:	f1b9 0f00 	cmp.w	r9, #0
 8013d94:	d020      	beq.n	8013dd8 <__multiply+0x134>
 8013d96:	6823      	ldr	r3, [r4, #0]
 8013d98:	4647      	mov	r7, r8
 8013d9a:	46a4      	mov	ip, r4
 8013d9c:	f04f 0a00 	mov.w	sl, #0
 8013da0:	f8b7 b000 	ldrh.w	fp, [r7]
 8013da4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013da8:	fb09 220b 	mla	r2, r9, fp, r2
 8013dac:	4452      	add	r2, sl
 8013dae:	b29b      	uxth	r3, r3
 8013db0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013db4:	f84c 3b04 	str.w	r3, [ip], #4
 8013db8:	f857 3b04 	ldr.w	r3, [r7], #4
 8013dbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013dc0:	f8bc 3000 	ldrh.w	r3, [ip]
 8013dc4:	fb09 330a 	mla	r3, r9, sl, r3
 8013dc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013dcc:	42bd      	cmp	r5, r7
 8013dce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013dd2:	d8e5      	bhi.n	8013da0 <__multiply+0xfc>
 8013dd4:	9a01      	ldr	r2, [sp, #4]
 8013dd6:	50a3      	str	r3, [r4, r2]
 8013dd8:	3404      	adds	r4, #4
 8013dda:	e79f      	b.n	8013d1c <__multiply+0x78>
 8013ddc:	3e01      	subs	r6, #1
 8013dde:	e7a1      	b.n	8013d24 <__multiply+0x80>
 8013de0:	08016a10 	.word	0x08016a10
 8013de4:	08016a21 	.word	0x08016a21

08013de8 <__pow5mult>:
 8013de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013dec:	4615      	mov	r5, r2
 8013dee:	f012 0203 	ands.w	r2, r2, #3
 8013df2:	4607      	mov	r7, r0
 8013df4:	460e      	mov	r6, r1
 8013df6:	d007      	beq.n	8013e08 <__pow5mult+0x20>
 8013df8:	4c25      	ldr	r4, [pc, #148]	@ (8013e90 <__pow5mult+0xa8>)
 8013dfa:	3a01      	subs	r2, #1
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013e02:	f7ff fea7 	bl	8013b54 <__multadd>
 8013e06:	4606      	mov	r6, r0
 8013e08:	10ad      	asrs	r5, r5, #2
 8013e0a:	d03d      	beq.n	8013e88 <__pow5mult+0xa0>
 8013e0c:	69fc      	ldr	r4, [r7, #28]
 8013e0e:	b97c      	cbnz	r4, 8013e30 <__pow5mult+0x48>
 8013e10:	2010      	movs	r0, #16
 8013e12:	f7ff fd87 	bl	8013924 <malloc>
 8013e16:	4602      	mov	r2, r0
 8013e18:	61f8      	str	r0, [r7, #28]
 8013e1a:	b928      	cbnz	r0, 8013e28 <__pow5mult+0x40>
 8013e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8013e94 <__pow5mult+0xac>)
 8013e1e:	481e      	ldr	r0, [pc, #120]	@ (8013e98 <__pow5mult+0xb0>)
 8013e20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013e24:	f000 fbc2 	bl	80145ac <__assert_func>
 8013e28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013e2c:	6004      	str	r4, [r0, #0]
 8013e2e:	60c4      	str	r4, [r0, #12]
 8013e30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013e34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013e38:	b94c      	cbnz	r4, 8013e4e <__pow5mult+0x66>
 8013e3a:	f240 2171 	movw	r1, #625	@ 0x271
 8013e3e:	4638      	mov	r0, r7
 8013e40:	f7ff ff1a 	bl	8013c78 <__i2b>
 8013e44:	2300      	movs	r3, #0
 8013e46:	f8c8 0008 	str.w	r0, [r8, #8]
 8013e4a:	4604      	mov	r4, r0
 8013e4c:	6003      	str	r3, [r0, #0]
 8013e4e:	f04f 0900 	mov.w	r9, #0
 8013e52:	07eb      	lsls	r3, r5, #31
 8013e54:	d50a      	bpl.n	8013e6c <__pow5mult+0x84>
 8013e56:	4631      	mov	r1, r6
 8013e58:	4622      	mov	r2, r4
 8013e5a:	4638      	mov	r0, r7
 8013e5c:	f7ff ff22 	bl	8013ca4 <__multiply>
 8013e60:	4631      	mov	r1, r6
 8013e62:	4680      	mov	r8, r0
 8013e64:	4638      	mov	r0, r7
 8013e66:	f7ff fe53 	bl	8013b10 <_Bfree>
 8013e6a:	4646      	mov	r6, r8
 8013e6c:	106d      	asrs	r5, r5, #1
 8013e6e:	d00b      	beq.n	8013e88 <__pow5mult+0xa0>
 8013e70:	6820      	ldr	r0, [r4, #0]
 8013e72:	b938      	cbnz	r0, 8013e84 <__pow5mult+0x9c>
 8013e74:	4622      	mov	r2, r4
 8013e76:	4621      	mov	r1, r4
 8013e78:	4638      	mov	r0, r7
 8013e7a:	f7ff ff13 	bl	8013ca4 <__multiply>
 8013e7e:	6020      	str	r0, [r4, #0]
 8013e80:	f8c0 9000 	str.w	r9, [r0]
 8013e84:	4604      	mov	r4, r0
 8013e86:	e7e4      	b.n	8013e52 <__pow5mult+0x6a>
 8013e88:	4630      	mov	r0, r6
 8013e8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e8e:	bf00      	nop
 8013e90:	08016ad4 	.word	0x08016ad4
 8013e94:	080169a1 	.word	0x080169a1
 8013e98:	08016a21 	.word	0x08016a21

08013e9c <__lshift>:
 8013e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ea0:	460c      	mov	r4, r1
 8013ea2:	6849      	ldr	r1, [r1, #4]
 8013ea4:	6923      	ldr	r3, [r4, #16]
 8013ea6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013eaa:	68a3      	ldr	r3, [r4, #8]
 8013eac:	4607      	mov	r7, r0
 8013eae:	4691      	mov	r9, r2
 8013eb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013eb4:	f108 0601 	add.w	r6, r8, #1
 8013eb8:	42b3      	cmp	r3, r6
 8013eba:	db0b      	blt.n	8013ed4 <__lshift+0x38>
 8013ebc:	4638      	mov	r0, r7
 8013ebe:	f7ff fde7 	bl	8013a90 <_Balloc>
 8013ec2:	4605      	mov	r5, r0
 8013ec4:	b948      	cbnz	r0, 8013eda <__lshift+0x3e>
 8013ec6:	4602      	mov	r2, r0
 8013ec8:	4b28      	ldr	r3, [pc, #160]	@ (8013f6c <__lshift+0xd0>)
 8013eca:	4829      	ldr	r0, [pc, #164]	@ (8013f70 <__lshift+0xd4>)
 8013ecc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013ed0:	f000 fb6c 	bl	80145ac <__assert_func>
 8013ed4:	3101      	adds	r1, #1
 8013ed6:	005b      	lsls	r3, r3, #1
 8013ed8:	e7ee      	b.n	8013eb8 <__lshift+0x1c>
 8013eda:	2300      	movs	r3, #0
 8013edc:	f100 0114 	add.w	r1, r0, #20
 8013ee0:	f100 0210 	add.w	r2, r0, #16
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	4553      	cmp	r3, sl
 8013ee8:	db33      	blt.n	8013f52 <__lshift+0xb6>
 8013eea:	6920      	ldr	r0, [r4, #16]
 8013eec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013ef0:	f104 0314 	add.w	r3, r4, #20
 8013ef4:	f019 091f 	ands.w	r9, r9, #31
 8013ef8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013efc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013f00:	d02b      	beq.n	8013f5a <__lshift+0xbe>
 8013f02:	f1c9 0e20 	rsb	lr, r9, #32
 8013f06:	468a      	mov	sl, r1
 8013f08:	2200      	movs	r2, #0
 8013f0a:	6818      	ldr	r0, [r3, #0]
 8013f0c:	fa00 f009 	lsl.w	r0, r0, r9
 8013f10:	4310      	orrs	r0, r2
 8013f12:	f84a 0b04 	str.w	r0, [sl], #4
 8013f16:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f1a:	459c      	cmp	ip, r3
 8013f1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8013f20:	d8f3      	bhi.n	8013f0a <__lshift+0x6e>
 8013f22:	ebac 0304 	sub.w	r3, ip, r4
 8013f26:	3b15      	subs	r3, #21
 8013f28:	f023 0303 	bic.w	r3, r3, #3
 8013f2c:	3304      	adds	r3, #4
 8013f2e:	f104 0015 	add.w	r0, r4, #21
 8013f32:	4560      	cmp	r0, ip
 8013f34:	bf88      	it	hi
 8013f36:	2304      	movhi	r3, #4
 8013f38:	50ca      	str	r2, [r1, r3]
 8013f3a:	b10a      	cbz	r2, 8013f40 <__lshift+0xa4>
 8013f3c:	f108 0602 	add.w	r6, r8, #2
 8013f40:	3e01      	subs	r6, #1
 8013f42:	4638      	mov	r0, r7
 8013f44:	612e      	str	r6, [r5, #16]
 8013f46:	4621      	mov	r1, r4
 8013f48:	f7ff fde2 	bl	8013b10 <_Bfree>
 8013f4c:	4628      	mov	r0, r5
 8013f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f52:	f842 0f04 	str.w	r0, [r2, #4]!
 8013f56:	3301      	adds	r3, #1
 8013f58:	e7c5      	b.n	8013ee6 <__lshift+0x4a>
 8013f5a:	3904      	subs	r1, #4
 8013f5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f60:	f841 2f04 	str.w	r2, [r1, #4]!
 8013f64:	459c      	cmp	ip, r3
 8013f66:	d8f9      	bhi.n	8013f5c <__lshift+0xc0>
 8013f68:	e7ea      	b.n	8013f40 <__lshift+0xa4>
 8013f6a:	bf00      	nop
 8013f6c:	08016a10 	.word	0x08016a10
 8013f70:	08016a21 	.word	0x08016a21

08013f74 <__mcmp>:
 8013f74:	690a      	ldr	r2, [r1, #16]
 8013f76:	4603      	mov	r3, r0
 8013f78:	6900      	ldr	r0, [r0, #16]
 8013f7a:	1a80      	subs	r0, r0, r2
 8013f7c:	b530      	push	{r4, r5, lr}
 8013f7e:	d10e      	bne.n	8013f9e <__mcmp+0x2a>
 8013f80:	3314      	adds	r3, #20
 8013f82:	3114      	adds	r1, #20
 8013f84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013f88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013f8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013f90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013f94:	4295      	cmp	r5, r2
 8013f96:	d003      	beq.n	8013fa0 <__mcmp+0x2c>
 8013f98:	d205      	bcs.n	8013fa6 <__mcmp+0x32>
 8013f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8013f9e:	bd30      	pop	{r4, r5, pc}
 8013fa0:	42a3      	cmp	r3, r4
 8013fa2:	d3f3      	bcc.n	8013f8c <__mcmp+0x18>
 8013fa4:	e7fb      	b.n	8013f9e <__mcmp+0x2a>
 8013fa6:	2001      	movs	r0, #1
 8013fa8:	e7f9      	b.n	8013f9e <__mcmp+0x2a>
	...

08013fac <__mdiff>:
 8013fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fb0:	4689      	mov	r9, r1
 8013fb2:	4606      	mov	r6, r0
 8013fb4:	4611      	mov	r1, r2
 8013fb6:	4648      	mov	r0, r9
 8013fb8:	4614      	mov	r4, r2
 8013fba:	f7ff ffdb 	bl	8013f74 <__mcmp>
 8013fbe:	1e05      	subs	r5, r0, #0
 8013fc0:	d112      	bne.n	8013fe8 <__mdiff+0x3c>
 8013fc2:	4629      	mov	r1, r5
 8013fc4:	4630      	mov	r0, r6
 8013fc6:	f7ff fd63 	bl	8013a90 <_Balloc>
 8013fca:	4602      	mov	r2, r0
 8013fcc:	b928      	cbnz	r0, 8013fda <__mdiff+0x2e>
 8013fce:	4b3f      	ldr	r3, [pc, #252]	@ (80140cc <__mdiff+0x120>)
 8013fd0:	f240 2137 	movw	r1, #567	@ 0x237
 8013fd4:	483e      	ldr	r0, [pc, #248]	@ (80140d0 <__mdiff+0x124>)
 8013fd6:	f000 fae9 	bl	80145ac <__assert_func>
 8013fda:	2301      	movs	r3, #1
 8013fdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013fe0:	4610      	mov	r0, r2
 8013fe2:	b003      	add	sp, #12
 8013fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fe8:	bfbc      	itt	lt
 8013fea:	464b      	movlt	r3, r9
 8013fec:	46a1      	movlt	r9, r4
 8013fee:	4630      	mov	r0, r6
 8013ff0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013ff4:	bfba      	itte	lt
 8013ff6:	461c      	movlt	r4, r3
 8013ff8:	2501      	movlt	r5, #1
 8013ffa:	2500      	movge	r5, #0
 8013ffc:	f7ff fd48 	bl	8013a90 <_Balloc>
 8014000:	4602      	mov	r2, r0
 8014002:	b918      	cbnz	r0, 801400c <__mdiff+0x60>
 8014004:	4b31      	ldr	r3, [pc, #196]	@ (80140cc <__mdiff+0x120>)
 8014006:	f240 2145 	movw	r1, #581	@ 0x245
 801400a:	e7e3      	b.n	8013fd4 <__mdiff+0x28>
 801400c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014010:	6926      	ldr	r6, [r4, #16]
 8014012:	60c5      	str	r5, [r0, #12]
 8014014:	f109 0310 	add.w	r3, r9, #16
 8014018:	f109 0514 	add.w	r5, r9, #20
 801401c:	f104 0e14 	add.w	lr, r4, #20
 8014020:	f100 0b14 	add.w	fp, r0, #20
 8014024:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014028:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801402c:	9301      	str	r3, [sp, #4]
 801402e:	46d9      	mov	r9, fp
 8014030:	f04f 0c00 	mov.w	ip, #0
 8014034:	9b01      	ldr	r3, [sp, #4]
 8014036:	f85e 0b04 	ldr.w	r0, [lr], #4
 801403a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801403e:	9301      	str	r3, [sp, #4]
 8014040:	fa1f f38a 	uxth.w	r3, sl
 8014044:	4619      	mov	r1, r3
 8014046:	b283      	uxth	r3, r0
 8014048:	1acb      	subs	r3, r1, r3
 801404a:	0c00      	lsrs	r0, r0, #16
 801404c:	4463      	add	r3, ip
 801404e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014052:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014056:	b29b      	uxth	r3, r3
 8014058:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801405c:	4576      	cmp	r6, lr
 801405e:	f849 3b04 	str.w	r3, [r9], #4
 8014062:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014066:	d8e5      	bhi.n	8014034 <__mdiff+0x88>
 8014068:	1b33      	subs	r3, r6, r4
 801406a:	3b15      	subs	r3, #21
 801406c:	f023 0303 	bic.w	r3, r3, #3
 8014070:	3415      	adds	r4, #21
 8014072:	3304      	adds	r3, #4
 8014074:	42a6      	cmp	r6, r4
 8014076:	bf38      	it	cc
 8014078:	2304      	movcc	r3, #4
 801407a:	441d      	add	r5, r3
 801407c:	445b      	add	r3, fp
 801407e:	461e      	mov	r6, r3
 8014080:	462c      	mov	r4, r5
 8014082:	4544      	cmp	r4, r8
 8014084:	d30e      	bcc.n	80140a4 <__mdiff+0xf8>
 8014086:	f108 0103 	add.w	r1, r8, #3
 801408a:	1b49      	subs	r1, r1, r5
 801408c:	f021 0103 	bic.w	r1, r1, #3
 8014090:	3d03      	subs	r5, #3
 8014092:	45a8      	cmp	r8, r5
 8014094:	bf38      	it	cc
 8014096:	2100      	movcc	r1, #0
 8014098:	440b      	add	r3, r1
 801409a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801409e:	b191      	cbz	r1, 80140c6 <__mdiff+0x11a>
 80140a0:	6117      	str	r7, [r2, #16]
 80140a2:	e79d      	b.n	8013fe0 <__mdiff+0x34>
 80140a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80140a8:	46e6      	mov	lr, ip
 80140aa:	0c08      	lsrs	r0, r1, #16
 80140ac:	fa1c fc81 	uxtah	ip, ip, r1
 80140b0:	4471      	add	r1, lr
 80140b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80140b6:	b289      	uxth	r1, r1
 80140b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80140bc:	f846 1b04 	str.w	r1, [r6], #4
 80140c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80140c4:	e7dd      	b.n	8014082 <__mdiff+0xd6>
 80140c6:	3f01      	subs	r7, #1
 80140c8:	e7e7      	b.n	801409a <__mdiff+0xee>
 80140ca:	bf00      	nop
 80140cc:	08016a10 	.word	0x08016a10
 80140d0:	08016a21 	.word	0x08016a21

080140d4 <__d2b>:
 80140d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80140d8:	460f      	mov	r7, r1
 80140da:	2101      	movs	r1, #1
 80140dc:	ec59 8b10 	vmov	r8, r9, d0
 80140e0:	4616      	mov	r6, r2
 80140e2:	f7ff fcd5 	bl	8013a90 <_Balloc>
 80140e6:	4604      	mov	r4, r0
 80140e8:	b930      	cbnz	r0, 80140f8 <__d2b+0x24>
 80140ea:	4602      	mov	r2, r0
 80140ec:	4b23      	ldr	r3, [pc, #140]	@ (801417c <__d2b+0xa8>)
 80140ee:	4824      	ldr	r0, [pc, #144]	@ (8014180 <__d2b+0xac>)
 80140f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80140f4:	f000 fa5a 	bl	80145ac <__assert_func>
 80140f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80140fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014100:	b10d      	cbz	r5, 8014106 <__d2b+0x32>
 8014102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014106:	9301      	str	r3, [sp, #4]
 8014108:	f1b8 0300 	subs.w	r3, r8, #0
 801410c:	d023      	beq.n	8014156 <__d2b+0x82>
 801410e:	4668      	mov	r0, sp
 8014110:	9300      	str	r3, [sp, #0]
 8014112:	f7ff fd84 	bl	8013c1e <__lo0bits>
 8014116:	e9dd 1200 	ldrd	r1, r2, [sp]
 801411a:	b1d0      	cbz	r0, 8014152 <__d2b+0x7e>
 801411c:	f1c0 0320 	rsb	r3, r0, #32
 8014120:	fa02 f303 	lsl.w	r3, r2, r3
 8014124:	430b      	orrs	r3, r1
 8014126:	40c2      	lsrs	r2, r0
 8014128:	6163      	str	r3, [r4, #20]
 801412a:	9201      	str	r2, [sp, #4]
 801412c:	9b01      	ldr	r3, [sp, #4]
 801412e:	61a3      	str	r3, [r4, #24]
 8014130:	2b00      	cmp	r3, #0
 8014132:	bf0c      	ite	eq
 8014134:	2201      	moveq	r2, #1
 8014136:	2202      	movne	r2, #2
 8014138:	6122      	str	r2, [r4, #16]
 801413a:	b1a5      	cbz	r5, 8014166 <__d2b+0x92>
 801413c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014140:	4405      	add	r5, r0
 8014142:	603d      	str	r5, [r7, #0]
 8014144:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014148:	6030      	str	r0, [r6, #0]
 801414a:	4620      	mov	r0, r4
 801414c:	b003      	add	sp, #12
 801414e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014152:	6161      	str	r1, [r4, #20]
 8014154:	e7ea      	b.n	801412c <__d2b+0x58>
 8014156:	a801      	add	r0, sp, #4
 8014158:	f7ff fd61 	bl	8013c1e <__lo0bits>
 801415c:	9b01      	ldr	r3, [sp, #4]
 801415e:	6163      	str	r3, [r4, #20]
 8014160:	3020      	adds	r0, #32
 8014162:	2201      	movs	r2, #1
 8014164:	e7e8      	b.n	8014138 <__d2b+0x64>
 8014166:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801416a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801416e:	6038      	str	r0, [r7, #0]
 8014170:	6918      	ldr	r0, [r3, #16]
 8014172:	f7ff fd35 	bl	8013be0 <__hi0bits>
 8014176:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801417a:	e7e5      	b.n	8014148 <__d2b+0x74>
 801417c:	08016a10 	.word	0x08016a10
 8014180:	08016a21 	.word	0x08016a21

08014184 <__ssputs_r>:
 8014184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014188:	688e      	ldr	r6, [r1, #8]
 801418a:	461f      	mov	r7, r3
 801418c:	42be      	cmp	r6, r7
 801418e:	680b      	ldr	r3, [r1, #0]
 8014190:	4682      	mov	sl, r0
 8014192:	460c      	mov	r4, r1
 8014194:	4690      	mov	r8, r2
 8014196:	d82d      	bhi.n	80141f4 <__ssputs_r+0x70>
 8014198:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801419c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80141a0:	d026      	beq.n	80141f0 <__ssputs_r+0x6c>
 80141a2:	6965      	ldr	r5, [r4, #20]
 80141a4:	6909      	ldr	r1, [r1, #16]
 80141a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80141aa:	eba3 0901 	sub.w	r9, r3, r1
 80141ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80141b2:	1c7b      	adds	r3, r7, #1
 80141b4:	444b      	add	r3, r9
 80141b6:	106d      	asrs	r5, r5, #1
 80141b8:	429d      	cmp	r5, r3
 80141ba:	bf38      	it	cc
 80141bc:	461d      	movcc	r5, r3
 80141be:	0553      	lsls	r3, r2, #21
 80141c0:	d527      	bpl.n	8014212 <__ssputs_r+0x8e>
 80141c2:	4629      	mov	r1, r5
 80141c4:	f7ff fbd8 	bl	8013978 <_malloc_r>
 80141c8:	4606      	mov	r6, r0
 80141ca:	b360      	cbz	r0, 8014226 <__ssputs_r+0xa2>
 80141cc:	6921      	ldr	r1, [r4, #16]
 80141ce:	464a      	mov	r2, r9
 80141d0:	f7fe fcf7 	bl	8012bc2 <memcpy>
 80141d4:	89a3      	ldrh	r3, [r4, #12]
 80141d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80141da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80141de:	81a3      	strh	r3, [r4, #12]
 80141e0:	6126      	str	r6, [r4, #16]
 80141e2:	6165      	str	r5, [r4, #20]
 80141e4:	444e      	add	r6, r9
 80141e6:	eba5 0509 	sub.w	r5, r5, r9
 80141ea:	6026      	str	r6, [r4, #0]
 80141ec:	60a5      	str	r5, [r4, #8]
 80141ee:	463e      	mov	r6, r7
 80141f0:	42be      	cmp	r6, r7
 80141f2:	d900      	bls.n	80141f6 <__ssputs_r+0x72>
 80141f4:	463e      	mov	r6, r7
 80141f6:	6820      	ldr	r0, [r4, #0]
 80141f8:	4632      	mov	r2, r6
 80141fa:	4641      	mov	r1, r8
 80141fc:	f7fe fc47 	bl	8012a8e <memmove>
 8014200:	68a3      	ldr	r3, [r4, #8]
 8014202:	1b9b      	subs	r3, r3, r6
 8014204:	60a3      	str	r3, [r4, #8]
 8014206:	6823      	ldr	r3, [r4, #0]
 8014208:	4433      	add	r3, r6
 801420a:	6023      	str	r3, [r4, #0]
 801420c:	2000      	movs	r0, #0
 801420e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014212:	462a      	mov	r2, r5
 8014214:	f000 fa0e 	bl	8014634 <_realloc_r>
 8014218:	4606      	mov	r6, r0
 801421a:	2800      	cmp	r0, #0
 801421c:	d1e0      	bne.n	80141e0 <__ssputs_r+0x5c>
 801421e:	6921      	ldr	r1, [r4, #16]
 8014220:	4650      	mov	r0, sl
 8014222:	f7ff fb35 	bl	8013890 <_free_r>
 8014226:	230c      	movs	r3, #12
 8014228:	f8ca 3000 	str.w	r3, [sl]
 801422c:	89a3      	ldrh	r3, [r4, #12]
 801422e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014232:	81a3      	strh	r3, [r4, #12]
 8014234:	f04f 30ff 	mov.w	r0, #4294967295
 8014238:	e7e9      	b.n	801420e <__ssputs_r+0x8a>
	...

0801423c <_svfiprintf_r>:
 801423c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014240:	4698      	mov	r8, r3
 8014242:	898b      	ldrh	r3, [r1, #12]
 8014244:	061b      	lsls	r3, r3, #24
 8014246:	b09d      	sub	sp, #116	@ 0x74
 8014248:	4607      	mov	r7, r0
 801424a:	460d      	mov	r5, r1
 801424c:	4614      	mov	r4, r2
 801424e:	d510      	bpl.n	8014272 <_svfiprintf_r+0x36>
 8014250:	690b      	ldr	r3, [r1, #16]
 8014252:	b973      	cbnz	r3, 8014272 <_svfiprintf_r+0x36>
 8014254:	2140      	movs	r1, #64	@ 0x40
 8014256:	f7ff fb8f 	bl	8013978 <_malloc_r>
 801425a:	6028      	str	r0, [r5, #0]
 801425c:	6128      	str	r0, [r5, #16]
 801425e:	b930      	cbnz	r0, 801426e <_svfiprintf_r+0x32>
 8014260:	230c      	movs	r3, #12
 8014262:	603b      	str	r3, [r7, #0]
 8014264:	f04f 30ff 	mov.w	r0, #4294967295
 8014268:	b01d      	add	sp, #116	@ 0x74
 801426a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801426e:	2340      	movs	r3, #64	@ 0x40
 8014270:	616b      	str	r3, [r5, #20]
 8014272:	2300      	movs	r3, #0
 8014274:	9309      	str	r3, [sp, #36]	@ 0x24
 8014276:	2320      	movs	r3, #32
 8014278:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801427c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014280:	2330      	movs	r3, #48	@ 0x30
 8014282:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014420 <_svfiprintf_r+0x1e4>
 8014286:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801428a:	f04f 0901 	mov.w	r9, #1
 801428e:	4623      	mov	r3, r4
 8014290:	469a      	mov	sl, r3
 8014292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014296:	b10a      	cbz	r2, 801429c <_svfiprintf_r+0x60>
 8014298:	2a25      	cmp	r2, #37	@ 0x25
 801429a:	d1f9      	bne.n	8014290 <_svfiprintf_r+0x54>
 801429c:	ebba 0b04 	subs.w	fp, sl, r4
 80142a0:	d00b      	beq.n	80142ba <_svfiprintf_r+0x7e>
 80142a2:	465b      	mov	r3, fp
 80142a4:	4622      	mov	r2, r4
 80142a6:	4629      	mov	r1, r5
 80142a8:	4638      	mov	r0, r7
 80142aa:	f7ff ff6b 	bl	8014184 <__ssputs_r>
 80142ae:	3001      	adds	r0, #1
 80142b0:	f000 80a7 	beq.w	8014402 <_svfiprintf_r+0x1c6>
 80142b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80142b6:	445a      	add	r2, fp
 80142b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80142ba:	f89a 3000 	ldrb.w	r3, [sl]
 80142be:	2b00      	cmp	r3, #0
 80142c0:	f000 809f 	beq.w	8014402 <_svfiprintf_r+0x1c6>
 80142c4:	2300      	movs	r3, #0
 80142c6:	f04f 32ff 	mov.w	r2, #4294967295
 80142ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80142ce:	f10a 0a01 	add.w	sl, sl, #1
 80142d2:	9304      	str	r3, [sp, #16]
 80142d4:	9307      	str	r3, [sp, #28]
 80142d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80142da:	931a      	str	r3, [sp, #104]	@ 0x68
 80142dc:	4654      	mov	r4, sl
 80142de:	2205      	movs	r2, #5
 80142e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80142e4:	484e      	ldr	r0, [pc, #312]	@ (8014420 <_svfiprintf_r+0x1e4>)
 80142e6:	f7eb ff9b 	bl	8000220 <memchr>
 80142ea:	9a04      	ldr	r2, [sp, #16]
 80142ec:	b9d8      	cbnz	r0, 8014326 <_svfiprintf_r+0xea>
 80142ee:	06d0      	lsls	r0, r2, #27
 80142f0:	bf44      	itt	mi
 80142f2:	2320      	movmi	r3, #32
 80142f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80142f8:	0711      	lsls	r1, r2, #28
 80142fa:	bf44      	itt	mi
 80142fc:	232b      	movmi	r3, #43	@ 0x2b
 80142fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014302:	f89a 3000 	ldrb.w	r3, [sl]
 8014306:	2b2a      	cmp	r3, #42	@ 0x2a
 8014308:	d015      	beq.n	8014336 <_svfiprintf_r+0xfa>
 801430a:	9a07      	ldr	r2, [sp, #28]
 801430c:	4654      	mov	r4, sl
 801430e:	2000      	movs	r0, #0
 8014310:	f04f 0c0a 	mov.w	ip, #10
 8014314:	4621      	mov	r1, r4
 8014316:	f811 3b01 	ldrb.w	r3, [r1], #1
 801431a:	3b30      	subs	r3, #48	@ 0x30
 801431c:	2b09      	cmp	r3, #9
 801431e:	d94b      	bls.n	80143b8 <_svfiprintf_r+0x17c>
 8014320:	b1b0      	cbz	r0, 8014350 <_svfiprintf_r+0x114>
 8014322:	9207      	str	r2, [sp, #28]
 8014324:	e014      	b.n	8014350 <_svfiprintf_r+0x114>
 8014326:	eba0 0308 	sub.w	r3, r0, r8
 801432a:	fa09 f303 	lsl.w	r3, r9, r3
 801432e:	4313      	orrs	r3, r2
 8014330:	9304      	str	r3, [sp, #16]
 8014332:	46a2      	mov	sl, r4
 8014334:	e7d2      	b.n	80142dc <_svfiprintf_r+0xa0>
 8014336:	9b03      	ldr	r3, [sp, #12]
 8014338:	1d19      	adds	r1, r3, #4
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	9103      	str	r1, [sp, #12]
 801433e:	2b00      	cmp	r3, #0
 8014340:	bfbb      	ittet	lt
 8014342:	425b      	neglt	r3, r3
 8014344:	f042 0202 	orrlt.w	r2, r2, #2
 8014348:	9307      	strge	r3, [sp, #28]
 801434a:	9307      	strlt	r3, [sp, #28]
 801434c:	bfb8      	it	lt
 801434e:	9204      	strlt	r2, [sp, #16]
 8014350:	7823      	ldrb	r3, [r4, #0]
 8014352:	2b2e      	cmp	r3, #46	@ 0x2e
 8014354:	d10a      	bne.n	801436c <_svfiprintf_r+0x130>
 8014356:	7863      	ldrb	r3, [r4, #1]
 8014358:	2b2a      	cmp	r3, #42	@ 0x2a
 801435a:	d132      	bne.n	80143c2 <_svfiprintf_r+0x186>
 801435c:	9b03      	ldr	r3, [sp, #12]
 801435e:	1d1a      	adds	r2, r3, #4
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	9203      	str	r2, [sp, #12]
 8014364:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014368:	3402      	adds	r4, #2
 801436a:	9305      	str	r3, [sp, #20]
 801436c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014430 <_svfiprintf_r+0x1f4>
 8014370:	7821      	ldrb	r1, [r4, #0]
 8014372:	2203      	movs	r2, #3
 8014374:	4650      	mov	r0, sl
 8014376:	f7eb ff53 	bl	8000220 <memchr>
 801437a:	b138      	cbz	r0, 801438c <_svfiprintf_r+0x150>
 801437c:	9b04      	ldr	r3, [sp, #16]
 801437e:	eba0 000a 	sub.w	r0, r0, sl
 8014382:	2240      	movs	r2, #64	@ 0x40
 8014384:	4082      	lsls	r2, r0
 8014386:	4313      	orrs	r3, r2
 8014388:	3401      	adds	r4, #1
 801438a:	9304      	str	r3, [sp, #16]
 801438c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014390:	4824      	ldr	r0, [pc, #144]	@ (8014424 <_svfiprintf_r+0x1e8>)
 8014392:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014396:	2206      	movs	r2, #6
 8014398:	f7eb ff42 	bl	8000220 <memchr>
 801439c:	2800      	cmp	r0, #0
 801439e:	d036      	beq.n	801440e <_svfiprintf_r+0x1d2>
 80143a0:	4b21      	ldr	r3, [pc, #132]	@ (8014428 <_svfiprintf_r+0x1ec>)
 80143a2:	bb1b      	cbnz	r3, 80143ec <_svfiprintf_r+0x1b0>
 80143a4:	9b03      	ldr	r3, [sp, #12]
 80143a6:	3307      	adds	r3, #7
 80143a8:	f023 0307 	bic.w	r3, r3, #7
 80143ac:	3308      	adds	r3, #8
 80143ae:	9303      	str	r3, [sp, #12]
 80143b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80143b2:	4433      	add	r3, r6
 80143b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80143b6:	e76a      	b.n	801428e <_svfiprintf_r+0x52>
 80143b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80143bc:	460c      	mov	r4, r1
 80143be:	2001      	movs	r0, #1
 80143c0:	e7a8      	b.n	8014314 <_svfiprintf_r+0xd8>
 80143c2:	2300      	movs	r3, #0
 80143c4:	3401      	adds	r4, #1
 80143c6:	9305      	str	r3, [sp, #20]
 80143c8:	4619      	mov	r1, r3
 80143ca:	f04f 0c0a 	mov.w	ip, #10
 80143ce:	4620      	mov	r0, r4
 80143d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80143d4:	3a30      	subs	r2, #48	@ 0x30
 80143d6:	2a09      	cmp	r2, #9
 80143d8:	d903      	bls.n	80143e2 <_svfiprintf_r+0x1a6>
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d0c6      	beq.n	801436c <_svfiprintf_r+0x130>
 80143de:	9105      	str	r1, [sp, #20]
 80143e0:	e7c4      	b.n	801436c <_svfiprintf_r+0x130>
 80143e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80143e6:	4604      	mov	r4, r0
 80143e8:	2301      	movs	r3, #1
 80143ea:	e7f0      	b.n	80143ce <_svfiprintf_r+0x192>
 80143ec:	ab03      	add	r3, sp, #12
 80143ee:	9300      	str	r3, [sp, #0]
 80143f0:	462a      	mov	r2, r5
 80143f2:	4b0e      	ldr	r3, [pc, #56]	@ (801442c <_svfiprintf_r+0x1f0>)
 80143f4:	a904      	add	r1, sp, #16
 80143f6:	4638      	mov	r0, r7
 80143f8:	f7fd fe36 	bl	8012068 <_printf_float>
 80143fc:	1c42      	adds	r2, r0, #1
 80143fe:	4606      	mov	r6, r0
 8014400:	d1d6      	bne.n	80143b0 <_svfiprintf_r+0x174>
 8014402:	89ab      	ldrh	r3, [r5, #12]
 8014404:	065b      	lsls	r3, r3, #25
 8014406:	f53f af2d 	bmi.w	8014264 <_svfiprintf_r+0x28>
 801440a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801440c:	e72c      	b.n	8014268 <_svfiprintf_r+0x2c>
 801440e:	ab03      	add	r3, sp, #12
 8014410:	9300      	str	r3, [sp, #0]
 8014412:	462a      	mov	r2, r5
 8014414:	4b05      	ldr	r3, [pc, #20]	@ (801442c <_svfiprintf_r+0x1f0>)
 8014416:	a904      	add	r1, sp, #16
 8014418:	4638      	mov	r0, r7
 801441a:	f7fe f8bd 	bl	8012598 <_printf_i>
 801441e:	e7ed      	b.n	80143fc <_svfiprintf_r+0x1c0>
 8014420:	08016a7a 	.word	0x08016a7a
 8014424:	08016a84 	.word	0x08016a84
 8014428:	08012069 	.word	0x08012069
 801442c:	08014185 	.word	0x08014185
 8014430:	08016a80 	.word	0x08016a80

08014434 <__sflush_r>:
 8014434:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801443c:	0716      	lsls	r6, r2, #28
 801443e:	4605      	mov	r5, r0
 8014440:	460c      	mov	r4, r1
 8014442:	d454      	bmi.n	80144ee <__sflush_r+0xba>
 8014444:	684b      	ldr	r3, [r1, #4]
 8014446:	2b00      	cmp	r3, #0
 8014448:	dc02      	bgt.n	8014450 <__sflush_r+0x1c>
 801444a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801444c:	2b00      	cmp	r3, #0
 801444e:	dd48      	ble.n	80144e2 <__sflush_r+0xae>
 8014450:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014452:	2e00      	cmp	r6, #0
 8014454:	d045      	beq.n	80144e2 <__sflush_r+0xae>
 8014456:	2300      	movs	r3, #0
 8014458:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801445c:	682f      	ldr	r7, [r5, #0]
 801445e:	6a21      	ldr	r1, [r4, #32]
 8014460:	602b      	str	r3, [r5, #0]
 8014462:	d030      	beq.n	80144c6 <__sflush_r+0x92>
 8014464:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014466:	89a3      	ldrh	r3, [r4, #12]
 8014468:	0759      	lsls	r1, r3, #29
 801446a:	d505      	bpl.n	8014478 <__sflush_r+0x44>
 801446c:	6863      	ldr	r3, [r4, #4]
 801446e:	1ad2      	subs	r2, r2, r3
 8014470:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014472:	b10b      	cbz	r3, 8014478 <__sflush_r+0x44>
 8014474:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014476:	1ad2      	subs	r2, r2, r3
 8014478:	2300      	movs	r3, #0
 801447a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801447c:	6a21      	ldr	r1, [r4, #32]
 801447e:	4628      	mov	r0, r5
 8014480:	47b0      	blx	r6
 8014482:	1c43      	adds	r3, r0, #1
 8014484:	89a3      	ldrh	r3, [r4, #12]
 8014486:	d106      	bne.n	8014496 <__sflush_r+0x62>
 8014488:	6829      	ldr	r1, [r5, #0]
 801448a:	291d      	cmp	r1, #29
 801448c:	d82b      	bhi.n	80144e6 <__sflush_r+0xb2>
 801448e:	4a2a      	ldr	r2, [pc, #168]	@ (8014538 <__sflush_r+0x104>)
 8014490:	40ca      	lsrs	r2, r1
 8014492:	07d6      	lsls	r6, r2, #31
 8014494:	d527      	bpl.n	80144e6 <__sflush_r+0xb2>
 8014496:	2200      	movs	r2, #0
 8014498:	6062      	str	r2, [r4, #4]
 801449a:	04d9      	lsls	r1, r3, #19
 801449c:	6922      	ldr	r2, [r4, #16]
 801449e:	6022      	str	r2, [r4, #0]
 80144a0:	d504      	bpl.n	80144ac <__sflush_r+0x78>
 80144a2:	1c42      	adds	r2, r0, #1
 80144a4:	d101      	bne.n	80144aa <__sflush_r+0x76>
 80144a6:	682b      	ldr	r3, [r5, #0]
 80144a8:	b903      	cbnz	r3, 80144ac <__sflush_r+0x78>
 80144aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80144ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80144ae:	602f      	str	r7, [r5, #0]
 80144b0:	b1b9      	cbz	r1, 80144e2 <__sflush_r+0xae>
 80144b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80144b6:	4299      	cmp	r1, r3
 80144b8:	d002      	beq.n	80144c0 <__sflush_r+0x8c>
 80144ba:	4628      	mov	r0, r5
 80144bc:	f7ff f9e8 	bl	8013890 <_free_r>
 80144c0:	2300      	movs	r3, #0
 80144c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80144c4:	e00d      	b.n	80144e2 <__sflush_r+0xae>
 80144c6:	2301      	movs	r3, #1
 80144c8:	4628      	mov	r0, r5
 80144ca:	47b0      	blx	r6
 80144cc:	4602      	mov	r2, r0
 80144ce:	1c50      	adds	r0, r2, #1
 80144d0:	d1c9      	bne.n	8014466 <__sflush_r+0x32>
 80144d2:	682b      	ldr	r3, [r5, #0]
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d0c6      	beq.n	8014466 <__sflush_r+0x32>
 80144d8:	2b1d      	cmp	r3, #29
 80144da:	d001      	beq.n	80144e0 <__sflush_r+0xac>
 80144dc:	2b16      	cmp	r3, #22
 80144de:	d11e      	bne.n	801451e <__sflush_r+0xea>
 80144e0:	602f      	str	r7, [r5, #0]
 80144e2:	2000      	movs	r0, #0
 80144e4:	e022      	b.n	801452c <__sflush_r+0xf8>
 80144e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80144ea:	b21b      	sxth	r3, r3
 80144ec:	e01b      	b.n	8014526 <__sflush_r+0xf2>
 80144ee:	690f      	ldr	r7, [r1, #16]
 80144f0:	2f00      	cmp	r7, #0
 80144f2:	d0f6      	beq.n	80144e2 <__sflush_r+0xae>
 80144f4:	0793      	lsls	r3, r2, #30
 80144f6:	680e      	ldr	r6, [r1, #0]
 80144f8:	bf08      	it	eq
 80144fa:	694b      	ldreq	r3, [r1, #20]
 80144fc:	600f      	str	r7, [r1, #0]
 80144fe:	bf18      	it	ne
 8014500:	2300      	movne	r3, #0
 8014502:	eba6 0807 	sub.w	r8, r6, r7
 8014506:	608b      	str	r3, [r1, #8]
 8014508:	f1b8 0f00 	cmp.w	r8, #0
 801450c:	dde9      	ble.n	80144e2 <__sflush_r+0xae>
 801450e:	6a21      	ldr	r1, [r4, #32]
 8014510:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014512:	4643      	mov	r3, r8
 8014514:	463a      	mov	r2, r7
 8014516:	4628      	mov	r0, r5
 8014518:	47b0      	blx	r6
 801451a:	2800      	cmp	r0, #0
 801451c:	dc08      	bgt.n	8014530 <__sflush_r+0xfc>
 801451e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014522:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014526:	81a3      	strh	r3, [r4, #12]
 8014528:	f04f 30ff 	mov.w	r0, #4294967295
 801452c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014530:	4407      	add	r7, r0
 8014532:	eba8 0800 	sub.w	r8, r8, r0
 8014536:	e7e7      	b.n	8014508 <__sflush_r+0xd4>
 8014538:	20400001 	.word	0x20400001

0801453c <_fflush_r>:
 801453c:	b538      	push	{r3, r4, r5, lr}
 801453e:	690b      	ldr	r3, [r1, #16]
 8014540:	4605      	mov	r5, r0
 8014542:	460c      	mov	r4, r1
 8014544:	b913      	cbnz	r3, 801454c <_fflush_r+0x10>
 8014546:	2500      	movs	r5, #0
 8014548:	4628      	mov	r0, r5
 801454a:	bd38      	pop	{r3, r4, r5, pc}
 801454c:	b118      	cbz	r0, 8014556 <_fflush_r+0x1a>
 801454e:	6a03      	ldr	r3, [r0, #32]
 8014550:	b90b      	cbnz	r3, 8014556 <_fflush_r+0x1a>
 8014552:	f7fe f9cb 	bl	80128ec <__sinit>
 8014556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801455a:	2b00      	cmp	r3, #0
 801455c:	d0f3      	beq.n	8014546 <_fflush_r+0xa>
 801455e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014560:	07d0      	lsls	r0, r2, #31
 8014562:	d404      	bmi.n	801456e <_fflush_r+0x32>
 8014564:	0599      	lsls	r1, r3, #22
 8014566:	d402      	bmi.n	801456e <_fflush_r+0x32>
 8014568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801456a:	f7fe fb28 	bl	8012bbe <__retarget_lock_acquire_recursive>
 801456e:	4628      	mov	r0, r5
 8014570:	4621      	mov	r1, r4
 8014572:	f7ff ff5f 	bl	8014434 <__sflush_r>
 8014576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014578:	07da      	lsls	r2, r3, #31
 801457a:	4605      	mov	r5, r0
 801457c:	d4e4      	bmi.n	8014548 <_fflush_r+0xc>
 801457e:	89a3      	ldrh	r3, [r4, #12]
 8014580:	059b      	lsls	r3, r3, #22
 8014582:	d4e1      	bmi.n	8014548 <_fflush_r+0xc>
 8014584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014586:	f7fe fb1b 	bl	8012bc0 <__retarget_lock_release_recursive>
 801458a:	e7dd      	b.n	8014548 <_fflush_r+0xc>

0801458c <_sbrk_r>:
 801458c:	b538      	push	{r3, r4, r5, lr}
 801458e:	4d06      	ldr	r5, [pc, #24]	@ (80145a8 <_sbrk_r+0x1c>)
 8014590:	2300      	movs	r3, #0
 8014592:	4604      	mov	r4, r0
 8014594:	4608      	mov	r0, r1
 8014596:	602b      	str	r3, [r5, #0]
 8014598:	f7ef fc46 	bl	8003e28 <_sbrk>
 801459c:	1c43      	adds	r3, r0, #1
 801459e:	d102      	bne.n	80145a6 <_sbrk_r+0x1a>
 80145a0:	682b      	ldr	r3, [r5, #0]
 80145a2:	b103      	cbz	r3, 80145a6 <_sbrk_r+0x1a>
 80145a4:	6023      	str	r3, [r4, #0]
 80145a6:	bd38      	pop	{r3, r4, r5, pc}
 80145a8:	20003744 	.word	0x20003744

080145ac <__assert_func>:
 80145ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80145ae:	4614      	mov	r4, r2
 80145b0:	461a      	mov	r2, r3
 80145b2:	4b09      	ldr	r3, [pc, #36]	@ (80145d8 <__assert_func+0x2c>)
 80145b4:	681b      	ldr	r3, [r3, #0]
 80145b6:	4605      	mov	r5, r0
 80145b8:	68d8      	ldr	r0, [r3, #12]
 80145ba:	b14c      	cbz	r4, 80145d0 <__assert_func+0x24>
 80145bc:	4b07      	ldr	r3, [pc, #28]	@ (80145dc <__assert_func+0x30>)
 80145be:	9100      	str	r1, [sp, #0]
 80145c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80145c4:	4906      	ldr	r1, [pc, #24]	@ (80145e0 <__assert_func+0x34>)
 80145c6:	462b      	mov	r3, r5
 80145c8:	f000 f870 	bl	80146ac <fiprintf>
 80145cc:	f000 f880 	bl	80146d0 <abort>
 80145d0:	4b04      	ldr	r3, [pc, #16]	@ (80145e4 <__assert_func+0x38>)
 80145d2:	461c      	mov	r4, r3
 80145d4:	e7f3      	b.n	80145be <__assert_func+0x12>
 80145d6:	bf00      	nop
 80145d8:	200001ac 	.word	0x200001ac
 80145dc:	08016a95 	.word	0x08016a95
 80145e0:	08016aa2 	.word	0x08016aa2
 80145e4:	08016ad0 	.word	0x08016ad0

080145e8 <_calloc_r>:
 80145e8:	b570      	push	{r4, r5, r6, lr}
 80145ea:	fba1 5402 	umull	r5, r4, r1, r2
 80145ee:	b934      	cbnz	r4, 80145fe <_calloc_r+0x16>
 80145f0:	4629      	mov	r1, r5
 80145f2:	f7ff f9c1 	bl	8013978 <_malloc_r>
 80145f6:	4606      	mov	r6, r0
 80145f8:	b928      	cbnz	r0, 8014606 <_calloc_r+0x1e>
 80145fa:	4630      	mov	r0, r6
 80145fc:	bd70      	pop	{r4, r5, r6, pc}
 80145fe:	220c      	movs	r2, #12
 8014600:	6002      	str	r2, [r0, #0]
 8014602:	2600      	movs	r6, #0
 8014604:	e7f9      	b.n	80145fa <_calloc_r+0x12>
 8014606:	462a      	mov	r2, r5
 8014608:	4621      	mov	r1, r4
 801460a:	f7fe fa5a 	bl	8012ac2 <memset>
 801460e:	e7f4      	b.n	80145fa <_calloc_r+0x12>

08014610 <__ascii_mbtowc>:
 8014610:	b082      	sub	sp, #8
 8014612:	b901      	cbnz	r1, 8014616 <__ascii_mbtowc+0x6>
 8014614:	a901      	add	r1, sp, #4
 8014616:	b142      	cbz	r2, 801462a <__ascii_mbtowc+0x1a>
 8014618:	b14b      	cbz	r3, 801462e <__ascii_mbtowc+0x1e>
 801461a:	7813      	ldrb	r3, [r2, #0]
 801461c:	600b      	str	r3, [r1, #0]
 801461e:	7812      	ldrb	r2, [r2, #0]
 8014620:	1e10      	subs	r0, r2, #0
 8014622:	bf18      	it	ne
 8014624:	2001      	movne	r0, #1
 8014626:	b002      	add	sp, #8
 8014628:	4770      	bx	lr
 801462a:	4610      	mov	r0, r2
 801462c:	e7fb      	b.n	8014626 <__ascii_mbtowc+0x16>
 801462e:	f06f 0001 	mvn.w	r0, #1
 8014632:	e7f8      	b.n	8014626 <__ascii_mbtowc+0x16>

08014634 <_realloc_r>:
 8014634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014638:	4607      	mov	r7, r0
 801463a:	4614      	mov	r4, r2
 801463c:	460d      	mov	r5, r1
 801463e:	b921      	cbnz	r1, 801464a <_realloc_r+0x16>
 8014640:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014644:	4611      	mov	r1, r2
 8014646:	f7ff b997 	b.w	8013978 <_malloc_r>
 801464a:	b92a      	cbnz	r2, 8014658 <_realloc_r+0x24>
 801464c:	f7ff f920 	bl	8013890 <_free_r>
 8014650:	4625      	mov	r5, r4
 8014652:	4628      	mov	r0, r5
 8014654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014658:	f000 f841 	bl	80146de <_malloc_usable_size_r>
 801465c:	4284      	cmp	r4, r0
 801465e:	4606      	mov	r6, r0
 8014660:	d802      	bhi.n	8014668 <_realloc_r+0x34>
 8014662:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014666:	d8f4      	bhi.n	8014652 <_realloc_r+0x1e>
 8014668:	4621      	mov	r1, r4
 801466a:	4638      	mov	r0, r7
 801466c:	f7ff f984 	bl	8013978 <_malloc_r>
 8014670:	4680      	mov	r8, r0
 8014672:	b908      	cbnz	r0, 8014678 <_realloc_r+0x44>
 8014674:	4645      	mov	r5, r8
 8014676:	e7ec      	b.n	8014652 <_realloc_r+0x1e>
 8014678:	42b4      	cmp	r4, r6
 801467a:	4622      	mov	r2, r4
 801467c:	4629      	mov	r1, r5
 801467e:	bf28      	it	cs
 8014680:	4632      	movcs	r2, r6
 8014682:	f7fe fa9e 	bl	8012bc2 <memcpy>
 8014686:	4629      	mov	r1, r5
 8014688:	4638      	mov	r0, r7
 801468a:	f7ff f901 	bl	8013890 <_free_r>
 801468e:	e7f1      	b.n	8014674 <_realloc_r+0x40>

08014690 <__ascii_wctomb>:
 8014690:	4603      	mov	r3, r0
 8014692:	4608      	mov	r0, r1
 8014694:	b141      	cbz	r1, 80146a8 <__ascii_wctomb+0x18>
 8014696:	2aff      	cmp	r2, #255	@ 0xff
 8014698:	d904      	bls.n	80146a4 <__ascii_wctomb+0x14>
 801469a:	228a      	movs	r2, #138	@ 0x8a
 801469c:	601a      	str	r2, [r3, #0]
 801469e:	f04f 30ff 	mov.w	r0, #4294967295
 80146a2:	4770      	bx	lr
 80146a4:	700a      	strb	r2, [r1, #0]
 80146a6:	2001      	movs	r0, #1
 80146a8:	4770      	bx	lr
	...

080146ac <fiprintf>:
 80146ac:	b40e      	push	{r1, r2, r3}
 80146ae:	b503      	push	{r0, r1, lr}
 80146b0:	4601      	mov	r1, r0
 80146b2:	ab03      	add	r3, sp, #12
 80146b4:	4805      	ldr	r0, [pc, #20]	@ (80146cc <fiprintf+0x20>)
 80146b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80146ba:	6800      	ldr	r0, [r0, #0]
 80146bc:	9301      	str	r3, [sp, #4]
 80146be:	f000 f83f 	bl	8014740 <_vfiprintf_r>
 80146c2:	b002      	add	sp, #8
 80146c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80146c8:	b003      	add	sp, #12
 80146ca:	4770      	bx	lr
 80146cc:	200001ac 	.word	0x200001ac

080146d0 <abort>:
 80146d0:	b508      	push	{r3, lr}
 80146d2:	2006      	movs	r0, #6
 80146d4:	f000 fa08 	bl	8014ae8 <raise>
 80146d8:	2001      	movs	r0, #1
 80146da:	f7ef fb2d 	bl	8003d38 <_exit>

080146de <_malloc_usable_size_r>:
 80146de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80146e2:	1f18      	subs	r0, r3, #4
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	bfbc      	itt	lt
 80146e8:	580b      	ldrlt	r3, [r1, r0]
 80146ea:	18c0      	addlt	r0, r0, r3
 80146ec:	4770      	bx	lr

080146ee <__sfputc_r>:
 80146ee:	6893      	ldr	r3, [r2, #8]
 80146f0:	3b01      	subs	r3, #1
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	b410      	push	{r4}
 80146f6:	6093      	str	r3, [r2, #8]
 80146f8:	da08      	bge.n	801470c <__sfputc_r+0x1e>
 80146fa:	6994      	ldr	r4, [r2, #24]
 80146fc:	42a3      	cmp	r3, r4
 80146fe:	db01      	blt.n	8014704 <__sfputc_r+0x16>
 8014700:	290a      	cmp	r1, #10
 8014702:	d103      	bne.n	801470c <__sfputc_r+0x1e>
 8014704:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014708:	f000 b932 	b.w	8014970 <__swbuf_r>
 801470c:	6813      	ldr	r3, [r2, #0]
 801470e:	1c58      	adds	r0, r3, #1
 8014710:	6010      	str	r0, [r2, #0]
 8014712:	7019      	strb	r1, [r3, #0]
 8014714:	4608      	mov	r0, r1
 8014716:	f85d 4b04 	ldr.w	r4, [sp], #4
 801471a:	4770      	bx	lr

0801471c <__sfputs_r>:
 801471c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801471e:	4606      	mov	r6, r0
 8014720:	460f      	mov	r7, r1
 8014722:	4614      	mov	r4, r2
 8014724:	18d5      	adds	r5, r2, r3
 8014726:	42ac      	cmp	r4, r5
 8014728:	d101      	bne.n	801472e <__sfputs_r+0x12>
 801472a:	2000      	movs	r0, #0
 801472c:	e007      	b.n	801473e <__sfputs_r+0x22>
 801472e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014732:	463a      	mov	r2, r7
 8014734:	4630      	mov	r0, r6
 8014736:	f7ff ffda 	bl	80146ee <__sfputc_r>
 801473a:	1c43      	adds	r3, r0, #1
 801473c:	d1f3      	bne.n	8014726 <__sfputs_r+0xa>
 801473e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014740 <_vfiprintf_r>:
 8014740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014744:	460d      	mov	r5, r1
 8014746:	b09d      	sub	sp, #116	@ 0x74
 8014748:	4614      	mov	r4, r2
 801474a:	4698      	mov	r8, r3
 801474c:	4606      	mov	r6, r0
 801474e:	b118      	cbz	r0, 8014758 <_vfiprintf_r+0x18>
 8014750:	6a03      	ldr	r3, [r0, #32]
 8014752:	b90b      	cbnz	r3, 8014758 <_vfiprintf_r+0x18>
 8014754:	f7fe f8ca 	bl	80128ec <__sinit>
 8014758:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801475a:	07d9      	lsls	r1, r3, #31
 801475c:	d405      	bmi.n	801476a <_vfiprintf_r+0x2a>
 801475e:	89ab      	ldrh	r3, [r5, #12]
 8014760:	059a      	lsls	r2, r3, #22
 8014762:	d402      	bmi.n	801476a <_vfiprintf_r+0x2a>
 8014764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014766:	f7fe fa2a 	bl	8012bbe <__retarget_lock_acquire_recursive>
 801476a:	89ab      	ldrh	r3, [r5, #12]
 801476c:	071b      	lsls	r3, r3, #28
 801476e:	d501      	bpl.n	8014774 <_vfiprintf_r+0x34>
 8014770:	692b      	ldr	r3, [r5, #16]
 8014772:	b99b      	cbnz	r3, 801479c <_vfiprintf_r+0x5c>
 8014774:	4629      	mov	r1, r5
 8014776:	4630      	mov	r0, r6
 8014778:	f000 f938 	bl	80149ec <__swsetup_r>
 801477c:	b170      	cbz	r0, 801479c <_vfiprintf_r+0x5c>
 801477e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014780:	07dc      	lsls	r4, r3, #31
 8014782:	d504      	bpl.n	801478e <_vfiprintf_r+0x4e>
 8014784:	f04f 30ff 	mov.w	r0, #4294967295
 8014788:	b01d      	add	sp, #116	@ 0x74
 801478a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801478e:	89ab      	ldrh	r3, [r5, #12]
 8014790:	0598      	lsls	r0, r3, #22
 8014792:	d4f7      	bmi.n	8014784 <_vfiprintf_r+0x44>
 8014794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014796:	f7fe fa13 	bl	8012bc0 <__retarget_lock_release_recursive>
 801479a:	e7f3      	b.n	8014784 <_vfiprintf_r+0x44>
 801479c:	2300      	movs	r3, #0
 801479e:	9309      	str	r3, [sp, #36]	@ 0x24
 80147a0:	2320      	movs	r3, #32
 80147a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80147a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80147aa:	2330      	movs	r3, #48	@ 0x30
 80147ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801495c <_vfiprintf_r+0x21c>
 80147b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80147b4:	f04f 0901 	mov.w	r9, #1
 80147b8:	4623      	mov	r3, r4
 80147ba:	469a      	mov	sl, r3
 80147bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80147c0:	b10a      	cbz	r2, 80147c6 <_vfiprintf_r+0x86>
 80147c2:	2a25      	cmp	r2, #37	@ 0x25
 80147c4:	d1f9      	bne.n	80147ba <_vfiprintf_r+0x7a>
 80147c6:	ebba 0b04 	subs.w	fp, sl, r4
 80147ca:	d00b      	beq.n	80147e4 <_vfiprintf_r+0xa4>
 80147cc:	465b      	mov	r3, fp
 80147ce:	4622      	mov	r2, r4
 80147d0:	4629      	mov	r1, r5
 80147d2:	4630      	mov	r0, r6
 80147d4:	f7ff ffa2 	bl	801471c <__sfputs_r>
 80147d8:	3001      	adds	r0, #1
 80147da:	f000 80a7 	beq.w	801492c <_vfiprintf_r+0x1ec>
 80147de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80147e0:	445a      	add	r2, fp
 80147e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80147e4:	f89a 3000 	ldrb.w	r3, [sl]
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	f000 809f 	beq.w	801492c <_vfiprintf_r+0x1ec>
 80147ee:	2300      	movs	r3, #0
 80147f0:	f04f 32ff 	mov.w	r2, #4294967295
 80147f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80147f8:	f10a 0a01 	add.w	sl, sl, #1
 80147fc:	9304      	str	r3, [sp, #16]
 80147fe:	9307      	str	r3, [sp, #28]
 8014800:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014804:	931a      	str	r3, [sp, #104]	@ 0x68
 8014806:	4654      	mov	r4, sl
 8014808:	2205      	movs	r2, #5
 801480a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801480e:	4853      	ldr	r0, [pc, #332]	@ (801495c <_vfiprintf_r+0x21c>)
 8014810:	f7eb fd06 	bl	8000220 <memchr>
 8014814:	9a04      	ldr	r2, [sp, #16]
 8014816:	b9d8      	cbnz	r0, 8014850 <_vfiprintf_r+0x110>
 8014818:	06d1      	lsls	r1, r2, #27
 801481a:	bf44      	itt	mi
 801481c:	2320      	movmi	r3, #32
 801481e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014822:	0713      	lsls	r3, r2, #28
 8014824:	bf44      	itt	mi
 8014826:	232b      	movmi	r3, #43	@ 0x2b
 8014828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801482c:	f89a 3000 	ldrb.w	r3, [sl]
 8014830:	2b2a      	cmp	r3, #42	@ 0x2a
 8014832:	d015      	beq.n	8014860 <_vfiprintf_r+0x120>
 8014834:	9a07      	ldr	r2, [sp, #28]
 8014836:	4654      	mov	r4, sl
 8014838:	2000      	movs	r0, #0
 801483a:	f04f 0c0a 	mov.w	ip, #10
 801483e:	4621      	mov	r1, r4
 8014840:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014844:	3b30      	subs	r3, #48	@ 0x30
 8014846:	2b09      	cmp	r3, #9
 8014848:	d94b      	bls.n	80148e2 <_vfiprintf_r+0x1a2>
 801484a:	b1b0      	cbz	r0, 801487a <_vfiprintf_r+0x13a>
 801484c:	9207      	str	r2, [sp, #28]
 801484e:	e014      	b.n	801487a <_vfiprintf_r+0x13a>
 8014850:	eba0 0308 	sub.w	r3, r0, r8
 8014854:	fa09 f303 	lsl.w	r3, r9, r3
 8014858:	4313      	orrs	r3, r2
 801485a:	9304      	str	r3, [sp, #16]
 801485c:	46a2      	mov	sl, r4
 801485e:	e7d2      	b.n	8014806 <_vfiprintf_r+0xc6>
 8014860:	9b03      	ldr	r3, [sp, #12]
 8014862:	1d19      	adds	r1, r3, #4
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	9103      	str	r1, [sp, #12]
 8014868:	2b00      	cmp	r3, #0
 801486a:	bfbb      	ittet	lt
 801486c:	425b      	neglt	r3, r3
 801486e:	f042 0202 	orrlt.w	r2, r2, #2
 8014872:	9307      	strge	r3, [sp, #28]
 8014874:	9307      	strlt	r3, [sp, #28]
 8014876:	bfb8      	it	lt
 8014878:	9204      	strlt	r2, [sp, #16]
 801487a:	7823      	ldrb	r3, [r4, #0]
 801487c:	2b2e      	cmp	r3, #46	@ 0x2e
 801487e:	d10a      	bne.n	8014896 <_vfiprintf_r+0x156>
 8014880:	7863      	ldrb	r3, [r4, #1]
 8014882:	2b2a      	cmp	r3, #42	@ 0x2a
 8014884:	d132      	bne.n	80148ec <_vfiprintf_r+0x1ac>
 8014886:	9b03      	ldr	r3, [sp, #12]
 8014888:	1d1a      	adds	r2, r3, #4
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	9203      	str	r2, [sp, #12]
 801488e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014892:	3402      	adds	r4, #2
 8014894:	9305      	str	r3, [sp, #20]
 8014896:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801496c <_vfiprintf_r+0x22c>
 801489a:	7821      	ldrb	r1, [r4, #0]
 801489c:	2203      	movs	r2, #3
 801489e:	4650      	mov	r0, sl
 80148a0:	f7eb fcbe 	bl	8000220 <memchr>
 80148a4:	b138      	cbz	r0, 80148b6 <_vfiprintf_r+0x176>
 80148a6:	9b04      	ldr	r3, [sp, #16]
 80148a8:	eba0 000a 	sub.w	r0, r0, sl
 80148ac:	2240      	movs	r2, #64	@ 0x40
 80148ae:	4082      	lsls	r2, r0
 80148b0:	4313      	orrs	r3, r2
 80148b2:	3401      	adds	r4, #1
 80148b4:	9304      	str	r3, [sp, #16]
 80148b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148ba:	4829      	ldr	r0, [pc, #164]	@ (8014960 <_vfiprintf_r+0x220>)
 80148bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80148c0:	2206      	movs	r2, #6
 80148c2:	f7eb fcad 	bl	8000220 <memchr>
 80148c6:	2800      	cmp	r0, #0
 80148c8:	d03f      	beq.n	801494a <_vfiprintf_r+0x20a>
 80148ca:	4b26      	ldr	r3, [pc, #152]	@ (8014964 <_vfiprintf_r+0x224>)
 80148cc:	bb1b      	cbnz	r3, 8014916 <_vfiprintf_r+0x1d6>
 80148ce:	9b03      	ldr	r3, [sp, #12]
 80148d0:	3307      	adds	r3, #7
 80148d2:	f023 0307 	bic.w	r3, r3, #7
 80148d6:	3308      	adds	r3, #8
 80148d8:	9303      	str	r3, [sp, #12]
 80148da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80148dc:	443b      	add	r3, r7
 80148de:	9309      	str	r3, [sp, #36]	@ 0x24
 80148e0:	e76a      	b.n	80147b8 <_vfiprintf_r+0x78>
 80148e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80148e6:	460c      	mov	r4, r1
 80148e8:	2001      	movs	r0, #1
 80148ea:	e7a8      	b.n	801483e <_vfiprintf_r+0xfe>
 80148ec:	2300      	movs	r3, #0
 80148ee:	3401      	adds	r4, #1
 80148f0:	9305      	str	r3, [sp, #20]
 80148f2:	4619      	mov	r1, r3
 80148f4:	f04f 0c0a 	mov.w	ip, #10
 80148f8:	4620      	mov	r0, r4
 80148fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80148fe:	3a30      	subs	r2, #48	@ 0x30
 8014900:	2a09      	cmp	r2, #9
 8014902:	d903      	bls.n	801490c <_vfiprintf_r+0x1cc>
 8014904:	2b00      	cmp	r3, #0
 8014906:	d0c6      	beq.n	8014896 <_vfiprintf_r+0x156>
 8014908:	9105      	str	r1, [sp, #20]
 801490a:	e7c4      	b.n	8014896 <_vfiprintf_r+0x156>
 801490c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014910:	4604      	mov	r4, r0
 8014912:	2301      	movs	r3, #1
 8014914:	e7f0      	b.n	80148f8 <_vfiprintf_r+0x1b8>
 8014916:	ab03      	add	r3, sp, #12
 8014918:	9300      	str	r3, [sp, #0]
 801491a:	462a      	mov	r2, r5
 801491c:	4b12      	ldr	r3, [pc, #72]	@ (8014968 <_vfiprintf_r+0x228>)
 801491e:	a904      	add	r1, sp, #16
 8014920:	4630      	mov	r0, r6
 8014922:	f7fd fba1 	bl	8012068 <_printf_float>
 8014926:	4607      	mov	r7, r0
 8014928:	1c78      	adds	r0, r7, #1
 801492a:	d1d6      	bne.n	80148da <_vfiprintf_r+0x19a>
 801492c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801492e:	07d9      	lsls	r1, r3, #31
 8014930:	d405      	bmi.n	801493e <_vfiprintf_r+0x1fe>
 8014932:	89ab      	ldrh	r3, [r5, #12]
 8014934:	059a      	lsls	r2, r3, #22
 8014936:	d402      	bmi.n	801493e <_vfiprintf_r+0x1fe>
 8014938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801493a:	f7fe f941 	bl	8012bc0 <__retarget_lock_release_recursive>
 801493e:	89ab      	ldrh	r3, [r5, #12]
 8014940:	065b      	lsls	r3, r3, #25
 8014942:	f53f af1f 	bmi.w	8014784 <_vfiprintf_r+0x44>
 8014946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014948:	e71e      	b.n	8014788 <_vfiprintf_r+0x48>
 801494a:	ab03      	add	r3, sp, #12
 801494c:	9300      	str	r3, [sp, #0]
 801494e:	462a      	mov	r2, r5
 8014950:	4b05      	ldr	r3, [pc, #20]	@ (8014968 <_vfiprintf_r+0x228>)
 8014952:	a904      	add	r1, sp, #16
 8014954:	4630      	mov	r0, r6
 8014956:	f7fd fe1f 	bl	8012598 <_printf_i>
 801495a:	e7e4      	b.n	8014926 <_vfiprintf_r+0x1e6>
 801495c:	08016a7a 	.word	0x08016a7a
 8014960:	08016a84 	.word	0x08016a84
 8014964:	08012069 	.word	0x08012069
 8014968:	0801471d 	.word	0x0801471d
 801496c:	08016a80 	.word	0x08016a80

08014970 <__swbuf_r>:
 8014970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014972:	460e      	mov	r6, r1
 8014974:	4614      	mov	r4, r2
 8014976:	4605      	mov	r5, r0
 8014978:	b118      	cbz	r0, 8014982 <__swbuf_r+0x12>
 801497a:	6a03      	ldr	r3, [r0, #32]
 801497c:	b90b      	cbnz	r3, 8014982 <__swbuf_r+0x12>
 801497e:	f7fd ffb5 	bl	80128ec <__sinit>
 8014982:	69a3      	ldr	r3, [r4, #24]
 8014984:	60a3      	str	r3, [r4, #8]
 8014986:	89a3      	ldrh	r3, [r4, #12]
 8014988:	071a      	lsls	r2, r3, #28
 801498a:	d501      	bpl.n	8014990 <__swbuf_r+0x20>
 801498c:	6923      	ldr	r3, [r4, #16]
 801498e:	b943      	cbnz	r3, 80149a2 <__swbuf_r+0x32>
 8014990:	4621      	mov	r1, r4
 8014992:	4628      	mov	r0, r5
 8014994:	f000 f82a 	bl	80149ec <__swsetup_r>
 8014998:	b118      	cbz	r0, 80149a2 <__swbuf_r+0x32>
 801499a:	f04f 37ff 	mov.w	r7, #4294967295
 801499e:	4638      	mov	r0, r7
 80149a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80149a2:	6823      	ldr	r3, [r4, #0]
 80149a4:	6922      	ldr	r2, [r4, #16]
 80149a6:	1a98      	subs	r0, r3, r2
 80149a8:	6963      	ldr	r3, [r4, #20]
 80149aa:	b2f6      	uxtb	r6, r6
 80149ac:	4283      	cmp	r3, r0
 80149ae:	4637      	mov	r7, r6
 80149b0:	dc05      	bgt.n	80149be <__swbuf_r+0x4e>
 80149b2:	4621      	mov	r1, r4
 80149b4:	4628      	mov	r0, r5
 80149b6:	f7ff fdc1 	bl	801453c <_fflush_r>
 80149ba:	2800      	cmp	r0, #0
 80149bc:	d1ed      	bne.n	801499a <__swbuf_r+0x2a>
 80149be:	68a3      	ldr	r3, [r4, #8]
 80149c0:	3b01      	subs	r3, #1
 80149c2:	60a3      	str	r3, [r4, #8]
 80149c4:	6823      	ldr	r3, [r4, #0]
 80149c6:	1c5a      	adds	r2, r3, #1
 80149c8:	6022      	str	r2, [r4, #0]
 80149ca:	701e      	strb	r6, [r3, #0]
 80149cc:	6962      	ldr	r2, [r4, #20]
 80149ce:	1c43      	adds	r3, r0, #1
 80149d0:	429a      	cmp	r2, r3
 80149d2:	d004      	beq.n	80149de <__swbuf_r+0x6e>
 80149d4:	89a3      	ldrh	r3, [r4, #12]
 80149d6:	07db      	lsls	r3, r3, #31
 80149d8:	d5e1      	bpl.n	801499e <__swbuf_r+0x2e>
 80149da:	2e0a      	cmp	r6, #10
 80149dc:	d1df      	bne.n	801499e <__swbuf_r+0x2e>
 80149de:	4621      	mov	r1, r4
 80149e0:	4628      	mov	r0, r5
 80149e2:	f7ff fdab 	bl	801453c <_fflush_r>
 80149e6:	2800      	cmp	r0, #0
 80149e8:	d0d9      	beq.n	801499e <__swbuf_r+0x2e>
 80149ea:	e7d6      	b.n	801499a <__swbuf_r+0x2a>

080149ec <__swsetup_r>:
 80149ec:	b538      	push	{r3, r4, r5, lr}
 80149ee:	4b29      	ldr	r3, [pc, #164]	@ (8014a94 <__swsetup_r+0xa8>)
 80149f0:	4605      	mov	r5, r0
 80149f2:	6818      	ldr	r0, [r3, #0]
 80149f4:	460c      	mov	r4, r1
 80149f6:	b118      	cbz	r0, 8014a00 <__swsetup_r+0x14>
 80149f8:	6a03      	ldr	r3, [r0, #32]
 80149fa:	b90b      	cbnz	r3, 8014a00 <__swsetup_r+0x14>
 80149fc:	f7fd ff76 	bl	80128ec <__sinit>
 8014a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a04:	0719      	lsls	r1, r3, #28
 8014a06:	d422      	bmi.n	8014a4e <__swsetup_r+0x62>
 8014a08:	06da      	lsls	r2, r3, #27
 8014a0a:	d407      	bmi.n	8014a1c <__swsetup_r+0x30>
 8014a0c:	2209      	movs	r2, #9
 8014a0e:	602a      	str	r2, [r5, #0]
 8014a10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014a14:	81a3      	strh	r3, [r4, #12]
 8014a16:	f04f 30ff 	mov.w	r0, #4294967295
 8014a1a:	e033      	b.n	8014a84 <__swsetup_r+0x98>
 8014a1c:	0758      	lsls	r0, r3, #29
 8014a1e:	d512      	bpl.n	8014a46 <__swsetup_r+0x5a>
 8014a20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014a22:	b141      	cbz	r1, 8014a36 <__swsetup_r+0x4a>
 8014a24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014a28:	4299      	cmp	r1, r3
 8014a2a:	d002      	beq.n	8014a32 <__swsetup_r+0x46>
 8014a2c:	4628      	mov	r0, r5
 8014a2e:	f7fe ff2f 	bl	8013890 <_free_r>
 8014a32:	2300      	movs	r3, #0
 8014a34:	6363      	str	r3, [r4, #52]	@ 0x34
 8014a36:	89a3      	ldrh	r3, [r4, #12]
 8014a38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014a3c:	81a3      	strh	r3, [r4, #12]
 8014a3e:	2300      	movs	r3, #0
 8014a40:	6063      	str	r3, [r4, #4]
 8014a42:	6923      	ldr	r3, [r4, #16]
 8014a44:	6023      	str	r3, [r4, #0]
 8014a46:	89a3      	ldrh	r3, [r4, #12]
 8014a48:	f043 0308 	orr.w	r3, r3, #8
 8014a4c:	81a3      	strh	r3, [r4, #12]
 8014a4e:	6923      	ldr	r3, [r4, #16]
 8014a50:	b94b      	cbnz	r3, 8014a66 <__swsetup_r+0x7a>
 8014a52:	89a3      	ldrh	r3, [r4, #12]
 8014a54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014a58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014a5c:	d003      	beq.n	8014a66 <__swsetup_r+0x7a>
 8014a5e:	4621      	mov	r1, r4
 8014a60:	4628      	mov	r0, r5
 8014a62:	f000 f883 	bl	8014b6c <__smakebuf_r>
 8014a66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a6a:	f013 0201 	ands.w	r2, r3, #1
 8014a6e:	d00a      	beq.n	8014a86 <__swsetup_r+0x9a>
 8014a70:	2200      	movs	r2, #0
 8014a72:	60a2      	str	r2, [r4, #8]
 8014a74:	6962      	ldr	r2, [r4, #20]
 8014a76:	4252      	negs	r2, r2
 8014a78:	61a2      	str	r2, [r4, #24]
 8014a7a:	6922      	ldr	r2, [r4, #16]
 8014a7c:	b942      	cbnz	r2, 8014a90 <__swsetup_r+0xa4>
 8014a7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014a82:	d1c5      	bne.n	8014a10 <__swsetup_r+0x24>
 8014a84:	bd38      	pop	{r3, r4, r5, pc}
 8014a86:	0799      	lsls	r1, r3, #30
 8014a88:	bf58      	it	pl
 8014a8a:	6962      	ldrpl	r2, [r4, #20]
 8014a8c:	60a2      	str	r2, [r4, #8]
 8014a8e:	e7f4      	b.n	8014a7a <__swsetup_r+0x8e>
 8014a90:	2000      	movs	r0, #0
 8014a92:	e7f7      	b.n	8014a84 <__swsetup_r+0x98>
 8014a94:	200001ac 	.word	0x200001ac

08014a98 <_raise_r>:
 8014a98:	291f      	cmp	r1, #31
 8014a9a:	b538      	push	{r3, r4, r5, lr}
 8014a9c:	4605      	mov	r5, r0
 8014a9e:	460c      	mov	r4, r1
 8014aa0:	d904      	bls.n	8014aac <_raise_r+0x14>
 8014aa2:	2316      	movs	r3, #22
 8014aa4:	6003      	str	r3, [r0, #0]
 8014aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8014aaa:	bd38      	pop	{r3, r4, r5, pc}
 8014aac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014aae:	b112      	cbz	r2, 8014ab6 <_raise_r+0x1e>
 8014ab0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014ab4:	b94b      	cbnz	r3, 8014aca <_raise_r+0x32>
 8014ab6:	4628      	mov	r0, r5
 8014ab8:	f000 f830 	bl	8014b1c <_getpid_r>
 8014abc:	4622      	mov	r2, r4
 8014abe:	4601      	mov	r1, r0
 8014ac0:	4628      	mov	r0, r5
 8014ac2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014ac6:	f000 b817 	b.w	8014af8 <_kill_r>
 8014aca:	2b01      	cmp	r3, #1
 8014acc:	d00a      	beq.n	8014ae4 <_raise_r+0x4c>
 8014ace:	1c59      	adds	r1, r3, #1
 8014ad0:	d103      	bne.n	8014ada <_raise_r+0x42>
 8014ad2:	2316      	movs	r3, #22
 8014ad4:	6003      	str	r3, [r0, #0]
 8014ad6:	2001      	movs	r0, #1
 8014ad8:	e7e7      	b.n	8014aaa <_raise_r+0x12>
 8014ada:	2100      	movs	r1, #0
 8014adc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014ae0:	4620      	mov	r0, r4
 8014ae2:	4798      	blx	r3
 8014ae4:	2000      	movs	r0, #0
 8014ae6:	e7e0      	b.n	8014aaa <_raise_r+0x12>

08014ae8 <raise>:
 8014ae8:	4b02      	ldr	r3, [pc, #8]	@ (8014af4 <raise+0xc>)
 8014aea:	4601      	mov	r1, r0
 8014aec:	6818      	ldr	r0, [r3, #0]
 8014aee:	f7ff bfd3 	b.w	8014a98 <_raise_r>
 8014af2:	bf00      	nop
 8014af4:	200001ac 	.word	0x200001ac

08014af8 <_kill_r>:
 8014af8:	b538      	push	{r3, r4, r5, lr}
 8014afa:	4d07      	ldr	r5, [pc, #28]	@ (8014b18 <_kill_r+0x20>)
 8014afc:	2300      	movs	r3, #0
 8014afe:	4604      	mov	r4, r0
 8014b00:	4608      	mov	r0, r1
 8014b02:	4611      	mov	r1, r2
 8014b04:	602b      	str	r3, [r5, #0]
 8014b06:	f7ef f907 	bl	8003d18 <_kill>
 8014b0a:	1c43      	adds	r3, r0, #1
 8014b0c:	d102      	bne.n	8014b14 <_kill_r+0x1c>
 8014b0e:	682b      	ldr	r3, [r5, #0]
 8014b10:	b103      	cbz	r3, 8014b14 <_kill_r+0x1c>
 8014b12:	6023      	str	r3, [r4, #0]
 8014b14:	bd38      	pop	{r3, r4, r5, pc}
 8014b16:	bf00      	nop
 8014b18:	20003744 	.word	0x20003744

08014b1c <_getpid_r>:
 8014b1c:	f7ef b8f4 	b.w	8003d08 <_getpid>

08014b20 <__swhatbuf_r>:
 8014b20:	b570      	push	{r4, r5, r6, lr}
 8014b22:	460c      	mov	r4, r1
 8014b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b28:	2900      	cmp	r1, #0
 8014b2a:	b096      	sub	sp, #88	@ 0x58
 8014b2c:	4615      	mov	r5, r2
 8014b2e:	461e      	mov	r6, r3
 8014b30:	da0d      	bge.n	8014b4e <__swhatbuf_r+0x2e>
 8014b32:	89a3      	ldrh	r3, [r4, #12]
 8014b34:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014b38:	f04f 0100 	mov.w	r1, #0
 8014b3c:	bf14      	ite	ne
 8014b3e:	2340      	movne	r3, #64	@ 0x40
 8014b40:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014b44:	2000      	movs	r0, #0
 8014b46:	6031      	str	r1, [r6, #0]
 8014b48:	602b      	str	r3, [r5, #0]
 8014b4a:	b016      	add	sp, #88	@ 0x58
 8014b4c:	bd70      	pop	{r4, r5, r6, pc}
 8014b4e:	466a      	mov	r2, sp
 8014b50:	f000 f848 	bl	8014be4 <_fstat_r>
 8014b54:	2800      	cmp	r0, #0
 8014b56:	dbec      	blt.n	8014b32 <__swhatbuf_r+0x12>
 8014b58:	9901      	ldr	r1, [sp, #4]
 8014b5a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014b5e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014b62:	4259      	negs	r1, r3
 8014b64:	4159      	adcs	r1, r3
 8014b66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014b6a:	e7eb      	b.n	8014b44 <__swhatbuf_r+0x24>

08014b6c <__smakebuf_r>:
 8014b6c:	898b      	ldrh	r3, [r1, #12]
 8014b6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014b70:	079d      	lsls	r5, r3, #30
 8014b72:	4606      	mov	r6, r0
 8014b74:	460c      	mov	r4, r1
 8014b76:	d507      	bpl.n	8014b88 <__smakebuf_r+0x1c>
 8014b78:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014b7c:	6023      	str	r3, [r4, #0]
 8014b7e:	6123      	str	r3, [r4, #16]
 8014b80:	2301      	movs	r3, #1
 8014b82:	6163      	str	r3, [r4, #20]
 8014b84:	b003      	add	sp, #12
 8014b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014b88:	ab01      	add	r3, sp, #4
 8014b8a:	466a      	mov	r2, sp
 8014b8c:	f7ff ffc8 	bl	8014b20 <__swhatbuf_r>
 8014b90:	9f00      	ldr	r7, [sp, #0]
 8014b92:	4605      	mov	r5, r0
 8014b94:	4639      	mov	r1, r7
 8014b96:	4630      	mov	r0, r6
 8014b98:	f7fe feee 	bl	8013978 <_malloc_r>
 8014b9c:	b948      	cbnz	r0, 8014bb2 <__smakebuf_r+0x46>
 8014b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ba2:	059a      	lsls	r2, r3, #22
 8014ba4:	d4ee      	bmi.n	8014b84 <__smakebuf_r+0x18>
 8014ba6:	f023 0303 	bic.w	r3, r3, #3
 8014baa:	f043 0302 	orr.w	r3, r3, #2
 8014bae:	81a3      	strh	r3, [r4, #12]
 8014bb0:	e7e2      	b.n	8014b78 <__smakebuf_r+0xc>
 8014bb2:	89a3      	ldrh	r3, [r4, #12]
 8014bb4:	6020      	str	r0, [r4, #0]
 8014bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014bba:	81a3      	strh	r3, [r4, #12]
 8014bbc:	9b01      	ldr	r3, [sp, #4]
 8014bbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014bc2:	b15b      	cbz	r3, 8014bdc <__smakebuf_r+0x70>
 8014bc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014bc8:	4630      	mov	r0, r6
 8014bca:	f000 f81d 	bl	8014c08 <_isatty_r>
 8014bce:	b128      	cbz	r0, 8014bdc <__smakebuf_r+0x70>
 8014bd0:	89a3      	ldrh	r3, [r4, #12]
 8014bd2:	f023 0303 	bic.w	r3, r3, #3
 8014bd6:	f043 0301 	orr.w	r3, r3, #1
 8014bda:	81a3      	strh	r3, [r4, #12]
 8014bdc:	89a3      	ldrh	r3, [r4, #12]
 8014bde:	431d      	orrs	r5, r3
 8014be0:	81a5      	strh	r5, [r4, #12]
 8014be2:	e7cf      	b.n	8014b84 <__smakebuf_r+0x18>

08014be4 <_fstat_r>:
 8014be4:	b538      	push	{r3, r4, r5, lr}
 8014be6:	4d07      	ldr	r5, [pc, #28]	@ (8014c04 <_fstat_r+0x20>)
 8014be8:	2300      	movs	r3, #0
 8014bea:	4604      	mov	r4, r0
 8014bec:	4608      	mov	r0, r1
 8014bee:	4611      	mov	r1, r2
 8014bf0:	602b      	str	r3, [r5, #0]
 8014bf2:	f7ef f8f1 	bl	8003dd8 <_fstat>
 8014bf6:	1c43      	adds	r3, r0, #1
 8014bf8:	d102      	bne.n	8014c00 <_fstat_r+0x1c>
 8014bfa:	682b      	ldr	r3, [r5, #0]
 8014bfc:	b103      	cbz	r3, 8014c00 <_fstat_r+0x1c>
 8014bfe:	6023      	str	r3, [r4, #0]
 8014c00:	bd38      	pop	{r3, r4, r5, pc}
 8014c02:	bf00      	nop
 8014c04:	20003744 	.word	0x20003744

08014c08 <_isatty_r>:
 8014c08:	b538      	push	{r3, r4, r5, lr}
 8014c0a:	4d06      	ldr	r5, [pc, #24]	@ (8014c24 <_isatty_r+0x1c>)
 8014c0c:	2300      	movs	r3, #0
 8014c0e:	4604      	mov	r4, r0
 8014c10:	4608      	mov	r0, r1
 8014c12:	602b      	str	r3, [r5, #0]
 8014c14:	f7ef f8f0 	bl	8003df8 <_isatty>
 8014c18:	1c43      	adds	r3, r0, #1
 8014c1a:	d102      	bne.n	8014c22 <_isatty_r+0x1a>
 8014c1c:	682b      	ldr	r3, [r5, #0]
 8014c1e:	b103      	cbz	r3, 8014c22 <_isatty_r+0x1a>
 8014c20:	6023      	str	r3, [r4, #0]
 8014c22:	bd38      	pop	{r3, r4, r5, pc}
 8014c24:	20003744 	.word	0x20003744

08014c28 <_init>:
 8014c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c2a:	bf00      	nop
 8014c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014c2e:	bc08      	pop	{r3}
 8014c30:	469e      	mov	lr, r3
 8014c32:	4770      	bx	lr

08014c34 <_fini>:
 8014c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c36:	bf00      	nop
 8014c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014c3a:	bc08      	pop	{r3}
 8014c3c:	469e      	mov	lr, r3
 8014c3e:	4770      	bx	lr
