ARM GAS  /tmp/ccOjaZRP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ecatappl.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.PDO_InputMapping,"ax",%progbits
  20              		.align	1
  21              		.global	PDO_InputMapping
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	PDO_InputMapping:
  27              	.LFB123:
  28              		.file 1 "Lib/ssc_app/src/ecatappl.c"
   1:Lib/ssc_app/src/ecatappl.c **** #include "ecatslv.h"
   2:Lib/ssc_app/src/ecatappl.c **** 
   3:Lib/ssc_app/src/ecatappl.c **** #define    _ECATAPPL_ 1
   4:Lib/ssc_app/src/ecatappl.c **** #include "ecatappl.h"
   5:Lib/ssc_app/src/ecatappl.c **** #undef _ECATAPPL_
   6:Lib/ssc_app/src/ecatappl.c **** 
   7:Lib/ssc_app/src/ecatappl.c **** #include "coeappl.h"
   8:Lib/ssc_app/src/ecatappl.c **** 
   9:Lib/ssc_app/src/ecatappl.c **** 
  10:Lib/ssc_app/src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT11*/
  11:Lib/ssc_app/src/ecatappl.c **** #define _APPL_INTERFACE_ 1
  12:Lib/ssc_app/src/ecatappl.c **** #include "applInterface.h"
  13:Lib/ssc_app/src/ecatappl.c **** #undef _APPL_INTERFACE_
  14:Lib/ssc_app/src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT11*/
  15:Lib/ssc_app/src/ecatappl.c **** 
  16:Lib/ssc_app/src/ecatappl.c **** #include "el9800appl.h"
  17:Lib/ssc_app/src/ecatappl.c **** 
  18:Lib/ssc_app/src/ecatappl.c **** 
  19:Lib/ssc_app/src/ecatappl.c **** 
  20:Lib/ssc_app/src/ecatappl.c **** /*--------------------------------------------------------------------------------------
  21:Lib/ssc_app/src/ecatappl.c **** ------
  22:Lib/ssc_app/src/ecatappl.c **** ------    local Types and Defines
  23:Lib/ssc_app/src/ecatappl.c **** ------
  24:Lib/ssc_app/src/ecatappl.c **** --------------------------------------------------------------------------------------*/
  25:Lib/ssc_app/src/ecatappl.c **** 
  26:Lib/ssc_app/src/ecatappl.c **** 
  27:Lib/ssc_app/src/ecatappl.c **** #include "RST.h"
  28:Lib/ssc_app/src/ecatappl.c **** 
  29:Lib/ssc_app/src/ecatappl.c **** #ifndef ECAT_TIMER_INC_P_MS
  30:Lib/ssc_app/src/ecatappl.c **** /**
ARM GAS  /tmp/ccOjaZRP.s 			page 2


  31:Lib/ssc_app/src/ecatappl.c ****  * \todo Define the timer ticks per ms
  32:Lib/ssc_app/src/ecatappl.c ****  */
  33:Lib/ssc_app/src/ecatappl.c **** #warning "Define the timer ticks per ms"
  34:Lib/ssc_app/src/ecatappl.c **** #endif /* #ifndef ECAT_TIMER_INC_P_MS */
  35:Lib/ssc_app/src/ecatappl.c **** 
  36:Lib/ssc_app/src/ecatappl.c **** 
  37:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  38:Lib/ssc_app/src/ecatappl.c **** ------
  39:Lib/ssc_app/src/ecatappl.c **** ------    local variables and constants
  40:Lib/ssc_app/src/ecatappl.c **** ------
  41:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  42:Lib/ssc_app/src/ecatappl.c **** /*variables only required to calculate values for SM Synchronisation objects (0x1C3x)*/
  43:Lib/ssc_app/src/ecatappl.c **** UINT16 u16BusCycleCntMs;        //used to calculate the bus cycle time in Ms
  44:Lib/ssc_app/src/ecatappl.c **** UINT32 StartTimerCnt;    //variable to store the timer register value when get cycle time was trigg
  45:Lib/ssc_app/src/ecatappl.c **** BOOL bCycleTimeMeasurementStarted; // indicates if the bus cycle measurement is started
  46:Lib/ssc_app/src/ecatappl.c **** 
  47:Lib/ssc_app/src/ecatappl.c **** UINT16             aPdOutputData[(MAX_PD_OUTPUT_SIZE>>1)];
  48:Lib/ssc_app/src/ecatappl.c **** UINT16           aPdInputData[(MAX_PD_INPUT_SIZE>>1)];
  49:Lib/ssc_app/src/ecatappl.c **** 
  50:Lib/ssc_app/src/ecatappl.c **** /*variables are declared in ecatslv.c*/
  51:Lib/ssc_app/src/ecatappl.c ****     extern VARVOLATILE UINT16    u16dummy;
  52:Lib/ssc_app/src/ecatappl.c **** BOOL bInitFinished = FALSE; /** < \brief indicates if the initialization is finished*/
  53:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  54:Lib/ssc_app/src/ecatappl.c **** ------
  55:Lib/ssc_app/src/ecatappl.c **** ------    local functions
  56:Lib/ssc_app/src/ecatappl.c **** ------
  57:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  58:Lib/ssc_app/src/ecatappl.c **** 
  59:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  60:Lib/ssc_app/src/ecatappl.c **** ------
  61:Lib/ssc_app/src/ecatappl.c **** ------    Functions
  62:Lib/ssc_app/src/ecatappl.c **** ------
  63:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  64:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  65:Lib/ssc_app/src/ecatappl.c **** /**
  66:Lib/ssc_app/src/ecatappl.c **** \brief      This function will copies the inputs from the local memory to the ESC memory
  67:Lib/ssc_app/src/ecatappl.c ****             to the hardware
  68:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
  69:Lib/ssc_app/src/ecatappl.c **** void PDO_InputMapping(void)
  70:Lib/ssc_app/src/ecatappl.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  71:Lib/ssc_app/src/ecatappl.c ****     APPL_InputMapping((UINT16*)aPdInputData);
  37              		.loc 1 71 5 view .LVU1
  38 0002 064C     		ldr	r4, .L3
  39 0004 2046     		mov	r0, r4
  40 0006 FFF7FEFF 		bl	APPL_InputMapping
  41              	.LVL0:
  72:Lib/ssc_app/src/ecatappl.c ****     HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
  42              		.loc 1 72 5 view .LVU2
  43 000a 054B     		ldr	r3, .L3+4
ARM GAS  /tmp/ccOjaZRP.s 			page 3


  44 000c 1A88     		ldrh	r2, [r3]
  45 000e 054B     		ldr	r3, .L3+8
  46 0010 1988     		ldrh	r1, [r3]
  47 0012 2046     		mov	r0, r4
  48 0014 FFF7FEFF 		bl	HW_EscWriteIsr
  49              	.LVL1:
  73:Lib/ssc_app/src/ecatappl.c **** }
  50              		.loc 1 73 1 is_stmt 0 view .LVU3
  51 0018 10BD     		pop	{r4, pc}
  52              	.L4:
  53 001a 00BF     		.align	2
  54              	.L3:
  55 001c 00000000 		.word	.LANCHOR0
  56 0020 00000000 		.word	nPdInputSize
  57 0024 00000000 		.word	nEscAddrInputData
  58              		.cfi_endproc
  59              	.LFE123:
  61              		.section	.text.PDO_OutputMapping,"ax",%progbits
  62              		.align	1
  63              		.global	PDO_OutputMapping
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  68              	PDO_OutputMapping:
  69              	.LFB124:
  74:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  75:Lib/ssc_app/src/ecatappl.c **** /**
  76:Lib/ssc_app/src/ecatappl.c **** \brief    This function will copies the outputs from the ESC memory to the local memory
  77:Lib/ssc_app/src/ecatappl.c ****           to the hardware. This function is only called in case of an SM2 
  78:Lib/ssc_app/src/ecatappl.c ****           (output process data) event.
  79:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
  80:Lib/ssc_app/src/ecatappl.c **** void PDO_OutputMapping(void)
  81:Lib/ssc_app/src/ecatappl.c **** {
  70              		.loc 1 81 1 is_stmt 1 view -0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74 0000 10B5     		push	{r4, lr}
  75              		.cfi_def_cfa_offset 8
  76              		.cfi_offset 4, -8
  77              		.cfi_offset 14, -4
  82:Lib/ssc_app/src/ecatappl.c **** 
  83:Lib/ssc_app/src/ecatappl.c ****     HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
  78              		.loc 1 83 5 view .LVU5
  79 0002 064C     		ldr	r4, .L7
  80 0004 064B     		ldr	r3, .L7+4
  81 0006 1A88     		ldrh	r2, [r3]
  82 0008 064B     		ldr	r3, .L7+8
  83 000a 1988     		ldrh	r1, [r3]
  84 000c 2046     		mov	r0, r4
  85 000e FFF7FEFF 		bl	HW_EscReadIsr
  86              	.LVL2:
  84:Lib/ssc_app/src/ecatappl.c **** 
  85:Lib/ssc_app/src/ecatappl.c ****     APPL_OutputMapping((UINT16*) aPdOutputData);
  87              		.loc 1 85 5 view .LVU6
  88 0012 2046     		mov	r0, r4
  89 0014 FFF7FEFF 		bl	APPL_OutputMapping
ARM GAS  /tmp/ccOjaZRP.s 			page 4


  90              	.LVL3:
  86:Lib/ssc_app/src/ecatappl.c **** }
  91              		.loc 1 86 1 is_stmt 0 view .LVU7
  92 0018 10BD     		pop	{r4, pc}
  93              	.L8:
  94 001a 00BF     		.align	2
  95              	.L7:
  96 001c 00000000 		.word	.LANCHOR1
  97 0020 00000000 		.word	nPdOutputSize
  98 0024 00000000 		.word	nEscAddrOutputData
  99              		.cfi_endproc
 100              	.LFE124:
 102              		.section	.text.ECAT_CheckTimer,"ax",%progbits
 103              		.align	1
 104              		.global	ECAT_CheckTimer
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	ECAT_CheckTimer:
 110              	.LFB125:
  87:Lib/ssc_app/src/ecatappl.c **** 
  88:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  89:Lib/ssc_app/src/ecatappl.c **** /**
  90:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall be called every 1ms.
  91:Lib/ssc_app/src/ecatappl.c ****  \brief If the switch ECAT_TIMER_INT is 0, the watchdog control is implemented without using
  92:Lib/ssc_app/src/ecatappl.c ****  \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
  93:Lib/ssc_app/src/ecatappl.c ****  \brief and the function is triggered if 1 ms is elapsed
  94:Lib/ssc_app/src/ecatappl.c ****  *////////////////////////////////////////////////////////////////////////////////////////
  95:Lib/ssc_app/src/ecatappl.c **** 
  96:Lib/ssc_app/src/ecatappl.c **** void ECAT_CheckTimer(void)
  97:Lib/ssc_app/src/ecatappl.c **** {
 111              		.loc 1 97 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 08B5     		push	{r3, lr}
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 3, -8
 118              		.cfi_offset 14, -4
  98:Lib/ssc_app/src/ecatappl.c ****     if(sSyncManOutPar.u32CycleTime == 0)
 119              		.loc 1 98 5 view .LVU9
 120              		.loc 1 98 22 is_stmt 0 view .LVU10
 121 0002 0A4B     		ldr	r3, .L13
 122 0004 5B68     		ldr	r3, [r3, #4]
 123              		.loc 1 98 7 view .LVU11
 124 0006 1BB9     		cbnz	r3, .L10
  99:Lib/ssc_app/src/ecatappl.c ****     {
 100:Lib/ssc_app/src/ecatappl.c ****         u16BusCycleCntMs++;
 125              		.loc 1 100 9 is_stmt 1 view .LVU12
 126              		.loc 1 100 25 is_stmt 0 view .LVU13
 127 0008 094A     		ldr	r2, .L13+4
 128 000a 1388     		ldrh	r3, [r2]
 129 000c 0133     		adds	r3, r3, #1
 130 000e 1380     		strh	r3, [r2]	@ movhi
 131              	.L10:
 101:Lib/ssc_app/src/ecatappl.c ****     }
 102:Lib/ssc_app/src/ecatappl.c **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 5


 103:Lib/ssc_app/src/ecatappl.c ****     /*decrement the state transition timeout counter*/
 104:Lib/ssc_app/src/ecatappl.c ****     if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 132              		.loc 1 104 5 is_stmt 1 view .LVU14
 133              		.loc 1 104 8 is_stmt 0 view .LVU15
 134 0010 084B     		ldr	r3, .L13+8
 135 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 136              		.loc 1 104 7 view .LVU16
 137 0014 3BB1     		cbz	r3, .L11
 138              		.loc 1 104 56 discriminator 1 view .LVU17
 139 0016 084B     		ldr	r3, .L13+12
 140 0018 B3F90030 		ldrsh	r3, [r3]
 141              		.loc 1 104 33 discriminator 1 view .LVU18
 142 001c 002B     		cmp	r3, #0
 143 001e 02DD     		ble	.L11
 105:Lib/ssc_app/src/ecatappl.c ****     {
 106:Lib/ssc_app/src/ecatappl.c ****         EsmTimeoutCounter--;
 144              		.loc 1 106 9 is_stmt 1 view .LVU19
 145              		.loc 1 106 26 is_stmt 0 view .LVU20
 146 0020 013B     		subs	r3, r3, #1
 147 0022 054A     		ldr	r2, .L13+12
 148 0024 1380     		strh	r3, [r2]	@ movhi
 149              	.L11:
 107:Lib/ssc_app/src/ecatappl.c ****     }
 108:Lib/ssc_app/src/ecatappl.c **** 
 109:Lib/ssc_app/src/ecatappl.c **** 
 110:Lib/ssc_app/src/ecatappl.c **** 
 111:Lib/ssc_app/src/ecatappl.c ****      DC_CheckWatchdog();
 150              		.loc 1 111 6 is_stmt 1 view .LVU21
 151 0026 FFF7FEFF 		bl	DC_CheckWatchdog
 152              	.LVL4:
 112:Lib/ssc_app/src/ecatappl.c **** }
 153              		.loc 1 112 1 is_stmt 0 view .LVU22
 154 002a 08BD     		pop	{r3, pc}
 155              	.L14:
 156              		.align	2
 157              	.L13:
 158 002c 00000000 		.word	sSyncManOutPar
 159 0030 00000000 		.word	.LANCHOR2
 160 0034 00000000 		.word	bEcatWaitForAlControlRes
 161 0038 00000000 		.word	EsmTimeoutCounter
 162              		.cfi_endproc
 163              	.LFE125:
 165              		.section	.text.HandleBusCycleCalculation,"ax",%progbits
 166              		.align	1
 167              		.global	HandleBusCycleCalculation
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HandleBusCycleCalculation:
 173              	.LFB126:
 113:Lib/ssc_app/src/ecatappl.c **** 
 114:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 115:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 116:Lib/ssc_app/src/ecatappl.c **** /**
 117:Lib/ssc_app/src/ecatappl.c ****  \brief    This function is called from the PDI_Isr and is used to calculate the bus cycle time 
 118:Lib/ssc_app/src/ecatappl.c ****   *////////////////////////////////////////////////////////////////////////////////////////
 119:Lib/ssc_app/src/ecatappl.c **** void HandleBusCycleCalculation(void)
ARM GAS  /tmp/ccOjaZRP.s 			page 6


 120:Lib/ssc_app/src/ecatappl.c **** {
 174              		.loc 1 120 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 121:Lib/ssc_app/src/ecatappl.c ****     /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
 122:Lib/ssc_app/src/ecatappl.c ****     if ( !bDcSyncActive && bEscIntEnabled)
 179              		.loc 1 122 5 view .LVU24
 180              		.loc 1 122 10 is_stmt 0 view .LVU25
 181 0000 1E4B     		ldr	r3, .L24
 182 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 183              		.loc 1 122 8 view .LVU26
 184 0004 53B9     		cbnz	r3, .L20
 185              		.loc 1 122 25 discriminator 1 view .LVU27
 186 0006 1E4B     		ldr	r3, .L24+4
 187 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 188 000a 3BB1     		cbz	r3, .L20
 189              	.LBB7:
 123:Lib/ssc_app/src/ecatappl.c ****     {
 124:Lib/ssc_app/src/ecatappl.c ****         BOOL bTiggerCalcCycleTime = FALSE;
 190              		.loc 1 124 9 is_stmt 1 view .LVU28
 191              	.LVL5:
 125:Lib/ssc_app/src/ecatappl.c **** 
 126:Lib/ssc_app/src/ecatappl.c ****         if(sSyncManOutPar.u16GetCycleTime == 1)
 192              		.loc 1 126 9 view .LVU29
 193              		.loc 1 126 26 is_stmt 0 view .LVU30
 194 000c 1D4B     		ldr	r3, .L24+8
 195 000e 9B8B     		ldrh	r3, [r3, #28]
 196              		.loc 1 126 11 view .LVU31
 197 0010 012B     		cmp	r3, #1
 198 0012 04D0     		beq	.L17
 127:Lib/ssc_app/src/ecatappl.c ****             bTiggerCalcCycleTime = TRUE;
 128:Lib/ssc_app/src/ecatappl.c ****         if(bTiggerCalcCycleTime)
 199              		.loc 1 128 9 is_stmt 1 view .LVU32
 129:Lib/ssc_app/src/ecatappl.c ****         {
 130:Lib/ssc_app/src/ecatappl.c ****             /*get bus cycle time triggered */
 131:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u32CycleTime = 0;
 132:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 133:Lib/ssc_app/src/ecatappl.c **** 
 134:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u32CycleTime  = 0;
 135:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 136:Lib/ssc_app/src/ecatappl.c ****             
 137:Lib/ssc_app/src/ecatappl.c ****             u16BusCycleCntMs = 0;
 138:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 139:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 140:Lib/ssc_app/src/ecatappl.c ****         }
 141:Lib/ssc_app/src/ecatappl.c ****         else
 142:Lib/ssc_app/src/ecatappl.c ****         {
 143:Lib/ssc_app/src/ecatappl.c ****             if(bCycleTimeMeasurementStarted == TRUE)
 200              		.loc 1 143 13 view .LVU33
 201              		.loc 1 143 45 is_stmt 0 view .LVU34
 202 0014 1C4B     		ldr	r3, .L24+12
 203 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 204              		.loc 1 143 15 view .LVU35
 205 0018 012B     		cmp	r3, #1
 206 001a 12D0     		beq	.L23
ARM GAS  /tmp/ccOjaZRP.s 			page 7


 207              	.LVL6:
 208              	.L20:
 209              		.loc 1 143 15 view .LVU36
 210 001c 7047     		bx	lr
 211              	.LVL7:
 212              	.L17:
 127:Lib/ssc_app/src/ecatappl.c ****             bTiggerCalcCycleTime = TRUE;
 213              		.loc 1 127 13 is_stmt 1 view .LVU37
 128:Lib/ssc_app/src/ecatappl.c ****         {
 214              		.loc 1 128 9 view .LVU38
 131:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 215              		.loc 1 131 13 view .LVU39
 131:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 216              		.loc 1 131 41 is_stmt 0 view .LVU40
 217 001e 194A     		ldr	r2, .L24+8
 218 0020 0023     		movs	r3, #0
 219 0022 5360     		str	r3, [r2, #4]
 132:Lib/ssc_app/src/ecatappl.c **** 
 220              		.loc 1 132 13 is_stmt 1 view .LVU41
 132:Lib/ssc_app/src/ecatappl.c **** 
 221              		.loc 1 132 44 is_stmt 0 view .LVU42
 222 0024 9383     		strh	r3, [r2, #28]	@ movhi
 134:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 223              		.loc 1 134 13 is_stmt 1 view .LVU43
 134:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 224              		.loc 1 134 41 is_stmt 0 view .LVU44
 225 0026 194A     		ldr	r2, .L24+16
 226 0028 5360     		str	r3, [r2, #4]
 135:Lib/ssc_app/src/ecatappl.c ****             
 227              		.loc 1 135 13 is_stmt 1 view .LVU45
 135:Lib/ssc_app/src/ecatappl.c ****             
 228              		.loc 1 135 43 is_stmt 0 view .LVU46
 229 002a 9383     		strh	r3, [r2, #28]	@ movhi
 137:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 230              		.loc 1 137 13 is_stmt 1 view .LVU47
 137:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 231              		.loc 1 137 30 is_stmt 0 view .LVU48
 232 002c 184A     		ldr	r2, .L24+20
 233 002e 1380     		strh	r3, [r2]	@ movhi
 138:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 234              		.loc 1 138 13 is_stmt 1 view .LVU49
 138:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 235              		.loc 1 138 42 is_stmt 0 view .LVU50
 236 0030 154B     		ldr	r3, .L24+12
 237 0032 0122     		movs	r2, #1
 238 0034 1A70     		strb	r2, [r3]
 139:Lib/ssc_app/src/ecatappl.c ****         }
 239              		.loc 1 139 13 is_stmt 1 view .LVU51
 139:Lib/ssc_app/src/ecatappl.c ****         }
 240              		.loc 1 139 38 is_stmt 0 view .LVU52
 241 0036 4FF08043 		mov	r3, #1073741824
 242 003a 5A6A     		ldr	r2, [r3, #36]
 139:Lib/ssc_app/src/ecatappl.c ****         }
 243              		.loc 1 139 27 view .LVU53
 244 003c 154B     		ldr	r3, .L24+24
 245 003e 1A60     		str	r2, [r3]
 246 0040 7047     		bx	lr
ARM GAS  /tmp/ccOjaZRP.s 			page 8


 247              	.LVL8:
 248              	.L23:
 139:Lib/ssc_app/src/ecatappl.c ****         }
 249              		.loc 1 139 27 view .LVU54
 250              	.LBE7:
 120:Lib/ssc_app/src/ecatappl.c ****     /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
 251              		.loc 1 120 1 view .LVU55
 252 0042 10B4     		push	{r4}
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 4, -4
 255              	.LBB9:
 256              	.LBB8:
 144:Lib/ssc_app/src/ecatappl.c ****             {
 145:Lib/ssc_app/src/ecatappl.c ****                 UINT32 CurTimerCnt = (UINT32)HW_GetTimer();
 257              		.loc 1 145 17 is_stmt 1 view .LVU56
 258              		.loc 1 145 24 is_stmt 0 view .LVU57
 259 0044 4FF08043 		mov	r3, #1073741824
 260 0048 5B6A     		ldr	r3, [r3, #36]
 261              	.LVL9:
 146:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT3*/
 147:Lib/ssc_app/src/ecatappl.c ****                 UINT32 CalcCycleTime = 0;
 262              		.loc 1 147 17 is_stmt 1 view .LVU58
 148:Lib/ssc_app/src/ecatappl.c **** 
 149:Lib/ssc_app/src/ecatappl.c **** 
 150:Lib/ssc_app/src/ecatappl.c **** #if ECAT_TIMER_INC_P_MS
 151:Lib/ssc_app/src/ecatappl.c ****                 CalcCycleTime = (UINT32)u16BusCycleCntMs * 1000000 + (((INT32)(CurTimerCnt-StartTim
 263              		.loc 1 151 17 view .LVU59
 264              		.loc 1 151 33 is_stmt 0 view .LVU60
 265 004a 1149     		ldr	r1, .L24+20
 266 004c 0888     		ldrh	r0, [r1]
 267              		.loc 1 151 91 view .LVU61
 268 004e 114A     		ldr	r2, .L24+24
 269 0050 1468     		ldr	r4, [r2]
 270 0052 1B1B     		subs	r3, r3, r4
 271              	.LVL10:
 272              		.loc 1 151 115 view .LVU62
 273 0054 4FF4FA74 		mov	r4, #500
 274 0058 04FB03F3 		mul	r3, r4, r3
 275              		.loc 1 151 31 view .LVU63
 276 005c 0E4C     		ldr	r4, .L24+28
 277 005e 04FB0033 		mla	r3, r4, r0, r3
 278              	.LVL11:
 152:Lib/ssc_app/src/ecatappl.c **** #endif
 153:Lib/ssc_app/src/ecatappl.c **** 
 154:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 155:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u32CycleTime = CalcCycleTime;
 279              		.loc 1 155 17 is_stmt 1 view .LVU64
 280              		.loc 1 155 45 is_stmt 0 view .LVU65
 281 0062 0848     		ldr	r0, .L24+8
 282 0064 4360     		str	r3, [r0, #4]
 156:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 157:Lib/ssc_app/src/ecatappl.c ****                 sSyncManInPar.u32CycleTime  = CalcCycleTime;
 283              		.loc 1 157 17 is_stmt 1 view .LVU66
 284              		.loc 1 157 45 is_stmt 0 view .LVU67
 285 0066 0948     		ldr	r0, .L24+16
 286 0068 4360     		str	r3, [r0, #4]
 158:Lib/ssc_app/src/ecatappl.c ****                 u16BusCycleCntMs = 0;
ARM GAS  /tmp/ccOjaZRP.s 			page 9


 287              		.loc 1 158 17 is_stmt 1 view .LVU68
 288              		.loc 1 158 34 is_stmt 0 view .LVU69
 289 006a 0023     		movs	r3, #0
 290              	.LVL12:
 291              		.loc 1 158 34 view .LVU70
 292 006c 0B80     		strh	r3, [r1]	@ movhi
 159:Lib/ssc_app/src/ecatappl.c ****                 StartTimerCnt = 0;
 293              		.loc 1 159 17 is_stmt 1 view .LVU71
 294              		.loc 1 159 31 is_stmt 0 view .LVU72
 295 006e 1360     		str	r3, [r2]
 160:Lib/ssc_app/src/ecatappl.c ****                 bCycleTimeMeasurementStarted = FALSE;
 296              		.loc 1 160 17 is_stmt 1 view .LVU73
 297              		.loc 1 160 46 is_stmt 0 view .LVU74
 298 0070 054A     		ldr	r2, .L24+12
 299 0072 1370     		strb	r3, [r2]
 300              	.LBE8:
 301              	.LBE9:
 161:Lib/ssc_app/src/ecatappl.c **** 
 162:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT3*/
 163:Lib/ssc_app/src/ecatappl.c ****             /* CiA402 Motion controller cycle time is only set if DC Synchronisation is active*/
 164:Lib/ssc_app/src/ecatappl.c ****             }
 165:Lib/ssc_app/src/ecatappl.c ****         }
 166:Lib/ssc_app/src/ecatappl.c ****     }
 167:Lib/ssc_app/src/ecatappl.c **** }
 302              		.loc 1 167 1 view .LVU75
 303 0074 5DF8044B 		ldr	r4, [sp], #4
 304              		.cfi_restore 4
 305              		.cfi_def_cfa_offset 0
 306 0078 7047     		bx	lr
 307              	.L25:
 308 007a 00BF     		.align	2
 309              	.L24:
 310 007c 00000000 		.word	bDcSyncActive
 311 0080 00000000 		.word	bEscIntEnabled
 312 0084 00000000 		.word	sSyncManOutPar
 313 0088 00000000 		.word	.LANCHOR3
 314 008c 00000000 		.word	sSyncManInPar
 315 0090 00000000 		.word	.LANCHOR2
 316 0094 00000000 		.word	.LANCHOR4
 317 0098 40420F00 		.word	1000000
 318              		.cfi_endproc
 319              	.LFE126:
 321              		.section	.text.Sync1_Isr,"ax",%progbits
 322              		.align	1
 323              		.global	Sync1_Isr
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	Sync1_Isr:
 329              	.LFB129:
 168:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 169:Lib/ssc_app/src/ecatappl.c **** 
 170:Lib/ssc_app/src/ecatappl.c **** void PDI_Isr(void)
 171:Lib/ssc_app/src/ecatappl.c **** {
 172:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 173:Lib/ssc_app/src/ecatappl.c ****     {
 174:Lib/ssc_app/src/ecatappl.c ****         /* get the AL event register */
ARM GAS  /tmp/ccOjaZRP.s 			page 10


 175:Lib/ssc_app/src/ecatappl.c ****         UINT16  ALEvent = HW_GetALEventRegister_Isr();
 176:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 177:Lib/ssc_app/src/ecatappl.c **** 
 178:Lib/ssc_app/src/ecatappl.c ****         if ( ALEvent & PROCESS_OUTPUT_EVENT )
 179:Lib/ssc_app/src/ecatappl.c ****         {
 180:Lib/ssc_app/src/ecatappl.c ****             if(bDcRunning && bDcSyncActive)
 181:Lib/ssc_app/src/ecatappl.c ****             {
 182:Lib/ssc_app/src/ecatappl.c ****                 /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
 183:Lib/ssc_app/src/ecatappl.c ****                 u16SmSync0Counter = 0;
 184:Lib/ssc_app/src/ecatappl.c ****             }
 185:Lib/ssc_app/src/ecatappl.c ****             if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 186:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 187:Lib/ssc_app/src/ecatappl.c **** 
 188:Lib/ssc_app/src/ecatappl.c **** 
 189:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 190:Lib/ssc_app/src/ecatappl.c ****             //calculate the bus cycle time if required
 191:Lib/ssc_app/src/ecatappl.c ****             HandleBusCycleCalculation();
 192:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 193:Lib/ssc_app/src/ecatappl.c **** 
 194:Lib/ssc_app/src/ecatappl.c ****         /* Outputs were updated, set flag for watchdog monitoring */
 195:Lib/ssc_app/src/ecatappl.c ****         bEcatFirstOutputsReceived = TRUE;
 196:Lib/ssc_app/src/ecatappl.c **** 
 197:Lib/ssc_app/src/ecatappl.c **** 
 198:Lib/ssc_app/src/ecatappl.c ****         /*
 199:Lib/ssc_app/src/ecatappl.c ****             handle output process data event
 200:Lib/ssc_app/src/ecatappl.c ****         */
 201:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatOutputUpdateRunning )
 202:Lib/ssc_app/src/ecatappl.c ****         {
 203:Lib/ssc_app/src/ecatappl.c ****             /* slave is in OP, update the outputs */
 204:Lib/ssc_app/src/ecatappl.c ****             PDO_OutputMapping();
 205:Lib/ssc_app/src/ecatappl.c ****         }
 206:Lib/ssc_app/src/ecatappl.c ****         else
 207:Lib/ssc_app/src/ecatappl.c ****         {
 208:Lib/ssc_app/src/ecatappl.c ****             /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
 209:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 210:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 211:Lib/ssc_app/src/ecatappl.c ****         }
 212:Lib/ssc_app/src/ecatappl.c ****         }
 213:Lib/ssc_app/src/ecatappl.c **** 
 214:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 215:Lib/ssc_app/src/ecatappl.c ****         if (( ALEvent & PROCESS_INPUT_EVENT ) && (nPdOutputSize == 0))
 216:Lib/ssc_app/src/ecatappl.c ****         {
 217:Lib/ssc_app/src/ecatappl.c ****             //calculate the bus cycle time if required
 218:Lib/ssc_app/src/ecatappl.c ****             HandleBusCycleCalculation();
 219:Lib/ssc_app/src/ecatappl.c ****         }
 220:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 221:Lib/ssc_app/src/ecatappl.c **** 
 222:Lib/ssc_app/src/ecatappl.c ****         /*
 223:Lib/ssc_app/src/ecatappl.c ****             Call ECAT_Application() in SM Sync mode
 224:Lib/ssc_app/src/ecatappl.c ****         */
 225:Lib/ssc_app/src/ecatappl.c ****         if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 226:Lib/ssc_app/src/ecatappl.c ****         {
 227:Lib/ssc_app/src/ecatappl.c ****             /* The Application is synchronized to process data Sync Manager event*/
 228:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 229:Lib/ssc_app/src/ecatappl.c ****         }
 230:Lib/ssc_app/src/ecatappl.c **** 
 231:Lib/ssc_app/src/ecatappl.c ****     if ( bEcatInputUpdateRunning 
ARM GAS  /tmp/ccOjaZRP.s 			page 11


 232:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 233:Lib/ssc_app/src/ecatappl.c ****        && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYN
 234:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 235:Lib/ssc_app/src/ecatappl.c ****         )
 236:Lib/ssc_app/src/ecatappl.c ****     {
 237:Lib/ssc_app/src/ecatappl.c ****         /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 238:Lib/ssc_app/src/ecatappl.c ****         PDO_InputMapping();
 239:Lib/ssc_app/src/ecatappl.c ****     }
 240:Lib/ssc_app/src/ecatappl.c **** 
 241:Lib/ssc_app/src/ecatappl.c ****     /*
 242:Lib/ssc_app/src/ecatappl.c ****       Check if cycle exceed
 243:Lib/ssc_app/src/ecatappl.c ****     */
 244:Lib/ssc_app/src/ecatappl.c ****     /*if next SM event was triggered during runtime increment cycle exceed counter*/
 245:Lib/ssc_app/src/ecatappl.c ****     ALEvent = HW_GetALEventRegister_Isr();
 246:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 247:Lib/ssc_app/src/ecatappl.c **** 
 248:Lib/ssc_app/src/ecatappl.c ****     if ( ALEvent & PROCESS_OUTPUT_EVENT )
 249:Lib/ssc_app/src/ecatappl.c ****     {
 250:Lib/ssc_app/src/ecatappl.c ****         sSyncManOutPar.u16CycleExceededCounter++;
 251:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 252:Lib/ssc_app/src/ecatappl.c **** 
 253:Lib/ssc_app/src/ecatappl.c ****       /* Acknowledge the process data event*/
 254:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 255:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 256:Lib/ssc_app/src/ecatappl.c ****     }
 257:Lib/ssc_app/src/ecatappl.c ****     } //if(bEscIntEnabled)
 258:Lib/ssc_app/src/ecatappl.c **** }
 259:Lib/ssc_app/src/ecatappl.c **** 
 260:Lib/ssc_app/src/ecatappl.c **** void Sync0_Isr(void)
 261:Lib/ssc_app/src/ecatappl.c **** {
 262:Lib/ssc_app/src/ecatappl.c ****      Sync0WdCounter = 0;
 263:Lib/ssc_app/src/ecatappl.c **** 
 264:Lib/ssc_app/src/ecatappl.c ****     if(bDcSyncActive)
 265:Lib/ssc_app/src/ecatappl.c ****     {
 266:Lib/ssc_app/src/ecatappl.c **** 
 267:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning )
 268:Lib/ssc_app/src/ecatappl.c ****         {
 269:Lib/ssc_app/src/ecatappl.c ****             LatchInputSync0Counter++;
 270:Lib/ssc_app/src/ecatappl.c ****         }
 271:Lib/ssc_app/src/ecatappl.c **** 
 272:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 273:Lib/ssc_app/src/ecatappl.c ****         if(u16SmSync0Value > 0)
 274:Lib/ssc_app/src/ecatappl.c ****         {
 275:Lib/ssc_app/src/ecatappl.c ****            /* Check if Sm-Sync sequence is invalid */
 276:Lib/ssc_app/src/ecatappl.c ****            if (u16SmSync0Counter > u16SmSync0Value)
 277:Lib/ssc_app/src/ecatappl.c ****            {
 278:Lib/ssc_app/src/ecatappl.c ****               /*ECATCHANGE_START(V5.11) COE3*/
 279:Lib/ssc_app/src/ecatappl.c ****               if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.
 280:Lib/ssc_app/src/ecatappl.c ****               {
 281:Lib/ssc_app/src/ecatappl.c ****                  /*ECATCHANGE_END(V5.11) COE3*/
 282:Lib/ssc_app/src/ecatappl.c ****                  sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 
 283:Lib/ssc_app/src/ecatappl.c ****               }
 284:Lib/ssc_app/src/ecatappl.c **** 
 285:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) COE3*/
 286:Lib/ssc_app/src/ecatappl.c ****            if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter
 287:Lib/ssc_app/src/ecatappl.c ****            {
 288:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) COE3*/
ARM GAS  /tmp/ccOjaZRP.s 			page 12


 289:Lib/ssc_app/src/ecatappl.c ****                sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
 290:Lib/ssc_app/src/ecatappl.c ****            }
 291:Lib/ssc_app/src/ecatappl.c **** 
 292:Lib/ssc_app/src/ecatappl.c ****            } // if (u16SmSync0Counter > u16SmSync0Value)
 293:Lib/ssc_app/src/ecatappl.c **** 
 294:Lib/ssc_app/src/ecatappl.c ****            
 295:Lib/ssc_app/src/ecatappl.c ****            if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 296:Lib/ssc_app/src/ecatappl.c ****            {
 297:Lib/ssc_app/src/ecatappl.c ****               /* Input only with DC, check if the last input data was read*/
 298:Lib/ssc_app/src/ecatappl.c ****               UINT16  ALEvent = HW_GetALEventRegister_Isr();
 299:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 300:Lib/ssc_app/src/ecatappl.c **** 
 301:Lib/ssc_app/src/ecatappl.c ****               if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 302:Lib/ssc_app/src/ecatappl.c ****               {
 303:Lib/ssc_app/src/ecatappl.c ****                  /* no input data was read by the master, increment the sm missed counter*/
 304:Lib/ssc_app/src/ecatappl.c ****                  u16SmSync0Counter++;
 305:Lib/ssc_app/src/ecatappl.c ****               }
 306:Lib/ssc_app/src/ecatappl.c ****               else
 307:Lib/ssc_app/src/ecatappl.c ****               {
 308:Lib/ssc_app/src/ecatappl.c ****                  /* Reset SM/Sync0 counter*/
 309:Lib/ssc_app/src/ecatappl.c ****                  u16SmSync0Counter = 0;
 310:Lib/ssc_app/src/ecatappl.c **** 
 311:Lib/ssc_app/src/ecatappl.c ****                  sSyncManInPar.u16SmEventMissedCounter = 0;
 312:Lib/ssc_app/src/ecatappl.c **** 
 313:Lib/ssc_app/src/ecatappl.c ****               }
 314:Lib/ssc_app/src/ecatappl.c ****            }
 315:Lib/ssc_app/src/ecatappl.c ****            else
 316:Lib/ssc_app/src/ecatappl.c ****            {
 317:Lib/ssc_app/src/ecatappl.c ****               u16SmSync0Counter++;
 318:Lib/ssc_app/src/ecatappl.c ****            }
 319:Lib/ssc_app/src/ecatappl.c ****         }//SM -Sync monitoring enabled
 320:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 321:Lib/ssc_app/src/ecatappl.c **** 
 322:Lib/ssc_app/src/ecatappl.c **** 
 323:Lib/ssc_app/src/ecatappl.c ****         if(!bEscIntEnabled && bEcatOutputUpdateRunning)
 324:Lib/ssc_app/src/ecatappl.c ****         {
 325:Lib/ssc_app/src/ecatappl.c ****             /* Output mapping was not done by the PDI ISR */
 326:Lib/ssc_app/src/ecatappl.c ****             PDO_OutputMapping();
 327:Lib/ssc_app/src/ecatappl.c ****         }
 328:Lib/ssc_app/src/ecatappl.c **** 
 329:Lib/ssc_app/src/ecatappl.c ****         /* Application is synchronized to SYNC0 event*/
 330:Lib/ssc_app/src/ecatappl.c ****         ECAT_Application();
 331:Lib/ssc_app/src/ecatappl.c **** 
 332:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 333:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 334:Lib/ssc_app/src/ecatappl.c ****         {
 335:Lib/ssc_app/src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 336:Lib/ssc_app/src/ecatappl.c ****             PDO_InputMapping();
 337:Lib/ssc_app/src/ecatappl.c **** 
 338:Lib/ssc_app/src/ecatappl.c ****             if(LatchInputSync0Value == 1)
 339:Lib/ssc_app/src/ecatappl.c ****             {
 340:Lib/ssc_app/src/ecatappl.c ****                 /* if inputs are latched on every Sync0 event (otherwise the counter is reset on th
 341:Lib/ssc_app/src/ecatappl.c ****                 LatchInputSync0Counter = 0;
 342:Lib/ssc_app/src/ecatappl.c ****             }
 343:Lib/ssc_app/src/ecatappl.c ****         }
 344:Lib/ssc_app/src/ecatappl.c **** 
 345:Lib/ssc_app/src/ecatappl.c ****     }
ARM GAS  /tmp/ccOjaZRP.s 			page 13


 346:Lib/ssc_app/src/ecatappl.c **** }
 347:Lib/ssc_app/src/ecatappl.c **** 
 348:Lib/ssc_app/src/ecatappl.c **** void Sync1_Isr(void)
 349:Lib/ssc_app/src/ecatappl.c **** {
 330              		.loc 1 349 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 08B5     		push	{r3, lr}
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 350:Lib/ssc_app/src/ecatappl.c ****     Sync1WdCounter = 0;
 338              		.loc 1 350 5 view .LVU77
 339              		.loc 1 350 20 is_stmt 0 view .LVU78
 340 0002 0A4B     		ldr	r3, .L30
 341 0004 0022     		movs	r2, #0
 342 0006 1A80     		strh	r2, [r3]	@ movhi
 351:Lib/ssc_app/src/ecatappl.c **** 
 352:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 343              		.loc 1 352 9 is_stmt 1 view .LVU79
 344              		.loc 1 352 14 is_stmt 0 view .LVU80
 345 0008 094B     		ldr	r3, .L30+4
 346 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 347              		.loc 1 352 12 view .LVU81
 348 000c 1BB1     		cbz	r3, .L27
 353:Lib/ssc_app/src/ecatappl.c ****             && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 349              		.loc 1 353 30 view .LVU82
 350 000e 094B     		ldr	r3, .L30+8
 351 0010 5B88     		ldrh	r3, [r3, #2]
 352              		.loc 1 353 13 view .LVU83
 353 0012 032B     		cmp	r3, #3
 354 0014 03D0     		beq	.L29
 355              	.L27:
 354:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 355:Lib/ssc_app/src/ecatappl.c ****         {
 356:Lib/ssc_app/src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 357:Lib/ssc_app/src/ecatappl.c ****             PDO_InputMapping();
 358:Lib/ssc_app/src/ecatappl.c ****         }
 359:Lib/ssc_app/src/ecatappl.c **** 
 360:Lib/ssc_app/src/ecatappl.c ****         /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
 361:Lib/ssc_app/src/ecatappl.c ****         LatchInputSync0Counter = 0;
 356              		.loc 1 361 9 is_stmt 1 view .LVU84
 357              		.loc 1 361 32 is_stmt 0 view .LVU85
 358 0016 084B     		ldr	r3, .L30+12
 359 0018 0022     		movs	r2, #0
 360 001a 1A80     		strh	r2, [r3]	@ movhi
 362:Lib/ssc_app/src/ecatappl.c **** }
 361              		.loc 1 362 1 view .LVU86
 362 001c 08BD     		pop	{r3, pc}
 363              	.L29:
 354:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 364              		.loc 1 354 38 view .LVU87
 365 001e 074B     		ldr	r3, .L30+16
 366 0020 1B88     		ldrh	r3, [r3]
 354:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 367              		.loc 1 354 13 view .LVU88
ARM GAS  /tmp/ccOjaZRP.s 			page 14


 368 0022 002B     		cmp	r3, #0
 369 0024 F7D1     		bne	.L27
 357:Lib/ssc_app/src/ecatappl.c ****         }
 370              		.loc 1 357 13 is_stmt 1 view .LVU89
 371 0026 FFF7FEFF 		bl	PDO_InputMapping
 372              	.LVL13:
 373 002a F4E7     		b	.L27
 374              	.L31:
 375              		.align	2
 376              	.L30:
 377 002c 00000000 		.word	Sync1WdCounter
 378 0030 00000000 		.word	bEcatInputUpdateRunning
 379 0034 00000000 		.word	sSyncManInPar
 380 0038 00000000 		.word	LatchInputSync0Counter
 381 003c 00000000 		.word	LatchInputSync0Value
 382              		.cfi_endproc
 383              	.LFE129:
 385              		.section	.text.MainInit,"ax",%progbits
 386              		.align	1
 387              		.global	MainInit
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	MainInit:
 393              	.LFB130:
 363:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 364:Lib/ssc_app/src/ecatappl.c **** /**
 365:Lib/ssc_app/src/ecatappl.c **** 
 366:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall called within a 1ms cycle.
 367:Lib/ssc_app/src/ecatappl.c ****         Set Run and Error Led depending on the Led state
 368:Lib/ssc_app/src/ecatappl.c **** 
 369:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 370:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 371:Lib/ssc_app/src/ecatappl.c **** /**
 372:Lib/ssc_app/src/ecatappl.c ****  \param     pObjectDictionary   Pointer to application specific object dictionary.
 373:Lib/ssc_app/src/ecatappl.c ****                                 NULL if no specific object are available.
 374:Lib/ssc_app/src/ecatappl.c **** \return     0 if initialization was successful
 375:Lib/ssc_app/src/ecatappl.c **** 
 376:Lib/ssc_app/src/ecatappl.c ****  \brief    This function initialize the EtherCAT Sample Code
 377:Lib/ssc_app/src/ecatappl.c **** 
 378:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 379:Lib/ssc_app/src/ecatappl.c **** 
 380:Lib/ssc_app/src/ecatappl.c **** UINT16 MainInit(void)
 381:Lib/ssc_app/src/ecatappl.c **** {
 394              		.loc 1 381 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398 0000 08B5     		push	{r3, lr}
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 3, -8
 401              		.cfi_offset 14, -4
 382:Lib/ssc_app/src/ecatappl.c ****     UINT16 Error = 0;
 402              		.loc 1 382 5 view .LVU91
 403              	.LVL14:
 383:Lib/ssc_app/src/ecatappl.c **** /*Hardware init function need to be called from the application layer*/
 384:Lib/ssc_app/src/ecatappl.c **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 15


 385:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) EEPROM1*/
 386:Lib/ssc_app/src/ecatappl.c **** #ifdef SET_EEPROM_PTR
 387:Lib/ssc_app/src/ecatappl.c ****     SET_EEPROM_PTR
 388:Lib/ssc_app/src/ecatappl.c **** #endif
 389:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) EEPROM1*/
 390:Lib/ssc_app/src/ecatappl.c **** 
 391:Lib/ssc_app/src/ecatappl.c ****     /* initialize the EtherCAT Slave Interface */
 392:Lib/ssc_app/src/ecatappl.c ****     ECAT_Init();
 404              		.loc 1 392 5 view .LVU92
 405 0002 FFF7FEFF 		bl	ECAT_Init
 406              	.LVL15:
 393:Lib/ssc_app/src/ecatappl.c ****     /* initialize the objects */
 394:Lib/ssc_app/src/ecatappl.c ****     COE_ObjInit();
 407              		.loc 1 394 5 view .LVU93
 408 0006 FFF7FEFF 		bl	COE_ObjInit
 409              	.LVL16:
 395:Lib/ssc_app/src/ecatappl.c **** 
 396:Lib/ssc_app/src/ecatappl.c ****     //user code
 397:Lib/ssc_app/src/ecatappl.c ****     rst_setup();
 410              		.loc 1 397 5 view .LVU94
 411 000a FFF7FEFF 		bl	rst_setup
 412              	.LVL17:
 398:Lib/ssc_app/src/ecatappl.c **** 
 399:Lib/ssc_app/src/ecatappl.c **** 
 400:Lib/ssc_app/src/ecatappl.c ****     /*Timer initialization*/
 401:Lib/ssc_app/src/ecatappl.c ****     u16BusCycleCntMs = 0;
 413              		.loc 1 401 5 view .LVU95
 414              		.loc 1 401 22 is_stmt 0 view .LVU96
 415 000e 0020     		movs	r0, #0
 416 0010 044B     		ldr	r3, .L34
 417 0012 1880     		strh	r0, [r3]	@ movhi
 402:Lib/ssc_app/src/ecatappl.c ****     StartTimerCnt = 0;
 418              		.loc 1 402 5 is_stmt 1 view .LVU97
 419              		.loc 1 402 19 is_stmt 0 view .LVU98
 420 0014 044B     		ldr	r3, .L34+4
 421 0016 1860     		str	r0, [r3]
 403:Lib/ssc_app/src/ecatappl.c ****     bCycleTimeMeasurementStarted = FALSE;
 422              		.loc 1 403 5 is_stmt 1 view .LVU99
 423              		.loc 1 403 34 is_stmt 0 view .LVU100
 424 0018 044B     		ldr	r3, .L34+8
 425 001a 1870     		strb	r0, [r3]
 404:Lib/ssc_app/src/ecatappl.c **** 
 405:Lib/ssc_app/src/ecatappl.c ****     /*indicate that the slave stack initialization finished*/
 406:Lib/ssc_app/src/ecatappl.c ****     bInitFinished = TRUE;
 426              		.loc 1 406 5 is_stmt 1 view .LVU101
 427              		.loc 1 406 19 is_stmt 0 view .LVU102
 428 001c 044B     		ldr	r3, .L34+12
 429 001e 0122     		movs	r2, #1
 430 0020 1A70     		strb	r2, [r3]
 407:Lib/ssc_app/src/ecatappl.c **** 
 408:Lib/ssc_app/src/ecatappl.c **** /*Application Init need to be called from the application layer*/
 409:Lib/ssc_app/src/ecatappl.c ****      return Error;
 431              		.loc 1 409 6 is_stmt 1 view .LVU103
 410:Lib/ssc_app/src/ecatappl.c **** }
 432              		.loc 1 410 1 is_stmt 0 view .LVU104
 433 0022 08BD     		pop	{r3, pc}
 434              	.L35:
ARM GAS  /tmp/ccOjaZRP.s 			page 16


 435              		.align	2
 436              	.L34:
 437 0024 00000000 		.word	.LANCHOR2
 438 0028 00000000 		.word	.LANCHOR4
 439 002c 00000000 		.word	.LANCHOR3
 440 0030 00000000 		.word	.LANCHOR5
 441              		.cfi_endproc
 442              	.LFE130:
 444              		.section	.text.ECAT_Application,"ax",%progbits
 445              		.align	1
 446              		.global	ECAT_Application
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 451              	ECAT_Application:
 452              	.LFB132:
 411:Lib/ssc_app/src/ecatappl.c **** 
 412:Lib/ssc_app/src/ecatappl.c **** 
 413:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 414:Lib/ssc_app/src/ecatappl.c **** /**
 415:Lib/ssc_app/src/ecatappl.c **** 
 416:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall be called cyclically from main
 417:Lib/ssc_app/src/ecatappl.c **** 
 418:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 419:Lib/ssc_app/src/ecatappl.c **** 
 420:Lib/ssc_app/src/ecatappl.c **** void MainLoop(void)
 421:Lib/ssc_app/src/ecatappl.c **** {
 422:Lib/ssc_app/src/ecatappl.c ****     /*return if initialization not finished */
 423:Lib/ssc_app/src/ecatappl.c ****     if(bInitFinished == FALSE)
 424:Lib/ssc_app/src/ecatappl.c ****         return;
 425:Lib/ssc_app/src/ecatappl.c **** 
 426:Lib/ssc_app/src/ecatappl.c **** 
 427:Lib/ssc_app/src/ecatappl.c **** 
 428:Lib/ssc_app/src/ecatappl.c ****         /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
 429:Lib/ssc_app/src/ecatappl.c ****            Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
 430:Lib/ssc_app/src/ecatappl.c ****            DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
 431:Lib/ssc_app/src/ecatappl.c ****         if (
 432:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 433:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 434:Lib/ssc_app/src/ecatappl.c ****             )
 435:Lib/ssc_app/src/ecatappl.c ****         {
 436:Lib/ssc_app/src/ecatappl.c ****             /* if the application is running in ECAT Synchron Mode the function ECAT_Application is
 437:Lib/ssc_app/src/ecatappl.c ****                from the ESC interrupt routine (in mcihw.c or spihw.c),
 438:Lib/ssc_app/src/ecatappl.c ****                in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
 439:Lib/ssc_app/src/ecatappl.c ****                at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
 440:Lib/ssc_app/src/ecatappl.c ****                and the function ECAT_Application has to be called here (with interrupts disabled,
 441:Lib/ssc_app/src/ecatappl.c ****                because the SM-event could be generated while executing ECAT_Application) */
 442:Lib/ssc_app/src/ecatappl.c ****             if ( !bEscIntEnabled )
 443:Lib/ssc_app/src/ecatappl.c ****             {
 444:Lib/ssc_app/src/ecatappl.c ****                 /* application is running in ECAT FreeRun Mode,
 445:Lib/ssc_app/src/ecatappl.c ****                    first we have to check, if outputs were received */
 446:Lib/ssc_app/src/ecatappl.c ****                 UINT16 ALEvent = HW_GetALEventRegister();
 447:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 448:Lib/ssc_app/src/ecatappl.c **** 
 449:Lib/ssc_app/src/ecatappl.c ****                 if ( ALEvent & PROCESS_OUTPUT_EVENT )
 450:Lib/ssc_app/src/ecatappl.c ****                 {
 451:Lib/ssc_app/src/ecatappl.c ****                     /* set the flag for the state machine behaviour */
ARM GAS  /tmp/ccOjaZRP.s 			page 17


 452:Lib/ssc_app/src/ecatappl.c ****                     bEcatFirstOutputsReceived = TRUE;
 453:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 454:Lib/ssc_app/src/ecatappl.c ****                     {
 455:Lib/ssc_app/src/ecatappl.c ****                         /* update the outputs */
 456:Lib/ssc_app/src/ecatappl.c ****                         PDO_OutputMapping();
 457:Lib/ssc_app/src/ecatappl.c ****                     }
 458:Lib/ssc_app/src/ecatappl.c ****                 }
 459:Lib/ssc_app/src/ecatappl.c ****                 else if ( nPdOutputSize == 0 )
 460:Lib/ssc_app/src/ecatappl.c ****                 {
 461:Lib/ssc_app/src/ecatappl.c ****                     /* if no outputs are transmitted, the watchdog must be reset, when the inputs w
 462:Lib/ssc_app/src/ecatappl.c ****                     if ( ALEvent & PROCESS_INPUT_EVENT )
 463:Lib/ssc_app/src/ecatappl.c ****                     {
 464:Lib/ssc_app/src/ecatappl.c ****                         /* Outputs were updated, set flag for watchdog monitoring */
 465:Lib/ssc_app/src/ecatappl.c ****                         bEcatFirstOutputsReceived = TRUE;
 466:Lib/ssc_app/src/ecatappl.c ****                     }
 467:Lib/ssc_app/src/ecatappl.c ****                 }
 468:Lib/ssc_app/src/ecatappl.c ****             }
 469:Lib/ssc_app/src/ecatappl.c **** 
 470:Lib/ssc_app/src/ecatappl.c ****             DISABLE_ESC_INT();
 471:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 472:Lib/ssc_app/src/ecatappl.c **** 
 473:Lib/ssc_app/src/ecatappl.c ****             if ( bEcatInputUpdateRunning )
 474:Lib/ssc_app/src/ecatappl.c ****             {
 475:Lib/ssc_app/src/ecatappl.c ****                 /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 476:Lib/ssc_app/src/ecatappl.c ****                 PDO_InputMapping();
 477:Lib/ssc_app/src/ecatappl.c ****             }
 478:Lib/ssc_app/src/ecatappl.c ****             ENABLE_ESC_INT();
 479:Lib/ssc_app/src/ecatappl.c ****         }
 480:Lib/ssc_app/src/ecatappl.c **** 	#if !ECAT_TIMER_INT
 481:Lib/ssc_app/src/ecatappl.c ****         /* there is no interrupt routine for the hardware timer so check the timer register if the 
 482:Lib/ssc_app/src/ecatappl.c ****         {
 483:Lib/ssc_app/src/ecatappl.c ****             UINT32 CurTimer = (UINT32)HW_GetTimer();
 484:Lib/ssc_app/src/ecatappl.c **** 
 485:Lib/ssc_app/src/ecatappl.c ****             if(CurTimer>= ECAT_TIMER_INC_P_MS)
 486:Lib/ssc_app/src/ecatappl.c ****             {
 487:Lib/ssc_app/src/ecatappl.c ****                 ECAT_CheckTimer();
 488:Lib/ssc_app/src/ecatappl.c **** 
 489:Lib/ssc_app/src/ecatappl.c ****                 HW_ClearTimer();
 490:Lib/ssc_app/src/ecatappl.c **** 
 491:Lib/ssc_app/src/ecatappl.c ****             }
 492:Lib/ssc_app/src/ecatappl.c ****         }
 493:Lib/ssc_app/src/ecatappl.c **** #endif
 494:Lib/ssc_app/src/ecatappl.c ****         /* call EtherCAT functions */
 495:Lib/ssc_app/src/ecatappl.c ****         ECAT_Main();
 496:Lib/ssc_app/src/ecatappl.c **** 
 497:Lib/ssc_app/src/ecatappl.c ****         /* call lower prior application part */
 498:Lib/ssc_app/src/ecatappl.c ****        COE_Main();
 499:Lib/ssc_app/src/ecatappl.c ****        CheckIfEcatError();
 500:Lib/ssc_app/src/ecatappl.c **** 
 501:Lib/ssc_app/src/ecatappl.c **** }
 502:Lib/ssc_app/src/ecatappl.c **** 
 503:Lib/ssc_app/src/ecatappl.c **** /*The main function was moved to the application files.*/
 504:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 505:Lib/ssc_app/src/ecatappl.c **** /**
 506:Lib/ssc_app/src/ecatappl.c ****  \brief    ECAT_Application (prev. SSC versions "COE_Application")
 507:Lib/ssc_app/src/ecatappl.c ****  this function calculates and the physical process signals and triggers the input mapping
 508:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
ARM GAS  /tmp/ccOjaZRP.s 			page 18


 509:Lib/ssc_app/src/ecatappl.c **** void ECAT_Application(void)
 510:Lib/ssc_app/src/ecatappl.c **** {
 453              		.loc 1 510 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457 0000 08B5     		push	{r3, lr}
 458              		.cfi_def_cfa_offset 8
 459              		.cfi_offset 3, -8
 460              		.cfi_offset 14, -4
 511:Lib/ssc_app/src/ecatappl.c ****     {
 512:Lib/ssc_app/src/ecatappl.c ****         APPL_Application();
 461              		.loc 1 512 9 view .LVU106
 462 0002 FFF7FEFF 		bl	APPL_Application
 463              	.LVL18:
 513:Lib/ssc_app/src/ecatappl.c ****     }
 514:Lib/ssc_app/src/ecatappl.c **** /* PDO Input mapping is called from the specific trigger ISR */
 515:Lib/ssc_app/src/ecatappl.c **** }
 464              		.loc 1 515 1 is_stmt 0 view .LVU107
 465 0006 08BD     		pop	{r3, pc}
 466              		.cfi_endproc
 467              	.LFE132:
 469              		.section	.text.PDI_Isr,"ax",%progbits
 470              		.align	1
 471              		.global	PDI_Isr
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 476              	PDI_Isr:
 477              	.LFB127:
 171:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 478              		.loc 1 171 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 172:Lib/ssc_app/src/ecatappl.c ****     {
 482              		.loc 1 172 5 view .LVU109
 172:Lib/ssc_app/src/ecatappl.c ****     {
 483              		.loc 1 172 8 is_stmt 0 view .LVU110
 484 0000 394B     		ldr	r3, .L56
 485 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 172:Lib/ssc_app/src/ecatappl.c ****     {
 486              		.loc 1 172 7 view .LVU111
 487 0004 03B9     		cbnz	r3, .L52
 488 0006 7047     		bx	lr
 489              	.L52:
 171:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 490              		.loc 1 171 1 view .LVU112
 491 0008 70B5     		push	{r4, r5, r6, lr}
 492              		.cfi_def_cfa_offset 16
 493              		.cfi_offset 4, -16
 494              		.cfi_offset 5, -12
 495              		.cfi_offset 6, -8
 496              		.cfi_offset 14, -4
 497              	.LBB10:
 175:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 498              		.loc 1 175 9 is_stmt 1 view .LVU113
ARM GAS  /tmp/ccOjaZRP.s 			page 19


 175:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 499              		.loc 1 175 27 is_stmt 0 view .LVU114
 500 000a FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 501              	.LVL19:
 502 000e 0446     		mov	r4, r0
 503              	.LVL20:
 176:Lib/ssc_app/src/ecatappl.c **** 
 504              		.loc 1 176 9 is_stmt 1 view .LVU115
 178:Lib/ssc_app/src/ecatappl.c ****         {
 505              		.loc 1 178 9 view .LVU116
 178:Lib/ssc_app/src/ecatappl.c ****         {
 506              		.loc 1 178 12 is_stmt 0 view .LVU117
 507 0010 10F4806F 		tst	r0, #1024
 508 0014 18D0     		beq	.L40
 180:Lib/ssc_app/src/ecatappl.c ****             {
 509              		.loc 1 180 13 is_stmt 1 view .LVU118
 180:Lib/ssc_app/src/ecatappl.c ****             {
 510              		.loc 1 180 16 is_stmt 0 view .LVU119
 511 0016 354B     		ldr	r3, .L56+4
 512 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 180:Lib/ssc_app/src/ecatappl.c ****             {
 513              		.loc 1 180 15 view .LVU120
 514 001a 2BB1     		cbz	r3, .L41
 180:Lib/ssc_app/src/ecatappl.c ****             {
 515              		.loc 1 180 27 discriminator 1 view .LVU121
 516 001c 344B     		ldr	r3, .L56+8
 517 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 518 0020 13B1     		cbz	r3, .L41
 183:Lib/ssc_app/src/ecatappl.c ****             }
 519              		.loc 1 183 17 is_stmt 1 view .LVU122
 183:Lib/ssc_app/src/ecatappl.c ****             }
 520              		.loc 1 183 35 is_stmt 0 view .LVU123
 521 0022 344B     		ldr	r3, .L56+12
 522 0024 0022     		movs	r2, #0
 523 0026 1A80     		strh	r2, [r3]	@ movhi
 524              	.L41:
 185:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 525              		.loc 1 185 13 is_stmt 1 view .LVU124
 185:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 526              		.loc 1 185 30 is_stmt 0 view .LVU125
 527 0028 334B     		ldr	r3, .L56+16
 528 002a 1B8D     		ldrh	r3, [r3, #40]
 185:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 529              		.loc 1 185 15 view .LVU126
 530 002c 13B1     		cbz	r3, .L42
 186:Lib/ssc_app/src/ecatappl.c **** 
 531              		.loc 1 186 17 is_stmt 1 view .LVU127
 186:Lib/ssc_app/src/ecatappl.c **** 
 532              		.loc 1 186 55 is_stmt 0 view .LVU128
 533 002e 013B     		subs	r3, r3, #1
 534 0030 314A     		ldr	r2, .L56+16
 535 0032 1385     		strh	r3, [r2, #40]	@ movhi
 536              	.L42:
 191:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 537              		.loc 1 191 13 is_stmt 1 view .LVU129
 538 0034 FFF7FEFF 		bl	HandleBusCycleCalculation
 539              	.LVL21:
ARM GAS  /tmp/ccOjaZRP.s 			page 20


 195:Lib/ssc_app/src/ecatappl.c **** 
 540              		.loc 1 195 9 view .LVU130
 195:Lib/ssc_app/src/ecatappl.c **** 
 541              		.loc 1 195 35 is_stmt 0 view .LVU131
 542 0038 304B     		ldr	r3, .L56+20
 543 003a 0122     		movs	r2, #1
 544 003c 1A70     		strb	r2, [r3]
 201:Lib/ssc_app/src/ecatappl.c ****         {
 545              		.loc 1 201 9 is_stmt 1 view .LVU132
 201:Lib/ssc_app/src/ecatappl.c ****         {
 546              		.loc 1 201 14 is_stmt 0 view .LVU133
 547 003e 304B     		ldr	r3, .L56+24
 548 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 201:Lib/ssc_app/src/ecatappl.c ****         {
 549              		.loc 1 201 12 view .LVU134
 550 0042 D3B1     		cbz	r3, .L43
 204:Lib/ssc_app/src/ecatappl.c ****         }
 551              		.loc 1 204 13 is_stmt 1 view .LVU135
 552 0044 FFF7FEFF 		bl	PDO_OutputMapping
 553              	.LVL22:
 554              	.L40:
 215:Lib/ssc_app/src/ecatappl.c ****         {
 555              		.loc 1 215 9 view .LVU136
 215:Lib/ssc_app/src/ecatappl.c ****         {
 556              		.loc 1 215 12 is_stmt 0 view .LVU137
 557 0048 14F4006F 		tst	r4, #2048
 558 004c 02D0     		beq	.L44
 215:Lib/ssc_app/src/ecatappl.c ****         {
 559              		.loc 1 215 65 discriminator 1 view .LVU138
 560 004e 2D4B     		ldr	r3, .L56+28
 561 0050 1B88     		ldrh	r3, [r3]
 215:Lib/ssc_app/src/ecatappl.c ****         {
 562              		.loc 1 215 47 discriminator 1 view .LVU139
 563 0052 2BB3     		cbz	r3, .L53
 564              	.L44:
 225:Lib/ssc_app/src/ecatappl.c ****         {
 565              		.loc 1 225 9 is_stmt 1 view .LVU140
 225:Lib/ssc_app/src/ecatappl.c ****         {
 566              		.loc 1 225 27 is_stmt 0 view .LVU141
 567 0054 284B     		ldr	r3, .L56+16
 568 0056 5B88     		ldrh	r3, [r3, #2]
 225:Lib/ssc_app/src/ecatappl.c ****         {
 569              		.loc 1 225 12 view .LVU142
 570 0058 012B     		cmp	r3, #1
 571 005a 24D0     		beq	.L54
 572              	.L45:
 231:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 573              		.loc 1 231 5 is_stmt 1 view .LVU143
 231:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 574              		.loc 1 231 10 is_stmt 0 view .LVU144
 575 005c 2A4B     		ldr	r3, .L56+32
 576 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 231:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 577              		.loc 1 231 8 view .LVU145
 578 0060 2BB1     		cbz	r3, .L46
 233:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 579              		.loc 1 233 26 view .LVU146
ARM GAS  /tmp/ccOjaZRP.s 			page 21


 580 0062 2A4B     		ldr	r3, .L56+36
 581 0064 5B88     		ldrh	r3, [r3, #2]
 233:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 582              		.loc 1 233 8 view .LVU147
 583 0066 012B     		cmp	r3, #1
 584 0068 20D0     		beq	.L47
 233:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 585              		.loc 1 233 64 discriminator 1 view .LVU148
 586 006a 222B     		cmp	r3, #34
 587 006c 1ED0     		beq	.L47
 588              	.L46:
 245:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 589              		.loc 1 245 5 is_stmt 1 view .LVU149
 245:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 590              		.loc 1 245 15 is_stmt 0 view .LVU150
 591 006e FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 592              	.LVL23:
 246:Lib/ssc_app/src/ecatappl.c **** 
 593              		.loc 1 246 5 is_stmt 1 view .LVU151
 248:Lib/ssc_app/src/ecatappl.c ****     {
 594              		.loc 1 248 5 view .LVU152
 248:Lib/ssc_app/src/ecatappl.c ****     {
 595              		.loc 1 248 8 is_stmt 0 view .LVU153
 596 0072 10F4806F 		tst	r0, #1024
 597 0076 1CD1     		bne	.L55
 598              	.LVL24:
 599              	.L38:
 248:Lib/ssc_app/src/ecatappl.c ****     {
 600              		.loc 1 248 8 view .LVU154
 601              	.LBE10:
 258:Lib/ssc_app/src/ecatappl.c **** 
 602              		.loc 1 258 1 view .LVU155
 603 0078 70BD     		pop	{r4, r5, r6, pc}
 604              	.L43:
 605              	.LBB11:
 209:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 606              		.loc 1 209 13 is_stmt 1 view .LVU156
 607 007a 254E     		ldr	r6, .L56+40
 608 007c 254D     		ldr	r5, .L56+44
 609 007e 0222     		movs	r2, #2
 610 0080 3188     		ldrh	r1, [r6]
 611 0082 2846     		mov	r0, r5
 612 0084 FFF7FEFF 		bl	HW_EscReadIsr
 613              	.LVL25:
 210:Lib/ssc_app/src/ecatappl.c ****         }
 614              		.loc 1 210 13 view .LVU157
 615 0088 3188     		ldrh	r1, [r6]
 616 008a 1E4B     		ldr	r3, .L56+28
 617 008c 1B88     		ldrh	r3, [r3]
 618 008e 1944     		add	r1, r1, r3
 619 0090 89B2     		uxth	r1, r1
 620 0092 0239     		subs	r1, r1, #2
 621 0094 0222     		movs	r2, #2
 622 0096 89B2     		uxth	r1, r1
 623 0098 2846     		mov	r0, r5
 624 009a FFF7FEFF 		bl	HW_EscReadIsr
 625              	.LVL26:
ARM GAS  /tmp/ccOjaZRP.s 			page 22


 626 009e D3E7     		b	.L40
 627              	.L53:
 218:Lib/ssc_app/src/ecatappl.c ****         }
 628              		.loc 1 218 13 view .LVU158
 629 00a0 FFF7FEFF 		bl	HandleBusCycleCalculation
 630              	.LVL27:
 631 00a4 D6E7     		b	.L44
 632              	.L54:
 228:Lib/ssc_app/src/ecatappl.c ****         }
 633              		.loc 1 228 13 view .LVU159
 634 00a6 FFF7FEFF 		bl	ECAT_Application
 635              	.LVL28:
 636 00aa D7E7     		b	.L45
 637              	.L47:
 238:Lib/ssc_app/src/ecatappl.c ****     }
 638              		.loc 1 238 9 view .LVU160
 639 00ac FFF7FEFF 		bl	PDO_InputMapping
 640              	.LVL29:
 641 00b0 DDE7     		b	.L46
 642              	.LVL30:
 643              	.L55:
 250:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 644              		.loc 1 250 9 view .LVU161
 250:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 645              		.loc 1 250 23 is_stmt 0 view .LVU162
 646 00b2 114A     		ldr	r2, .L56+16
 647 00b4 538D     		ldrh	r3, [r2, #42]
 250:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 648              		.loc 1 250 47 view .LVU163
 649 00b6 0133     		adds	r3, r3, #1
 650 00b8 9BB2     		uxth	r3, r3
 651 00ba 5385     		strh	r3, [r2, #42]	@ movhi
 251:Lib/ssc_app/src/ecatappl.c **** 
 652              		.loc 1 251 9 is_stmt 1 view .LVU164
 251:Lib/ssc_app/src/ecatappl.c **** 
 653              		.loc 1 251 47 is_stmt 0 view .LVU165
 654 00bc 134A     		ldr	r2, .L56+36
 655 00be 5385     		strh	r3, [r2, #42]	@ movhi
 254:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 656              		.loc 1 254 13 is_stmt 1 view .LVU166
 657 00c0 134D     		ldr	r5, .L56+40
 658 00c2 144C     		ldr	r4, .L56+44
 659 00c4 0222     		movs	r2, #2
 660 00c6 2988     		ldrh	r1, [r5]
 661 00c8 2046     		mov	r0, r4
 662              	.LVL31:
 254:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 663              		.loc 1 254 13 is_stmt 0 view .LVU167
 664 00ca FFF7FEFF 		bl	HW_EscReadIsr
 665              	.LVL32:
 255:Lib/ssc_app/src/ecatappl.c ****     }
 666              		.loc 1 255 13 is_stmt 1 view .LVU168
 667 00ce 2988     		ldrh	r1, [r5]
 668 00d0 0C4B     		ldr	r3, .L56+28
 669 00d2 1B88     		ldrh	r3, [r3]
 670 00d4 1944     		add	r1, r1, r3
 671 00d6 89B2     		uxth	r1, r1
ARM GAS  /tmp/ccOjaZRP.s 			page 23


 672 00d8 0239     		subs	r1, r1, #2
 673 00da 0222     		movs	r2, #2
 674 00dc 89B2     		uxth	r1, r1
 675 00de 2046     		mov	r0, r4
 676 00e0 FFF7FEFF 		bl	HW_EscReadIsr
 677              	.LVL33:
 678              	.LBE11:
 258:Lib/ssc_app/src/ecatappl.c **** 
 679              		.loc 1 258 1 is_stmt 0 view .LVU169
 680 00e4 C8E7     		b	.L38
 681              	.L57:
 682 00e6 00BF     		.align	2
 683              	.L56:
 684 00e8 00000000 		.word	bEscIntEnabled
 685 00ec 00000000 		.word	bDcRunning
 686 00f0 00000000 		.word	bDcSyncActive
 687 00f4 00000000 		.word	u16SmSync0Counter
 688 00f8 00000000 		.word	sSyncManOutPar
 689 00fc 00000000 		.word	bEcatFirstOutputsReceived
 690 0100 00000000 		.word	bEcatOutputUpdateRunning
 691 0104 00000000 		.word	nPdOutputSize
 692 0108 00000000 		.word	bEcatInputUpdateRunning
 693 010c 00000000 		.word	sSyncManInPar
 694 0110 00000000 		.word	nEscAddrOutputData
 695 0114 00000000 		.word	u16dummy
 696              		.cfi_endproc
 697              	.LFE127:
 699              		.section	.text.Sync0_Isr,"ax",%progbits
 700              		.align	1
 701              		.global	Sync0_Isr
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 706              	Sync0_Isr:
 707              	.LFB128:
 261:Lib/ssc_app/src/ecatappl.c ****      Sync0WdCounter = 0;
 708              		.loc 1 261 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 712 0000 08B5     		push	{r3, lr}
 713              		.cfi_def_cfa_offset 8
 714              		.cfi_offset 3, -8
 715              		.cfi_offset 14, -4
 262:Lib/ssc_app/src/ecatappl.c **** 
 716              		.loc 1 262 6 view .LVU171
 262:Lib/ssc_app/src/ecatappl.c **** 
 717              		.loc 1 262 21 is_stmt 0 view .LVU172
 718 0002 334B     		ldr	r3, .L71
 719 0004 0022     		movs	r2, #0
 720 0006 1A80     		strh	r2, [r3]	@ movhi
 264:Lib/ssc_app/src/ecatappl.c ****     {
 721              		.loc 1 264 5 is_stmt 1 view .LVU173
 264:Lib/ssc_app/src/ecatappl.c ****     {
 722              		.loc 1 264 8 is_stmt 0 view .LVU174
 723 0008 324B     		ldr	r3, .L71+4
 724 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccOjaZRP.s 			page 24


 264:Lib/ssc_app/src/ecatappl.c ****     {
 725              		.loc 1 264 7 view .LVU175
 726 000c 002B     		cmp	r3, #0
 727 000e 41D0     		beq	.L58
 267:Lib/ssc_app/src/ecatappl.c ****         {
 728              		.loc 1 267 9 is_stmt 1 view .LVU176
 267:Lib/ssc_app/src/ecatappl.c ****         {
 729              		.loc 1 267 14 is_stmt 0 view .LVU177
 730 0010 314B     		ldr	r3, .L71+8
 731 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 267:Lib/ssc_app/src/ecatappl.c ****         {
 732              		.loc 1 267 12 view .LVU178
 733 0014 1BB1     		cbz	r3, .L60
 269:Lib/ssc_app/src/ecatappl.c ****         }
 734              		.loc 1 269 13 is_stmt 1 view .LVU179
 269:Lib/ssc_app/src/ecatappl.c ****         }
 735              		.loc 1 269 35 is_stmt 0 view .LVU180
 736 0016 314A     		ldr	r2, .L71+12
 737 0018 1388     		ldrh	r3, [r2]
 738 001a 0133     		adds	r3, r3, #1
 739 001c 1380     		strh	r3, [r2]	@ movhi
 740              	.L60:
 273:Lib/ssc_app/src/ecatappl.c ****         {
 741              		.loc 1 273 9 is_stmt 1 view .LVU181
 273:Lib/ssc_app/src/ecatappl.c ****         {
 742              		.loc 1 273 28 is_stmt 0 view .LVU182
 743 001e 304B     		ldr	r3, .L71+16
 744 0020 1B88     		ldrh	r3, [r3]
 273:Lib/ssc_app/src/ecatappl.c ****         {
 745              		.loc 1 273 11 view .LVU183
 746 0022 2BB3     		cbz	r3, .L61
 276:Lib/ssc_app/src/ecatappl.c ****            {
 747              		.loc 1 276 12 is_stmt 1 view .LVU184
 276:Lib/ssc_app/src/ecatappl.c ****            {
 748              		.loc 1 276 34 is_stmt 0 view .LVU185
 749 0024 2F4A     		ldr	r2, .L71+20
 750 0026 1288     		ldrh	r2, [r2]
 276:Lib/ssc_app/src/ecatappl.c ****            {
 751              		.loc 1 276 15 view .LVU186
 752 0028 9342     		cmp	r3, r2
 753 002a 18D2     		bcs	.L62
 279:Lib/ssc_app/src/ecatappl.c ****               {
 754              		.loc 1 279 15 is_stmt 1 view .LVU187
 279:Lib/ssc_app/src/ecatappl.c ****               {
 755              		.loc 1 279 34 is_stmt 0 view .LVU188
 756 002c 2E4B     		ldr	r3, .L71+24
 757 002e 1B88     		ldrh	r3, [r3]
 279:Lib/ssc_app/src/ecatappl.c ****               {
 758              		.loc 1 279 18 view .LVU189
 759 0030 43B1     		cbz	r3, .L63
 279:Lib/ssc_app/src/ecatappl.c ****               {
 760              		.loc 1 279 57 discriminator 1 view .LVU190
 761 0032 2E49     		ldr	r1, .L71+28
 762 0034 098D     		ldrh	r1, [r1, #40]
 279:Lib/ssc_app/src/ecatappl.c ****               {
 763              		.loc 1 279 99 discriminator 1 view .LVU191
 764 0036 2E48     		ldr	r0, .L71+32
ARM GAS  /tmp/ccOjaZRP.s 			page 25


 765 0038 0089     		ldrh	r0, [r0, #8]
 279:Lib/ssc_app/src/ecatappl.c ****               {
 766              		.loc 1 279 39 discriminator 1 view .LVU192
 767 003a 8142     		cmp	r1, r0
 768 003c 02D8     		bhi	.L63
 282:Lib/ssc_app/src/ecatappl.c ****               }
 769              		.loc 1 282 18 is_stmt 1 view .LVU193
 282:Lib/ssc_app/src/ecatappl.c ****               }
 770              		.loc 1 282 98 is_stmt 0 view .LVU194
 771 003e 0331     		adds	r1, r1, #3
 282:Lib/ssc_app/src/ecatappl.c ****               }
 772              		.loc 1 282 57 view .LVU195
 773 0040 2A48     		ldr	r0, .L71+28
 774 0042 0185     		strh	r1, [r0, #40]	@ movhi
 775              	.L63:
 286:Lib/ssc_app/src/ecatappl.c ****            {
 776              		.loc 1 286 12 is_stmt 1 view .LVU196
 286:Lib/ssc_app/src/ecatappl.c ****            {
 777              		.loc 1 286 30 is_stmt 0 view .LVU197
 778 0044 2B49     		ldr	r1, .L71+36
 779 0046 0988     		ldrh	r1, [r1]
 286:Lib/ssc_app/src/ecatappl.c ****            {
 780              		.loc 1 286 15 view .LVU198
 781 0048 49B1     		cbz	r1, .L62
 286:Lib/ssc_app/src/ecatappl.c ****            {
 782              		.loc 1 286 35 discriminator 1 view .LVU199
 783 004a 43B9     		cbnz	r3, .L62
 286:Lib/ssc_app/src/ecatappl.c ****            {
 784              		.loc 1 286 76 discriminator 2 view .LVU200
 785 004c 2A4B     		ldr	r3, .L71+40
 786 004e 1B8D     		ldrh	r3, [r3, #40]
 286:Lib/ssc_app/src/ecatappl.c ****            {
 787              		.loc 1 286 118 discriminator 2 view .LVU201
 788 0050 2749     		ldr	r1, .L71+32
 789 0052 0989     		ldrh	r1, [r1, #8]
 286:Lib/ssc_app/src/ecatappl.c ****            {
 790              		.loc 1 286 59 discriminator 2 view .LVU202
 791 0054 8B42     		cmp	r3, r1
 792 0056 02D8     		bhi	.L62
 289:Lib/ssc_app/src/ecatappl.c ****            }
 793              		.loc 1 289 16 is_stmt 1 view .LVU203
 289:Lib/ssc_app/src/ecatappl.c ****            }
 794              		.loc 1 289 94 is_stmt 0 view .LVU204
 795 0058 0333     		adds	r3, r3, #3
 289:Lib/ssc_app/src/ecatappl.c ****            }
 796              		.loc 1 289 54 view .LVU205
 797 005a 2749     		ldr	r1, .L71+40
 798 005c 0B85     		strh	r3, [r1, #40]	@ movhi
 799              	.L62:
 295:Lib/ssc_app/src/ecatappl.c ****            {
 800              		.loc 1 295 12 is_stmt 1 view .LVU206
 295:Lib/ssc_app/src/ecatappl.c ****            {
 801              		.loc 1 295 31 is_stmt 0 view .LVU207
 802 005e 224B     		ldr	r3, .L71+24
 803 0060 1B88     		ldrh	r3, [r3]
 295:Lib/ssc_app/src/ecatappl.c ****            {
 804              		.loc 1 295 15 view .LVU208
ARM GAS  /tmp/ccOjaZRP.s 			page 26


 805 0062 13B9     		cbnz	r3, .L64
 295:Lib/ssc_app/src/ecatappl.c ****            {
 806              		.loc 1 295 54 discriminator 1 view .LVU209
 807 0064 234B     		ldr	r3, .L71+36
 808 0066 1B88     		ldrh	r3, [r3]
 295:Lib/ssc_app/src/ecatappl.c ****            {
 809              		.loc 1 295 37 discriminator 1 view .LVU210
 810 0068 ABB9     		cbnz	r3, .L68
 811              	.L64:
 317:Lib/ssc_app/src/ecatappl.c ****            }
 812              		.loc 1 317 15 is_stmt 1 view .LVU211
 317:Lib/ssc_app/src/ecatappl.c ****            }
 813              		.loc 1 317 32 is_stmt 0 view .LVU212
 814 006a 0132     		adds	r2, r2, #1
 815 006c 1D4B     		ldr	r3, .L71+20
 816 006e 1A80     		strh	r2, [r3]	@ movhi
 817              	.L61:
 323:Lib/ssc_app/src/ecatappl.c ****         {
 818              		.loc 1 323 9 is_stmt 1 view .LVU213
 323:Lib/ssc_app/src/ecatappl.c ****         {
 819              		.loc 1 323 12 is_stmt 0 view .LVU214
 820 0070 224B     		ldr	r3, .L71+44
 821 0072 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 323:Lib/ssc_app/src/ecatappl.c ****         {
 822              		.loc 1 323 11 view .LVU215
 823 0074 13B9     		cbnz	r3, .L66
 323:Lib/ssc_app/src/ecatappl.c ****         {
 824              		.loc 1 323 28 discriminator 1 view .LVU216
 825 0076 224B     		ldr	r3, .L71+48
 826 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 827 007a E3B9     		cbnz	r3, .L69
 828              	.L66:
 330:Lib/ssc_app/src/ecatappl.c **** 
 829              		.loc 1 330 9 is_stmt 1 view .LVU217
 830 007c FFF7FEFF 		bl	ECAT_Application
 831              	.LVL34:
 332:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 832              		.loc 1 332 9 view .LVU218
 332:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 833              		.loc 1 332 14 is_stmt 0 view .LVU219
 834 0080 154B     		ldr	r3, .L71+8
 835 0082 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 332:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 836              		.loc 1 332 12 view .LVU220
 837 0084 33B1     		cbz	r3, .L58
 333:Lib/ssc_app/src/ecatappl.c ****         {
 838              		.loc 1 333 37 view .LVU221
 839 0086 1F4B     		ldr	r3, .L71+52
 840 0088 1B88     		ldrh	r3, [r3]
 333:Lib/ssc_app/src/ecatappl.c ****         {
 841              		.loc 1 333 12 view .LVU222
 842 008a 1BB1     		cbz	r3, .L58
 333:Lib/ssc_app/src/ecatappl.c ****         {
 843              		.loc 1 333 67 discriminator 1 view .LVU223
 844 008c 134A     		ldr	r2, .L71+12
 845 008e 1288     		ldrh	r2, [r2]
 333:Lib/ssc_app/src/ecatappl.c ****         {
ARM GAS  /tmp/ccOjaZRP.s 			page 27


 846              		.loc 1 333 42 discriminator 1 view .LVU224
 847 0090 9342     		cmp	r3, r2
 848 0092 13D0     		beq	.L70
 849              	.L58:
 346:Lib/ssc_app/src/ecatappl.c **** 
 850              		.loc 1 346 1 view .LVU225
 851 0094 08BD     		pop	{r3, pc}
 852              	.L68:
 853              	.LBB12:
 298:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 854              		.loc 1 298 15 is_stmt 1 view .LVU226
 298:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 855              		.loc 1 298 33 is_stmt 0 view .LVU227
 856 0096 FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 857              	.LVL35:
 299:Lib/ssc_app/src/ecatappl.c **** 
 858              		.loc 1 299 15 is_stmt 1 view .LVU228
 301:Lib/ssc_app/src/ecatappl.c ****               {
 859              		.loc 1 301 15 view .LVU229
 301:Lib/ssc_app/src/ecatappl.c ****               {
 860              		.loc 1 301 18 is_stmt 0 view .LVU230
 861 009a 10F4006F 		tst	r0, #2048
 862 009e 04D1     		bne	.L65
 304:Lib/ssc_app/src/ecatappl.c ****               }
 863              		.loc 1 304 18 is_stmt 1 view .LVU231
 304:Lib/ssc_app/src/ecatappl.c ****               }
 864              		.loc 1 304 35 is_stmt 0 view .LVU232
 865 00a0 104A     		ldr	r2, .L71+20
 866 00a2 1388     		ldrh	r3, [r2]
 867 00a4 0133     		adds	r3, r3, #1
 868 00a6 1380     		strh	r3, [r2]	@ movhi
 869 00a8 E2E7     		b	.L61
 870              	.L65:
 309:Lib/ssc_app/src/ecatappl.c **** 
 871              		.loc 1 309 18 is_stmt 1 view .LVU233
 309:Lib/ssc_app/src/ecatappl.c **** 
 872              		.loc 1 309 36 is_stmt 0 view .LVU234
 873 00aa 0023     		movs	r3, #0
 874 00ac 0D4A     		ldr	r2, .L71+20
 875 00ae 1380     		strh	r3, [r2]	@ movhi
 311:Lib/ssc_app/src/ecatappl.c **** 
 876              		.loc 1 311 18 is_stmt 1 view .LVU235
 311:Lib/ssc_app/src/ecatappl.c **** 
 877              		.loc 1 311 56 is_stmt 0 view .LVU236
 878 00b0 114A     		ldr	r2, .L71+40
 879 00b2 1385     		strh	r3, [r2, #40]	@ movhi
 880 00b4 DCE7     		b	.L61
 881              	.LVL36:
 882              	.L69:
 311:Lib/ssc_app/src/ecatappl.c **** 
 883              		.loc 1 311 56 view .LVU237
 884              	.LBE12:
 326:Lib/ssc_app/src/ecatappl.c ****         }
 885              		.loc 1 326 13 is_stmt 1 view .LVU238
 886 00b6 FFF7FEFF 		bl	PDO_OutputMapping
 887              	.LVL37:
 888 00ba DFE7     		b	.L66
ARM GAS  /tmp/ccOjaZRP.s 			page 28


 889              	.L70:
 336:Lib/ssc_app/src/ecatappl.c **** 
 890              		.loc 1 336 13 view .LVU239
 891 00bc FFF7FEFF 		bl	PDO_InputMapping
 892              	.LVL38:
 338:Lib/ssc_app/src/ecatappl.c ****             {
 893              		.loc 1 338 13 view .LVU240
 338:Lib/ssc_app/src/ecatappl.c ****             {
 894              		.loc 1 338 37 is_stmt 0 view .LVU241
 895 00c0 104B     		ldr	r3, .L71+52
 896 00c2 1B88     		ldrh	r3, [r3]
 338:Lib/ssc_app/src/ecatappl.c ****             {
 897              		.loc 1 338 15 view .LVU242
 898 00c4 012B     		cmp	r3, #1
 899 00c6 E5D1     		bne	.L58
 341:Lib/ssc_app/src/ecatappl.c ****             }
 900              		.loc 1 341 17 is_stmt 1 view .LVU243
 341:Lib/ssc_app/src/ecatappl.c ****             }
 901              		.loc 1 341 40 is_stmt 0 view .LVU244
 902 00c8 044B     		ldr	r3, .L71+12
 903 00ca 0022     		movs	r2, #0
 904 00cc 1A80     		strh	r2, [r3]	@ movhi
 346:Lib/ssc_app/src/ecatappl.c **** 
 905              		.loc 1 346 1 view .LVU245
 906 00ce E1E7     		b	.L58
 907              	.L72:
 908              		.align	2
 909              	.L71:
 910 00d0 00000000 		.word	Sync0WdCounter
 911 00d4 00000000 		.word	bDcSyncActive
 912 00d8 00000000 		.word	bEcatInputUpdateRunning
 913 00dc 00000000 		.word	LatchInputSync0Counter
 914 00e0 00000000 		.word	u16SmSync0Value
 915 00e4 00000000 		.word	u16SmSync0Counter
 916 00e8 00000000 		.word	nPdOutputSize
 917 00ec 00000000 		.word	sSyncManOutPar
 918 00f0 00000000 		.word	sErrorSettings
 919 00f4 00000000 		.word	nPdInputSize
 920 00f8 00000000 		.word	sSyncManInPar
 921 00fc 00000000 		.word	bEscIntEnabled
 922 0100 00000000 		.word	bEcatOutputUpdateRunning
 923 0104 00000000 		.word	LatchInputSync0Value
 924              		.cfi_endproc
 925              	.LFE128:
 927              		.section	.text.MainLoop,"ax",%progbits
 928              		.align	1
 929              		.global	MainLoop
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 934              	MainLoop:
 935              	.LFB131:
 421:Lib/ssc_app/src/ecatappl.c ****     /*return if initialization not finished */
 936              		.loc 1 421 1 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccOjaZRP.s 			page 29


 940 0000 08B5     		push	{r3, lr}
 941              		.cfi_def_cfa_offset 8
 942              		.cfi_offset 3, -8
 943              		.cfi_offset 14, -4
 423:Lib/ssc_app/src/ecatappl.c ****         return;
 944              		.loc 1 423 5 view .LVU247
 423:Lib/ssc_app/src/ecatappl.c ****         return;
 945              		.loc 1 423 22 is_stmt 0 view .LVU248
 946 0002 1F4B     		ldr	r3, .L83
 947 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 423:Lib/ssc_app/src/ecatappl.c ****         return;
 948              		.loc 1 423 7 view .LVU249
 949 0006 EBB1     		cbz	r3, .L73
 431:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 950              		.loc 1 431 9 is_stmt 1 view .LVU250
 432:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 951              		.loc 1 432 14 is_stmt 0 view .LVU251
 952 0008 1E4B     		ldr	r3, .L83+4
 953 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 431:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 954              		.loc 1 431 12 view .LVU252
 955 000c 13B1     		cbz	r3, .L75
 432:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 956              		.loc 1 432 33 view .LVU253
 957 000e 1E4A     		ldr	r2, .L83+8
 958 0010 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 432:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 959              		.loc 1 432 30 view .LVU254
 960 0012 8AB9     		cbnz	r2, .L76
 961              	.L75:
 433:Lib/ssc_app/src/ecatappl.c ****             )
 962              		.loc 1 433 14 view .LVU255
 963 0014 1D4A     		ldr	r2, .L83+12
 964 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 433:Lib/ssc_app/src/ecatappl.c ****             )
 965              		.loc 1 433 11 view .LVU256
 966 0018 72B9     		cbnz	r2, .L76
 442:Lib/ssc_app/src/ecatappl.c ****             {
 967              		.loc 1 442 13 is_stmt 1 view .LVU257
 442:Lib/ssc_app/src/ecatappl.c ****             {
 968              		.loc 1 442 16 is_stmt 0 view .LVU258
 969 001a A3B1     		cbz	r3, .L81
 970              	.L77:
 470:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 971              		.loc 1 470 13 is_stmt 1 view .LVU259
 972              	.LVL39:
 973              	.LBB13:
 974              	.LBI13:
 975              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.10
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     18. March 2015
   6:Drivers/CMSIS/Include/core_cm4.h ****  *
   7:Drivers/CMSIS/Include/core_cm4.h ****  * @note
   8:Drivers/CMSIS/Include/core_cm4.h ****  *
ARM GAS  /tmp/ccOjaZRP.s 			page 30


   9:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  10:Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:Drivers/CMSIS/Include/core_cm4.h **** 
  12:Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  13:Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  22:Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  23:Drivers/CMSIS/Include/core_cm4.h ****    *
  24:Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:Drivers/CMSIS/Include/core_cm4.h **** 
  37:Drivers/CMSIS/Include/core_cm4.h **** 
  38:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  39:Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Drivers/CMSIS/Include/core_cm4.h **** #endif
  41:Drivers/CMSIS/Include/core_cm4.h **** 
  42:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  44:Drivers/CMSIS/Include/core_cm4.h **** 
  45:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  46:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  47:Drivers/CMSIS/Include/core_cm4.h **** #endif
  48:Drivers/CMSIS/Include/core_cm4.h **** 
  49:Drivers/CMSIS/Include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Drivers/CMSIS/Include/core_cm4.h **** 
  52:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:Drivers/CMSIS/Include/core_cm4.h **** 
  58:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:Drivers/CMSIS/Include/core_cm4.h ****  */
  61:Drivers/CMSIS/Include/core_cm4.h **** 
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  64:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  65:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
ARM GAS  /tmp/ccOjaZRP.s 			page 31


  66:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup Cortex_M4
  67:Drivers/CMSIS/Include/core_cm4.h ****   @{
  68:Drivers/CMSIS/Include/core_cm4.h ****  */
  69:Drivers/CMSIS/Include/core_cm4.h **** 
  70:Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Drivers/CMSIS/Include/core_cm4.h **** 
  76:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:Drivers/CMSIS/Include/core_cm4.h **** 
  78:Drivers/CMSIS/Include/core_cm4.h **** 
  79:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  80:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:Drivers/CMSIS/Include/core_cm4.h **** 
  84:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  85:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:Drivers/CMSIS/Include/core_cm4.h **** 
  89:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  90:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  93:Drivers/CMSIS/Include/core_cm4.h **** 
  94:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
  95:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:Drivers/CMSIS/Include/core_cm4.h **** 
  98:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  99:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:Drivers/CMSIS/Include/core_cm4.h **** 
 103:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 104:Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 105:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 108:Drivers/CMSIS/Include/core_cm4.h **** 
 109:Drivers/CMSIS/Include/core_cm4.h **** #endif
 110:Drivers/CMSIS/Include/core_cm4.h **** 
 111:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 113:Drivers/CMSIS/Include/core_cm4.h **** */
 114:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 115:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 116:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:Drivers/CMSIS/Include/core_cm4.h ****     #else
 119:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 122:Drivers/CMSIS/Include/core_cm4.h ****   #else
ARM GAS  /tmp/ccOjaZRP.s 			page 32


 123:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 125:Drivers/CMSIS/Include/core_cm4.h **** 
 126:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:Drivers/CMSIS/Include/core_cm4.h ****     #else
 131:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 134:Drivers/CMSIS/Include/core_cm4.h ****   #else
 135:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 137:Drivers/CMSIS/Include/core_cm4.h **** 
 138:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 139:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 140:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 141:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 142:Drivers/CMSIS/Include/core_cm4.h ****     #else
 143:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 144:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 145:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 146:Drivers/CMSIS/Include/core_cm4.h ****   #else
 147:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 148:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm4.h **** 
 150:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 151:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 152:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 153:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 154:Drivers/CMSIS/Include/core_cm4.h ****     #else
 155:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 156:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 157:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 158:Drivers/CMSIS/Include/core_cm4.h ****   #else
 159:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 160:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 163:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 164:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 165:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 166:Drivers/CMSIS/Include/core_cm4.h ****     #else
 167:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 168:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 169:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 170:Drivers/CMSIS/Include/core_cm4.h ****   #else
 171:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 172:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 173:Drivers/CMSIS/Include/core_cm4.h **** 
 174:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 175:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 176:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 177:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 178:Drivers/CMSIS/Include/core_cm4.h ****     #else
 179:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  /tmp/ccOjaZRP.s 			page 33


 180:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 181:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 182:Drivers/CMSIS/Include/core_cm4.h ****   #else
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 184:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 185:Drivers/CMSIS/Include/core_cm4.h **** #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 188:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 189:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 190:Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmSimd.h>                 /* Compiler specific SIMD Intrinsics               */
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 193:Drivers/CMSIS/Include/core_cm4.h **** }
 194:Drivers/CMSIS/Include/core_cm4.h **** #endif
 195:Drivers/CMSIS/Include/core_cm4.h **** 
 196:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 197:Drivers/CMSIS/Include/core_cm4.h **** 
 198:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 199:Drivers/CMSIS/Include/core_cm4.h **** 
 200:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 201:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 202:Drivers/CMSIS/Include/core_cm4.h **** 
 203:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 204:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 205:Drivers/CMSIS/Include/core_cm4.h **** #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 208:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 209:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 210:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 211:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 212:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 213:Drivers/CMSIS/Include/core_cm4.h **** 
 214:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 215:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 216:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 217:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 218:Drivers/CMSIS/Include/core_cm4.h **** 
 219:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 220:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 221:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 222:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 225:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 226:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 227:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 230:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 231:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 232:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 233:Drivers/CMSIS/Include/core_cm4.h **** #endif
 234:Drivers/CMSIS/Include/core_cm4.h **** 
 235:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 236:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccOjaZRP.s 			page 34


 237:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 238:Drivers/CMSIS/Include/core_cm4.h **** 
 239:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 240:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 241:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 242:Drivers/CMSIS/Include/core_cm4.h **** */
 243:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 244:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 245:Drivers/CMSIS/Include/core_cm4.h **** #else
 246:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 247:Drivers/CMSIS/Include/core_cm4.h **** #endif
 248:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 249:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 250:Drivers/CMSIS/Include/core_cm4.h **** 
 251:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 252:Drivers/CMSIS/Include/core_cm4.h **** 
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** 
 255:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 256:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 257:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 258:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 259:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 260:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 261:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 262:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 263:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 264:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 265:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 266:Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 267:Drivers/CMSIS/Include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 268:Drivers/CMSIS/Include/core_cm4.h **** */
 269:Drivers/CMSIS/Include/core_cm4.h **** 
 270:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 271:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 272:Drivers/CMSIS/Include/core_cm4.h ****     \brief  Core Register type definitions.
 273:Drivers/CMSIS/Include/core_cm4.h ****   @{
 274:Drivers/CMSIS/Include/core_cm4.h ****  */
 275:Drivers/CMSIS/Include/core_cm4.h **** 
 276:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 277:Drivers/CMSIS/Include/core_cm4.h ****  */
 278:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 279:Drivers/CMSIS/Include/core_cm4.h **** {
 280:Drivers/CMSIS/Include/core_cm4.h ****   struct
 281:Drivers/CMSIS/Include/core_cm4.h ****   {
 282:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 283:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 284:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 285:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 286:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 287:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 288:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 289:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 290:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 291:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 292:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 293:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 35


 294:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 295:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** 
 298:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 299:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 300:Drivers/CMSIS/Include/core_cm4.h **** 
 301:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 302:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 303:Drivers/CMSIS/Include/core_cm4.h **** 
 304:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 305:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 306:Drivers/CMSIS/Include/core_cm4.h **** 
 307:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 308:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 309:Drivers/CMSIS/Include/core_cm4.h **** 
 310:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16                                             /*!< APSR
 311:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** 
 314:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 322:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 323:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 324:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 325:Drivers/CMSIS/Include/core_cm4.h **** 
 326:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 327:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 328:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 329:Drivers/CMSIS/Include/core_cm4.h **** 
 330:Drivers/CMSIS/Include/core_cm4.h **** 
 331:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 332:Drivers/CMSIS/Include/core_cm4.h ****  */
 333:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 334:Drivers/CMSIS/Include/core_cm4.h **** {
 335:Drivers/CMSIS/Include/core_cm4.h ****   struct
 336:Drivers/CMSIS/Include/core_cm4.h ****   {
 337:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 338:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 339:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 340:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 341:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 342:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 343:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 344:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 345:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 346:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 347:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 348:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 349:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 350:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
ARM GAS  /tmp/ccOjaZRP.s 			page 36


 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** 
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** 
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** 
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** 
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** 
 371:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 372:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 373:Drivers/CMSIS/Include/core_cm4.h **** 
 374:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16                                             /*!< xPSR
 375:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 376:Drivers/CMSIS/Include/core_cm4.h **** 
 377:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 378:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 379:Drivers/CMSIS/Include/core_cm4.h **** 
 380:Drivers/CMSIS/Include/core_cm4.h **** 
 381:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 382:Drivers/CMSIS/Include/core_cm4.h ****  */
 383:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 384:Drivers/CMSIS/Include/core_cm4.h **** {
 385:Drivers/CMSIS/Include/core_cm4.h ****   struct
 386:Drivers/CMSIS/Include/core_cm4.h ****   {
 387:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 388:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 389:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 390:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 391:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 392:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 393:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2                                             /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 398:Drivers/CMSIS/Include/core_cm4.h **** 
 399:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 400:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 401:Drivers/CMSIS/Include/core_cm4.h **** 
 402:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 403:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 404:Drivers/CMSIS/Include/core_cm4.h **** 
 405:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 406:Drivers/CMSIS/Include/core_cm4.h **** 
 407:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 37


 408:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 409:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 410:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 411:Drivers/CMSIS/Include/core_cm4.h ****   @{
 412:Drivers/CMSIS/Include/core_cm4.h ****  */
 413:Drivers/CMSIS/Include/core_cm4.h **** 
 414:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 415:Drivers/CMSIS/Include/core_cm4.h ****  */
 416:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 417:Drivers/CMSIS/Include/core_cm4.h **** {
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 419:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 421:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 422:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 423:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 424:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 425:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 426:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 427:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 428:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 429:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 430:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 431:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 432:Drivers/CMSIS/Include/core_cm4.h **** 
 433:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 434:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 435:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 438:Drivers/CMSIS/Include/core_cm4.h **** 
 439:Drivers/CMSIS/Include/core_cm4.h **** 
 440:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 441:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 442:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 443:Drivers/CMSIS/Include/core_cm4.h ****   @{
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** 
 446:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 447:Drivers/CMSIS/Include/core_cm4.h ****  */
 448:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm4.h **** {
 450:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 464:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
ARM GAS  /tmp/ccOjaZRP.s 			page 38


 465:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 466:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 467:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 468:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 469:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 470:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 471:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 472:Drivers/CMSIS/Include/core_cm4.h **** 
 473:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** 
 489:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
ARM GAS  /tmp/ccOjaZRP.s 			page 39


 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** 
 524:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** 
 546:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** 
 556:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** 
 575:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 40


 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** 
 618:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** 
 628:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
ARM GAS  /tmp/ccOjaZRP.s 			page 41


 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** 
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 655:Drivers/CMSIS/Include/core_cm4.h **** 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 658:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 659:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 660:Drivers/CMSIS/Include/core_cm4.h ****   @{
 661:Drivers/CMSIS/Include/core_cm4.h ****  */
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 664:Drivers/CMSIS/Include/core_cm4.h ****  */
 665:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 666:Drivers/CMSIS/Include/core_cm4.h **** {
 667:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 668:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 669:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 670:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 671:Drivers/CMSIS/Include/core_cm4.h **** 
 672:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 682:Drivers/CMSIS/Include/core_cm4.h **** 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 685:Drivers/CMSIS/Include/core_cm4.h **** 
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
ARM GAS  /tmp/ccOjaZRP.s 			page 42


 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 696:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 697:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 698:Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:Drivers/CMSIS/Include/core_cm4.h ****  */
 700:Drivers/CMSIS/Include/core_cm4.h **** 
 701:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 702:Drivers/CMSIS/Include/core_cm4.h ****  */
 703:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 704:Drivers/CMSIS/Include/core_cm4.h **** {
 705:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 706:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 707:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 708:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 709:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 712:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 713:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 714:Drivers/CMSIS/Include/core_cm4.h **** 
 715:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 716:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm4.h **** 
 718:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 719:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 722:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 723:Drivers/CMSIS/Include/core_cm4.h **** 
 724:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 725:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 726:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 727:Drivers/CMSIS/Include/core_cm4.h **** 
 728:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 729:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 730:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 731:Drivers/CMSIS/Include/core_cm4.h **** 
 732:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 735:Drivers/CMSIS/Include/core_cm4.h **** 
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 743:Drivers/CMSIS/Include/core_cm4.h **** 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 746:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 747:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 748:Drivers/CMSIS/Include/core_cm4.h ****   @{
 749:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccOjaZRP.s 			page 43


 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 752:Drivers/CMSIS/Include/core_cm4.h ****  */
 753:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 754:Drivers/CMSIS/Include/core_cm4.h **** {
 755:Drivers/CMSIS/Include/core_cm4.h ****   __O  union
 756:Drivers/CMSIS/Include/core_cm4.h ****   {
 757:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 758:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 759:Drivers/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 760:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 761:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 763:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 765:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 767:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[29];
 768:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 769:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 770:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 771:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[43];
 772:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 773:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 774:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[6];
 775:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 777:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 778:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 779:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 780:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 781:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 782:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 783:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 784:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 785:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 786:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 787:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 791:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 804:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
ARM GAS  /tmp/ccOjaZRP.s 			page 44


 807:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 808:Drivers/CMSIS/Include/core_cm4.h **** 
 809:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 811:Drivers/CMSIS/Include/core_cm4.h **** 
 812:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 814:Drivers/CMSIS/Include/core_cm4.h **** 
 815:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 816:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm4.h **** 
 818:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 819:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm4.h **** 
 821:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 822:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 823:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm4.h **** 
 825:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 826:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 827:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 828:Drivers/CMSIS/Include/core_cm4.h **** 
 829:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 830:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 831:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 832:Drivers/CMSIS/Include/core_cm4.h **** 
 833:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 834:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 836:Drivers/CMSIS/Include/core_cm4.h **** 
 837:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 838:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 839:Drivers/CMSIS/Include/core_cm4.h **** 
 840:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 841:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 842:Drivers/CMSIS/Include/core_cm4.h **** 
 843:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 844:Drivers/CMSIS/Include/core_cm4.h **** 
 845:Drivers/CMSIS/Include/core_cm4.h **** 
 846:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 848:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 849:Drivers/CMSIS/Include/core_cm4.h ****   @{
 850:Drivers/CMSIS/Include/core_cm4.h ****  */
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 853:Drivers/CMSIS/Include/core_cm4.h ****  */
 854:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 855:Drivers/CMSIS/Include/core_cm4.h **** {
 856:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 857:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 858:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 859:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 860:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 861:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 862:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 863:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
ARM GAS  /tmp/ccOjaZRP.s 			page 45


 864:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 865:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 866:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 867:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 868:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 869:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 870:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 871:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[1];
 872:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 873:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 874:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 875:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[1];
 876:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 877:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 878:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 879:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 883:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 886:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 889:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 892:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 895:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 896:Drivers/CMSIS/Include/core_cm4.h **** 
 897:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 898:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 899:Drivers/CMSIS/Include/core_cm4.h **** 
 900:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 901:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 904:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 905:Drivers/CMSIS/Include/core_cm4.h **** 
 906:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 907:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 908:Drivers/CMSIS/Include/core_cm4.h **** 
 909:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 910:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 911:Drivers/CMSIS/Include/core_cm4.h **** 
 912:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 913:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 914:Drivers/CMSIS/Include/core_cm4.h **** 
 915:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 916:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 917:Drivers/CMSIS/Include/core_cm4.h **** 
 918:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 919:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 920:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 46


 921:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 922:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 923:Drivers/CMSIS/Include/core_cm4.h **** 
 924:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 925:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 926:Drivers/CMSIS/Include/core_cm4.h **** 
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 939:Drivers/CMSIS/Include/core_cm4.h **** 
 940:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 951:Drivers/CMSIS/Include/core_cm4.h **** 
 952:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 963:Drivers/CMSIS/Include/core_cm4.h **** 
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 966:Drivers/CMSIS/Include/core_cm4.h **** 
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 969:Drivers/CMSIS/Include/core_cm4.h **** 
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 972:Drivers/CMSIS/Include/core_cm4.h **** 
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 975:Drivers/CMSIS/Include/core_cm4.h **** 
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
ARM GAS  /tmp/ccOjaZRP.s 			page 47


 978:Drivers/CMSIS/Include/core_cm4.h **** 
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 981:Drivers/CMSIS/Include/core_cm4.h **** 
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 987:Drivers/CMSIS/Include/core_cm4.h **** 
 988:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** 
 991:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 992:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 993:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 994:Drivers/CMSIS/Include/core_cm4.h ****   @{
 995:Drivers/CMSIS/Include/core_cm4.h ****  */
 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 998:Drivers/CMSIS/Include/core_cm4.h ****  */
 999:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1000:Drivers/CMSIS/Include/core_cm4.h **** {
1001:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1002:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1003:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[2];
1004:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1005:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[55];
1006:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1007:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[131];
1008:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1009:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1010:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1011:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[759];
1012:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1013:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1014:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1015:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[1];
1016:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1017:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1018:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1019:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[39];
1020:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1021:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1022:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED7[8];
1023:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1024:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1025:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1028:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
1029:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1030:Drivers/CMSIS/Include/core_cm4.h **** 
1031:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1032:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
1033:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1034:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 48


1035:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1036:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
1037:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
1040:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
1043:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
1046:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1049:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
1050:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1051:Drivers/CMSIS/Include/core_cm4.h **** 
1052:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
1053:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1054:Drivers/CMSIS/Include/core_cm4.h **** 
1055:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1056:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1057:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1058:Drivers/CMSIS/Include/core_cm4.h **** 
1059:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1060:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1061:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm4.h **** 
1063:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1064:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm4.h **** 
1066:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1067:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1068:Drivers/CMSIS/Include/core_cm4.h **** 
1069:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1070:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1071:Drivers/CMSIS/Include/core_cm4.h **** 
1072:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm4.h **** 
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1080:Drivers/CMSIS/Include/core_cm4.h **** 
1081:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1082:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1084:Drivers/CMSIS/Include/core_cm4.h **** 
1085:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 49


1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/Include/core_cm4.h **** 
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1137:Drivers/CMSIS/Include/core_cm4.h **** 
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/Include/core_cm4.h **** 
1141:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1145:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1146:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1147:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1148:Drivers/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  /tmp/ccOjaZRP.s 			page 50


1149:Drivers/CMSIS/Include/core_cm4.h ****  */
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1152:Drivers/CMSIS/Include/core_cm4.h ****  */
1153:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1154:Drivers/CMSIS/Include/core_cm4.h **** {
1155:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1156:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1157:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1158:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1159:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1160:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1161:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1162:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1163:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1164:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1165:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1166:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1167:Drivers/CMSIS/Include/core_cm4.h **** 
1168:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
1169:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1170:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1173:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
1179:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1181:Drivers/CMSIS/Include/core_cm4.h **** 
1182:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1184:Drivers/CMSIS/Include/core_cm4.h **** 
1185:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1187:Drivers/CMSIS/Include/core_cm4.h **** 
1188:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
1189:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1194:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1197:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1200:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 51


1206:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1210:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1213:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1214:Drivers/CMSIS/Include/core_cm4.h **** 
1215:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1216:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm4.h **** 
1218:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1219:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm4.h **** 
1221:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1222:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm4.h **** 
1224:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1225:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm4.h **** 
1227:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** 
1233:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1234:Drivers/CMSIS/Include/core_cm4.h **** #endif
1235:Drivers/CMSIS/Include/core_cm4.h **** 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1238:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1239:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1240:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1241:Drivers/CMSIS/Include/core_cm4.h ****   @{
1242:Drivers/CMSIS/Include/core_cm4.h ****  */
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1245:Drivers/CMSIS/Include/core_cm4.h ****  */
1246:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1247:Drivers/CMSIS/Include/core_cm4.h **** {
1248:Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
1249:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1250:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1251:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1252:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1253:Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1254:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1255:Drivers/CMSIS/Include/core_cm4.h **** 
1256:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
1257:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1258:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1261:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1262:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 52


1263:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1264:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1265:Drivers/CMSIS/Include/core_cm4.h **** 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1267:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1268:Drivers/CMSIS/Include/core_cm4.h **** 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1270:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1271:Drivers/CMSIS/Include/core_cm4.h **** 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1273:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1274:Drivers/CMSIS/Include/core_cm4.h **** 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1276:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1279:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1282:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
1285:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1286:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1287:Drivers/CMSIS/Include/core_cm4.h **** 
1288:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1289:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1290:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1293:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1296:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1299:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1300:Drivers/CMSIS/Include/core_cm4.h **** 
1301:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
1302:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1303:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1306:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1309:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1310:Drivers/CMSIS/Include/core_cm4.h **** 
1311:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1312:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1313:Drivers/CMSIS/Include/core_cm4.h **** 
1314:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1315:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1316:Drivers/CMSIS/Include/core_cm4.h **** 
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1318:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1319:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 53


1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1322:Drivers/CMSIS/Include/core_cm4.h **** 
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1325:Drivers/CMSIS/Include/core_cm4.h **** 
1326:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1340:Drivers/CMSIS/Include/core_cm4.h **** #endif
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1344:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1345:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1346:Drivers/CMSIS/Include/core_cm4.h ****   @{
1347:Drivers/CMSIS/Include/core_cm4.h ****  */
1348:Drivers/CMSIS/Include/core_cm4.h **** 
1349:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1350:Drivers/CMSIS/Include/core_cm4.h ****  */
1351:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1352:Drivers/CMSIS/Include/core_cm4.h **** {
1353:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1354:Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1355:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1356:Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1357:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
1360:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1361:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1362:Drivers/CMSIS/Include/core_cm4.h **** 
1363:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1364:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1365:Drivers/CMSIS/Include/core_cm4.h **** 
1366:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1367:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1370:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1373:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1376:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
ARM GAS  /tmp/ccOjaZRP.s 			page 54


1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1379:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1382:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1385:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1388:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1391:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1394:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
1397:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1398:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1401:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1404:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1405:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1406:Drivers/CMSIS/Include/core_cm4.h **** 
1407:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1408:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1411:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1412:Drivers/CMSIS/Include/core_cm4.h **** 
1413:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1414:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1415:Drivers/CMSIS/Include/core_cm4.h **** 
1416:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1417:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1418:Drivers/CMSIS/Include/core_cm4.h **** 
1419:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1420:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1423:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1424:Drivers/CMSIS/Include/core_cm4.h **** 
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccOjaZRP.s 			page 55


1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1447:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1448:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1449:Drivers/CMSIS/Include/core_cm4.h ****   @{
1450:Drivers/CMSIS/Include/core_cm4.h ****  */
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1453:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1454:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1455:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1456:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1459:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1460:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1461:Drivers/CMSIS/Include/core_cm4.h **** 
1462:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1464:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1465:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1466:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1467:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1468:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1470:Drivers/CMSIS/Include/core_cm4.h **** 
1471:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1472:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1473:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1474:Drivers/CMSIS/Include/core_cm4.h **** #endif
1475:Drivers/CMSIS/Include/core_cm4.h **** 
1476:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1477:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1478:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1479:Drivers/CMSIS/Include/core_cm4.h **** #endif
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** 
1485:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1486:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1487:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1488:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1489:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1490:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
ARM GAS  /tmp/ccOjaZRP.s 			page 56


1491:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1492:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1493:Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1494:Drivers/CMSIS/Include/core_cm4.h **** */
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** 
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1499:Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1500:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1501:Drivers/CMSIS/Include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1502:Drivers/CMSIS/Include/core_cm4.h ****     @{
1503:Drivers/CMSIS/Include/core_cm4.h ****  */
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1508:Drivers/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1509:Drivers/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1510:Drivers/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1511:Drivers/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1514:Drivers/CMSIS/Include/core_cm4.h ****  */
1515:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1516:Drivers/CMSIS/Include/core_cm4.h **** {
1517:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1518:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1521:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1522:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1523:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1524:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1525:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1526:Drivers/CMSIS/Include/core_cm4.h **** }
1527:Drivers/CMSIS/Include/core_cm4.h **** 
1528:Drivers/CMSIS/Include/core_cm4.h **** 
1529:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1532:Drivers/CMSIS/Include/core_cm4.h **** 
1533:Drivers/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1534:Drivers/CMSIS/Include/core_cm4.h ****  */
1535:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1536:Drivers/CMSIS/Include/core_cm4.h **** {
1537:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1538:Drivers/CMSIS/Include/core_cm4.h **** }
1539:Drivers/CMSIS/Include/core_cm4.h **** 
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1546:Drivers/CMSIS/Include/core_cm4.h ****  */
1547:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/ccOjaZRP.s 			page 57


1548:Drivers/CMSIS/Include/core_cm4.h **** {
1549:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1550:Drivers/CMSIS/Include/core_cm4.h **** }
1551:Drivers/CMSIS/Include/core_cm4.h **** 
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1554:Drivers/CMSIS/Include/core_cm4.h **** 
1555:Drivers/CMSIS/Include/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1556:Drivers/CMSIS/Include/core_cm4.h **** 
1557:Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1558:Drivers/CMSIS/Include/core_cm4.h ****  */
1559:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 976              		.loc 2 1559 22 view .LVU260
 977              	.LBB14:
1560:Drivers/CMSIS/Include/core_cm4.h **** {
1561:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 978              		.loc 2 1561 3 view .LVU261
 979              		.loc 2 1561 50 is_stmt 0 view .LVU262
 980 001c 1C4B     		ldr	r3, .L83+16
 981 001e 4FF40002 		mov	r2, #8388608
 982 0022 C3F88020 		str	r2, [r3, #128]
 983              	.LVL40:
 984              		.loc 2 1561 50 view .LVU263
 985              	.LBE14:
 986              	.LBE13:
 471:Lib/ssc_app/src/ecatappl.c **** 
 987              		.loc 1 471 13 is_stmt 1 view .LVU264
 988 0026 FFF7FEFF 		bl	ECAT_Application
 989              	.LVL41:
 473:Lib/ssc_app/src/ecatappl.c ****             {
 990              		.loc 1 473 13 view .LVU265
 473:Lib/ssc_app/src/ecatappl.c ****             {
 991              		.loc 1 473 18 is_stmt 0 view .LVU266
 992 002a 1A4B     		ldr	r3, .L83+20
 993 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 473:Lib/ssc_app/src/ecatappl.c ****             {
 994              		.loc 1 473 16 view .LVU267
 995 002e 23BB     		cbnz	r3, .L82
 996              	.L79:
 478:Lib/ssc_app/src/ecatappl.c ****         }
 997              		.loc 1 478 13 is_stmt 1 view .LVU268
 998              	.LVL42:
 999              	.LBB15:
 1000              	.LBI15:
1547:Drivers/CMSIS/Include/core_cm4.h **** {
 1001              		.loc 2 1547 22 view .LVU269
 1002              	.LBB16:
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1003              		.loc 2 1549 3 view .LVU270
1549:Drivers/CMSIS/Include/core_cm4.h **** }
 1004              		.loc 2 1549 50 is_stmt 0 view .LVU271
 1005 0030 174B     		ldr	r3, .L83+16
 1006 0032 4FF40002 		mov	r2, #8388608
 1007 0036 1A60     		str	r2, [r3]
 1008              	.LVL43:
 1009              	.L76:
1549:Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  /tmp/ccOjaZRP.s 			page 58


 1010              		.loc 2 1549 50 view .LVU272
 1011              	.LBE16:
 1012              	.LBE15:
 495:Lib/ssc_app/src/ecatappl.c **** 
 1013              		.loc 1 495 9 is_stmt 1 view .LVU273
 1014 0038 FFF7FEFF 		bl	ECAT_Main
 1015              	.LVL44:
 498:Lib/ssc_app/src/ecatappl.c ****        CheckIfEcatError();
 1016              		.loc 1 498 8 view .LVU274
 1017 003c FFF7FEFF 		bl	COE_Main
 1018              	.LVL45:
 499:Lib/ssc_app/src/ecatappl.c **** 
 1019              		.loc 1 499 8 view .LVU275
 1020 0040 FFF7FEFF 		bl	CheckIfEcatError
 1021              	.LVL46:
 1022              	.L73:
 501:Lib/ssc_app/src/ecatappl.c **** 
 1023              		.loc 1 501 1 is_stmt 0 view .LVU276
 1024 0044 08BD     		pop	{r3, pc}
 1025              	.L81:
 1026              	.LBB17:
 446:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 1027              		.loc 1 446 17 is_stmt 1 view .LVU277
 446:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 1028              		.loc 1 446 34 is_stmt 0 view .LVU278
 1029 0046 FFF7FEFF 		bl	HW_GetALEventRegister
 1030              	.LVL47:
 447:Lib/ssc_app/src/ecatappl.c **** 
 1031              		.loc 1 447 17 is_stmt 1 view .LVU279
 449:Lib/ssc_app/src/ecatappl.c ****                 {
 1032              		.loc 1 449 17 view .LVU280
 449:Lib/ssc_app/src/ecatappl.c ****                 {
 1033              		.loc 1 449 20 is_stmt 0 view .LVU281
 1034 004a 10F4806F 		tst	r0, #1024
 1035 004e 09D0     		beq	.L78
 452:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 1036              		.loc 1 452 21 is_stmt 1 view .LVU282
 452:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 1037              		.loc 1 452 47 is_stmt 0 view .LVU283
 1038 0050 0D4B     		ldr	r3, .L83+8
 1039 0052 0122     		movs	r2, #1
 1040 0054 1A70     		strb	r2, [r3]
 453:Lib/ssc_app/src/ecatappl.c ****                     {
 1041              		.loc 1 453 21 is_stmt 1 view .LVU284
 453:Lib/ssc_app/src/ecatappl.c ****                     {
 1042              		.loc 1 453 26 is_stmt 0 view .LVU285
 1043 0056 104B     		ldr	r3, .L83+24
 1044 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 453:Lib/ssc_app/src/ecatappl.c ****                     {
 1045              		.loc 1 453 24 view .LVU286
 1046 005a 002B     		cmp	r3, #0
 1047 005c DED0     		beq	.L77
 456:Lib/ssc_app/src/ecatappl.c ****                     }
 1048              		.loc 1 456 25 is_stmt 1 view .LVU287
 1049 005e FFF7FEFF 		bl	PDO_OutputMapping
 1050              	.LVL48:
 456:Lib/ssc_app/src/ecatappl.c ****                     }
ARM GAS  /tmp/ccOjaZRP.s 			page 59


 1051              		.loc 1 456 25 is_stmt 0 view .LVU288
 1052 0062 DBE7     		b	.L77
 1053              	.LVL49:
 1054              	.L78:
 459:Lib/ssc_app/src/ecatappl.c ****                 {
 1055              		.loc 1 459 22 is_stmt 1 view .LVU289
 459:Lib/ssc_app/src/ecatappl.c ****                 {
 1056              		.loc 1 459 41 is_stmt 0 view .LVU290
 1057 0064 0D4B     		ldr	r3, .L83+28
 1058 0066 1B88     		ldrh	r3, [r3]
 459:Lib/ssc_app/src/ecatappl.c ****                 {
 1059              		.loc 1 459 25 view .LVU291
 1060 0068 002B     		cmp	r3, #0
 1061 006a D7D1     		bne	.L77
 462:Lib/ssc_app/src/ecatappl.c ****                     {
 1062              		.loc 1 462 21 is_stmt 1 view .LVU292
 462:Lib/ssc_app/src/ecatappl.c ****                     {
 1063              		.loc 1 462 24 is_stmt 0 view .LVU293
 1064 006c 10F4006F 		tst	r0, #2048
 1065 0070 D4D0     		beq	.L77
 465:Lib/ssc_app/src/ecatappl.c ****                     }
 1066              		.loc 1 465 25 is_stmt 1 view .LVU294
 465:Lib/ssc_app/src/ecatappl.c ****                     }
 1067              		.loc 1 465 51 is_stmt 0 view .LVU295
 1068 0072 054B     		ldr	r3, .L83+8
 1069 0074 0122     		movs	r2, #1
 1070 0076 1A70     		strb	r2, [r3]
 1071 0078 D0E7     		b	.L77
 1072              	.LVL50:
 1073              	.L82:
 465:Lib/ssc_app/src/ecatappl.c ****                     }
 1074              		.loc 1 465 51 view .LVU296
 1075              	.LBE17:
 476:Lib/ssc_app/src/ecatappl.c ****             }
 1076              		.loc 1 476 17 is_stmt 1 view .LVU297
 1077 007a FFF7FEFF 		bl	PDO_InputMapping
 1078              	.LVL51:
 1079 007e D7E7     		b	.L79
 1080              	.L84:
 1081              		.align	2
 1082              	.L83:
 1083 0080 00000000 		.word	.LANCHOR5
 1084 0084 00000000 		.word	bEscIntEnabled
 1085 0088 00000000 		.word	bEcatFirstOutputsReceived
 1086 008c 00000000 		.word	bDcSyncActive
 1087 0090 00E100E0 		.word	-536813312
 1088 0094 00000000 		.word	bEcatInputUpdateRunning
 1089 0098 00000000 		.word	bEcatOutputUpdateRunning
 1090 009c 00000000 		.word	nPdOutputSize
 1091              		.cfi_endproc
 1092              	.LFE131:
 1094              		.global	bInitFinished
 1095              		.global	aPdInputData
 1096              		.global	aPdOutputData
 1097              		.global	bCycleTimeMeasurementStarted
 1098              		.global	StartTimerCnt
 1099              		.global	u16BusCycleCntMs
ARM GAS  /tmp/ccOjaZRP.s 			page 60


 1100              		.global	pAPPL_EEPROM_Reload
 1101              		.global	pAPPL_EEPROM_Write
 1102              		.global	pAPPL_EEPROM_Read
 1103              		.global	bRunApplication
 1104              		.global	bEtherCATErrorLed
 1105              		.global	bEtherCATRunLed
 1106              		.global	bEcatWaitForInputUpdate
 1107              		.section	.bss.StartTimerCnt,"aw",%nobits
 1108              		.align	2
 1109              		.set	.LANCHOR4,. + 0
 1112              	StartTimerCnt:
 1113 0000 00000000 		.space	4
 1114              		.section	.bss.aPdInputData,"aw",%nobits
 1115              		.align	2
 1116              		.set	.LANCHOR0,. + 0
 1119              	aPdInputData:
 1120 0000 00000000 		.space	68
 1120      00000000 
 1120      00000000 
 1120      00000000 
 1120      00000000 
 1121              		.section	.bss.aPdOutputData,"aw",%nobits
 1122              		.align	2
 1123              		.set	.LANCHOR1,. + 0
 1126              	aPdOutputData:
 1127 0000 00000000 		.space	68
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1128              		.section	.bss.bCycleTimeMeasurementStarted,"aw",%nobits
 1129              		.set	.LANCHOR3,. + 0
 1132              	bCycleTimeMeasurementStarted:
 1133 0000 00       		.space	1
 1134              		.section	.bss.bEcatWaitForInputUpdate,"aw",%nobits
 1137              	bEcatWaitForInputUpdate:
 1138 0000 00       		.space	1
 1139              		.section	.bss.bEtherCATErrorLed,"aw",%nobits
 1142              	bEtherCATErrorLed:
 1143 0000 00       		.space	1
 1144              		.section	.bss.bEtherCATRunLed,"aw",%nobits
 1147              	bEtherCATRunLed:
 1148 0000 00       		.space	1
 1149              		.section	.bss.bInitFinished,"aw",%nobits
 1150              		.set	.LANCHOR5,. + 0
 1153              	bInitFinished:
 1154 0000 00       		.space	1
 1155              		.section	.bss.bRunApplication,"aw",%nobits
 1158              	bRunApplication:
 1159 0000 00       		.space	1
 1160              		.section	.bss.pAPPL_EEPROM_Read,"aw",%nobits
 1161              		.align	2
 1164              	pAPPL_EEPROM_Read:
 1165 0000 00000000 		.space	4
 1166              		.section	.bss.pAPPL_EEPROM_Reload,"aw",%nobits
 1167              		.align	2
 1170              	pAPPL_EEPROM_Reload:
ARM GAS  /tmp/ccOjaZRP.s 			page 61


 1171 0000 00000000 		.space	4
 1172              		.section	.bss.pAPPL_EEPROM_Write,"aw",%nobits
 1173              		.align	2
 1176              	pAPPL_EEPROM_Write:
 1177 0000 00000000 		.space	4
 1178              		.section	.bss.u16BusCycleCntMs,"aw",%nobits
 1179              		.align	1
 1180              		.set	.LANCHOR2,. + 0
 1183              	u16BusCycleCntMs:
 1184 0000 0000     		.space	2
 1185              		.text
 1186              	.Letext0:
 1187              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1188              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1189              		.file 5 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1190              		.file 6 "Lib/ssc/include/ecatslv.h"
 1191              		.file 7 "Lib/ssc_app/include/ecatappl.h"
 1192              		.file 8 "Lib/ssc/include/objdef.h"
 1193              		.file 9 "Lib/ssc/include/applInterface.h"
 1194              		.file 10 "Lib/ssc_app/include/el9800appl.h"
 1195              		.file 11 "Lib/ssc/include/el9800hw.h"
 1196              		.file 12 "Lib/ssc_app/include/coeappl.h"
 1197              		.file 13 "Lib/bsp/include/RST.h"
ARM GAS  /tmp/ccOjaZRP.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ecatappl.c
     /tmp/ccOjaZRP.s:20     .text.PDO_InputMapping:0000000000000000 $t
     /tmp/ccOjaZRP.s:26     .text.PDO_InputMapping:0000000000000000 PDO_InputMapping
     /tmp/ccOjaZRP.s:55     .text.PDO_InputMapping:000000000000001c $d
     /tmp/ccOjaZRP.s:62     .text.PDO_OutputMapping:0000000000000000 $t
     /tmp/ccOjaZRP.s:68     .text.PDO_OutputMapping:0000000000000000 PDO_OutputMapping
     /tmp/ccOjaZRP.s:96     .text.PDO_OutputMapping:000000000000001c $d
     /tmp/ccOjaZRP.s:103    .text.ECAT_CheckTimer:0000000000000000 $t
     /tmp/ccOjaZRP.s:109    .text.ECAT_CheckTimer:0000000000000000 ECAT_CheckTimer
     /tmp/ccOjaZRP.s:158    .text.ECAT_CheckTimer:000000000000002c $d
     /tmp/ccOjaZRP.s:166    .text.HandleBusCycleCalculation:0000000000000000 $t
     /tmp/ccOjaZRP.s:172    .text.HandleBusCycleCalculation:0000000000000000 HandleBusCycleCalculation
     /tmp/ccOjaZRP.s:310    .text.HandleBusCycleCalculation:000000000000007c $d
     /tmp/ccOjaZRP.s:322    .text.Sync1_Isr:0000000000000000 $t
     /tmp/ccOjaZRP.s:328    .text.Sync1_Isr:0000000000000000 Sync1_Isr
     /tmp/ccOjaZRP.s:377    .text.Sync1_Isr:000000000000002c $d
     /tmp/ccOjaZRP.s:386    .text.MainInit:0000000000000000 $t
     /tmp/ccOjaZRP.s:392    .text.MainInit:0000000000000000 MainInit
     /tmp/ccOjaZRP.s:437    .text.MainInit:0000000000000024 $d
     /tmp/ccOjaZRP.s:445    .text.ECAT_Application:0000000000000000 $t
     /tmp/ccOjaZRP.s:451    .text.ECAT_Application:0000000000000000 ECAT_Application
     /tmp/ccOjaZRP.s:470    .text.PDI_Isr:0000000000000000 $t
     /tmp/ccOjaZRP.s:476    .text.PDI_Isr:0000000000000000 PDI_Isr
     /tmp/ccOjaZRP.s:684    .text.PDI_Isr:00000000000000e8 $d
     /tmp/ccOjaZRP.s:700    .text.Sync0_Isr:0000000000000000 $t
     /tmp/ccOjaZRP.s:706    .text.Sync0_Isr:0000000000000000 Sync0_Isr
     /tmp/ccOjaZRP.s:910    .text.Sync0_Isr:00000000000000d0 $d
     /tmp/ccOjaZRP.s:928    .text.MainLoop:0000000000000000 $t
     /tmp/ccOjaZRP.s:934    .text.MainLoop:0000000000000000 MainLoop
     /tmp/ccOjaZRP.s:1083   .text.MainLoop:0000000000000080 $d
     /tmp/ccOjaZRP.s:1153   .bss.bInitFinished:0000000000000000 bInitFinished
     /tmp/ccOjaZRP.s:1119   .bss.aPdInputData:0000000000000000 aPdInputData
     /tmp/ccOjaZRP.s:1126   .bss.aPdOutputData:0000000000000000 aPdOutputData
     /tmp/ccOjaZRP.s:1132   .bss.bCycleTimeMeasurementStarted:0000000000000000 bCycleTimeMeasurementStarted
     /tmp/ccOjaZRP.s:1112   .bss.StartTimerCnt:0000000000000000 StartTimerCnt
     /tmp/ccOjaZRP.s:1183   .bss.u16BusCycleCntMs:0000000000000000 u16BusCycleCntMs
     /tmp/ccOjaZRP.s:1170   .bss.pAPPL_EEPROM_Reload:0000000000000000 pAPPL_EEPROM_Reload
     /tmp/ccOjaZRP.s:1176   .bss.pAPPL_EEPROM_Write:0000000000000000 pAPPL_EEPROM_Write
     /tmp/ccOjaZRP.s:1164   .bss.pAPPL_EEPROM_Read:0000000000000000 pAPPL_EEPROM_Read
     /tmp/ccOjaZRP.s:1158   .bss.bRunApplication:0000000000000000 bRunApplication
     /tmp/ccOjaZRP.s:1142   .bss.bEtherCATErrorLed:0000000000000000 bEtherCATErrorLed
     /tmp/ccOjaZRP.s:1147   .bss.bEtherCATRunLed:0000000000000000 bEtherCATRunLed
     /tmp/ccOjaZRP.s:1137   .bss.bEcatWaitForInputUpdate:0000000000000000 bEcatWaitForInputUpdate
     /tmp/ccOjaZRP.s:1108   .bss.StartTimerCnt:0000000000000000 $d
     /tmp/ccOjaZRP.s:1115   .bss.aPdInputData:0000000000000000 $d
     /tmp/ccOjaZRP.s:1122   .bss.aPdOutputData:0000000000000000 $d
     /tmp/ccOjaZRP.s:1133   .bss.bCycleTimeMeasurementStarted:0000000000000000 $d
     /tmp/ccOjaZRP.s:1138   .bss.bEcatWaitForInputUpdate:0000000000000000 $d
     /tmp/ccOjaZRP.s:1143   .bss.bEtherCATErrorLed:0000000000000000 $d
     /tmp/ccOjaZRP.s:1148   .bss.bEtherCATRunLed:0000000000000000 $d
     /tmp/ccOjaZRP.s:1154   .bss.bInitFinished:0000000000000000 $d
     /tmp/ccOjaZRP.s:1159   .bss.bRunApplication:0000000000000000 $d
     /tmp/ccOjaZRP.s:1161   .bss.pAPPL_EEPROM_Read:0000000000000000 $d
     /tmp/ccOjaZRP.s:1167   .bss.pAPPL_EEPROM_Reload:0000000000000000 $d
     /tmp/ccOjaZRP.s:1173   .bss.pAPPL_EEPROM_Write:0000000000000000 $d
     /tmp/ccOjaZRP.s:1179   .bss.u16BusCycleCntMs:0000000000000000 $d
ARM GAS  /tmp/ccOjaZRP.s 			page 63



UNDEFINED SYMBOLS
APPL_InputMapping
HW_EscWriteIsr
nPdInputSize
nEscAddrInputData
HW_EscReadIsr
APPL_OutputMapping
nPdOutputSize
nEscAddrOutputData
DC_CheckWatchdog
sSyncManOutPar
bEcatWaitForAlControlRes
EsmTimeoutCounter
bDcSyncActive
bEscIntEnabled
sSyncManInPar
Sync1WdCounter
bEcatInputUpdateRunning
LatchInputSync0Counter
LatchInputSync0Value
ECAT_Init
COE_ObjInit
rst_setup
APPL_Application
HW_GetALEventRegister_Isr
bDcRunning
u16SmSync0Counter
bEcatFirstOutputsReceived
bEcatOutputUpdateRunning
u16dummy
Sync0WdCounter
u16SmSync0Value
sErrorSettings
ECAT_Main
COE_Main
CheckIfEcatError
HW_GetALEventRegister
