// Seed: 1156650112
module module_0;
  always begin : LABEL_0
    if (1 - id_1 - id_1 && id_1);
    id_2 = 1;
    id_1 = #1 -1;
    @(posedge id_2) id_1 = id_2;
  end
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0
);
  for (id_2 = id_0; 1; id_3 = id_0) wire id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply1 id_6, id_7 = 1'b0, id_8;
endmodule
module module_2;
  assign id_1 = 1'b0;
  tri1 id_2, id_3;
  assign id_1 = 1;
  assign id_2 = {1'b0, id_1, id_1};
endmodule
