{
  "design": {
    "design_info": {
      "boundary_crc": "0xBB49FA3214F99D4E",
      "device": "xc7z010clg400-1",
      "name": "processor",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "program_counter_0": "",
      "stage_DE_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "program_counter_0": {
        "vlnv": "xilinx.com:module_ref:program_counter:1.0",
        "xci_name": "processor_program_counter_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "program_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_en": {
            "direction": "I"
          },
          "next_PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rst_counter": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "stage_DE_0": {
        "vlnv": "xilinx.com:module_ref:stage_DE:1.0",
        "xci_name": "processor_stage_DE_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stage_DE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_en": {
            "direction": "I"
          },
          "rst_counter": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "branch_logic": {
            "direction": "I"
          },
          "hazard_logic": {
            "direction": "I"
          },
          "pc_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "control_branch_FD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "mux_reg_pc_alu_FD": {
            "direction": "I"
          },
          "mux_reg_descr_alu_FD": {
            "direction": "I"
          },
          "mux_output_FD": {
            "direction": "I"
          },
          "mux_reg_write_FD": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "control_mem_logic_FD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "control_alu_FD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "control_reg_writeenable_FD": {
            "direction": "I"
          },
          "reg_1_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_2_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "immediate_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instruction_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "control_branch_DE": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "mux_reg_pc_alu_DE": {
            "direction": "O"
          },
          "mux_reg_descr_alu_DE": {
            "direction": "O"
          },
          "mux_output_DE": {
            "direction": "O"
          },
          "mux_reg_write_DE": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "control_mem_logic_DE": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_alu_DE": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_reg_writeenable_DE": {
            "direction": "O"
          },
          "reg_1_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reg_2_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "immediate_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "instruction_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    }
  }
}