

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_be'
================================================================
* Date:           Tue Mar 27 10:00:47 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      3.93|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2058|  2058|  2058|  2058|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+
        |                                              |                                   |  Latency  |  Interval | Pipeline |
        |                   Instance                   |               Module              | min | max | min | max |   Type   |
        +----------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+
        |grp_filter_multop_operator_ap_fixed_s_fu_121  |filter_multop_operator_ap_fixed_s  |    7|    7|    1|    1| function |
        +----------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |- for_of_the_multi  |  2056|  2056|        10|          1|          1|  2048|    yes   |
        +--------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      31|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|      72|     126|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      28|
|Register         |        -|      -|     105|      12|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|     177|     197|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+-------+----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------------------------+-----------------------------------+---------+-------+----+-----+
    |grp_filter_multop_operator_ap_fixed_s_fu_121  |filter_multop_operator_ap_fixed_s  |        0|     16|  72|  126|
    +----------------------------------------------+-----------------------------------+---------+-------+----+-----+
    |Total                                         |                                   |        0|     16|  72|  126|
    +----------------------------------------------+-----------------------------------+---------+-------+----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_137_p2       |     +    |      0|  0|  12|          12|           1|
    |ap_sig_bdd_279      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_280      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_131_p2  |   icmp   |      0|  0|  13|          12|          13|
    |icmp_fu_169_p2      |   icmp   |      0|  0|   2|           3|           1|
    |ap_sig_bdd_133      |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_66       |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  31|          31|          19|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it9        |   1|          2|    1|          2|
    |ap_sig_ioackin_out_r_ap_ack  |   1|          2|    1|          2|
    |coefs_ce0                    |   1|          2|    1|          2|
    |i_phi_fu_112_p4              |  12|          2|   12|         24|
    |i_reg_108                    |  12|          2|   12|         24|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  28|         14|   28|         58|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   3|   0|    3|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |ap_reg_ioackin_out_r_ap_ack                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                                               |   1|   0|    1|          0|
    |exitcond_reg_195                                                    |   1|   0|    1|          0|
    |grp_filter_multop_operator_ap_fixed_s_fu_121_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_199                                                         |  12|   0|   12|          0|
    |i_reg_108                                                           |  12|   0|   12|          0|
    |p_0_reg_208                                                         |  32|   0|   32|          0|
    |p_1_reg_213                                                         |  32|   0|   32|          0|
    |i_reg_108                                                           |   0|  12|   12|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 105|  12|  117|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_be | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_be | return value |
|ap_start             |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_be | return value |
|ap_done              | out |    1| ap_ctrl_hs | filter_top_dummy_proc_be | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_be | return value |
|ap_idle              | out |    1| ap_ctrl_hs | filter_top_dummy_proc_be | return value |
|ap_ready             | out |    1| ap_ctrl_hs | filter_top_dummy_proc_be | return value |
|coefs_address0       | out |   11|  ap_memory |           coefs          |     array    |
|coefs_ce0            | out |    1|  ap_memory |           coefs          |     array    |
|coefs_q0             |  in |   64|  ap_memory |           coefs          |     array    |
|input_xk1_dout       |  in |   64|   ap_fifo  |         input_xk1        |    pointer   |
|input_xk1_empty_n    |  in |    1|   ap_fifo  |         input_xk1        |    pointer   |
|input_xk1_read       | out |    1|   ap_fifo  |         input_xk1        |    pointer   |
|input_xk2_dout       |  in |   64|   ap_fifo  |         input_xk2        |    pointer   |
|input_xk2_empty_n    |  in |    1|   ap_fifo  |         input_xk2        |    pointer   |
|input_xk2_read       | out |    1|   ap_fifo  |         input_xk2        |    pointer   |
|output_xk1_address0  | out |   11|  ap_memory |        output_xk1        |     array    |
|output_xk1_ce0       | out |    1|  ap_memory |        output_xk1        |     array    |
|output_xk1_we0       | out |    1|  ap_memory |        output_xk1        |     array    |
|output_xk1_d0        | out |   64|  ap_memory |        output_xk1        |     array    |
|out_r                | out |   64|    ap_hs   |           out_r          |    pointer   |
|out_r_ap_vld         | out |    1|    ap_hs   |           out_r          |    pointer   |
|out_r_ap_ack         |  in |    1|    ap_hs   |           out_r          |    pointer   |
+---------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @str95, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str95, [8 x i8]* @str95, [8 x i8]* @str95)

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str94, [8 x i8]* @str94, [8 x i8]* @str94)

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [7 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %coefs, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.89ns
:6  br label %1


 <State 2>: 1.30ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_1, %4 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: i_1 [1/1] 1.30ns
:2  %i_1 = add i12 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:3  br i1 %exitcond, label %5, label %2


 <State 3>: 1.79ns
ST_3: input_xk1_read [1/1] 1.79ns
:5  %input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)

ST_3: tmp_9 [1/1] 0.00ns
:6  %tmp_9 = trunc i64 %input_xk1_read to i32

ST_3: p_12_0_new [1/1] 0.00ns
:7  %p_12_0_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)

ST_3: tmp_5 [8/8] 0.00ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)

ST_3: tmp_10 [1/1] 0.00ns
:14  %tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_3: icmp [1/1] 0.94ns
:15  %icmp = icmp eq i3 %tmp_10, 0

ST_3: input_xk2_read [1/1] 1.79ns
:16  %input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)

ST_3: stg_31 [1/1] 0.00ns
:17  br i1 %icmp, label %4, label %3

ST_3: stg_32 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %out_r, i64 %input_xk2_read)


 <State 4>: 3.93ns
ST_4: tmp_5 [7/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 5>: 3.93ns
ST_5: tmp_5 [6/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 6>: 3.93ns
ST_6: tmp_5 [5/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 7>: 3.93ns
ST_7: tmp_5 [4/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 8>: 3.93ns
ST_8: tmp_5 [3/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 9>: 3.93ns
ST_9: tmp_5 [2/8] 3.93ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)


 <State 10>: 3.62ns
ST_10: tmp_5 [1/8] 3.62ns
:8  %tmp_5 = call fastcc { i32, i32 } @"filter_top_operator*<ap_fixed >"(i32 %tmp_9, i32 %p_12_0_new, [2048 x i64]* %coefs, i12 %i)

ST_10: p_0 [1/1] 0.00ns
:9  %p_0 = extractvalue { i32, i32 } %tmp_5, 0

ST_10: p_1 [1/1] 0.00ns
:10  %p_1 = extractvalue { i32, i32 } %tmp_5, 1


 <State 11>: 2.39ns
ST_11: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_11: stg_43 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_11: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

ST_11: stg_45 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: tmp [1/1] 0.00ns
:4  %tmp = zext i12 %i to i64

ST_11: output_xk1_addr [1/1] 0.00ns
:11  %output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp

ST_11: output_xk1_M_imag_V_addr [1/1] 0.00ns
:12  %output_xk1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_1, i32 %p_0)

ST_11: stg_49 [1/1] 2.39ns
:13  store i64 %output_xk1_M_imag_V_addr, i64* %output_xk1_addr, align 8

ST_11: stg_50 [1/1] 0.00ns
:1  br label %4

ST_11: empty_32 [1/1] 0.00ns
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp_4)

ST_11: stg_52 [1/1] 0.00ns
:1  br label %1


 <State 12>: 0.00ns
ST_12: stg_53 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ coefs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x4841c90; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ input_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x4c13ec0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_xk2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x4b90310; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xk1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x4a6df80; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4c3f670; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13                   (specinterface    ) [ 0000000000000]
stg_14                   (specinterface    ) [ 0000000000000]
stg_15                   (specmemcore      ) [ 0000000000000]
stg_16                   (specmemcore      ) [ 0000000000000]
stg_17                   (specinterface    ) [ 0000000000000]
stg_18                   (specinterface    ) [ 0000000000000]
stg_19                   (br               ) [ 0111111111110]
i                        (phi              ) [ 0011111111110]
exitcond                 (icmp             ) [ 0011111111110]
i_1                      (add              ) [ 0111111111110]
stg_23                   (br               ) [ 0000000000000]
input_xk1_read           (read             ) [ 0000000000000]
tmp_9                    (trunc            ) [ 0000000000000]
p_12_0_new               (partselect       ) [ 0000000000000]
tmp_10                   (partselect       ) [ 0000000000000]
icmp                     (icmp             ) [ 0011111111110]
input_xk2_read           (read             ) [ 0000000000000]
stg_31                   (br               ) [ 0000000000000]
stg_32                   (write            ) [ 0000000000000]
tmp_5                    (call             ) [ 0000000000000]
p_0                      (extractvalue     ) [ 0010000000010]
p_1                      (extractvalue     ) [ 0010000000010]
empty                    (speclooptripcount) [ 0000000000000]
stg_43                   (specloopname     ) [ 0000000000000]
tmp_4                    (specregionbegin  ) [ 0000000000000]
stg_45                   (specpipeline     ) [ 0000000000000]
tmp                      (zext             ) [ 0000000000000]
output_xk1_addr          (getelementptr    ) [ 0000000000000]
output_xk1_M_imag_V_addr (bitconcatenate   ) [ 0000000000000]
stg_49                   (store            ) [ 0000000000000]
stg_50                   (br               ) [ 0000000000000]
empty_32                 (specregionend    ) [ 0000000000000]
stg_52                   (br               ) [ 0111111111110]
stg_53                   (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="coefs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_xk1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_xk2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xk2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_xk1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xk1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str95"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str94"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_top_operator*<ap_fixed >"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="input_xk1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk1_read/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_xk2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_xk2_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="stg_32_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="64" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_xk1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_xk1_addr/11 "/>
</bind>
</comp>

<comp id="103" class="1004" name="stg_49_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_49/11 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="1"/>
<pin id="110" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="12" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_filter_multop_operator_ap_fixed_s_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="0" index="3" bw="64" slack="0"/>
<pin id="126" dir="0" index="4" bw="12" slack="1"/>
<pin id="127" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exitcond_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="12" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_9_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_12_0_new_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="0" index="3" bw="7" slack="0"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_12_0_new/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_10_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="12" slack="1"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="5" slack="0"/>
<pin id="164" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_0_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="9"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="188" class="1004" name="output_xk1_M_imag_V_addr_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xk1_M_imag_V_addr/11 "/>
</bind>
</comp>

<comp id="195" class="1005" name="exitcond_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="9"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="8"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="130"><net_src comp="108" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="135"><net_src comp="112" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="112" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="76" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="76" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="158"><net_src comp="148" pin="4"/><net_sink comp="121" pin=2"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="108" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="173"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="121" pin="5"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="121" pin="5"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="108" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="188" pin="3"/><net_sink comp="103" pin=1"/></net>

<net id="198"><net_src comp="131" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="137" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="207"><net_src comp="169" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="175" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="216"><net_src comp="179" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="188" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coefs | {}
	Port: output_xk1 | {}
	Port: out_r | {3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_23 : 2
	State 3
		tmp_5 : 1
		icmp : 1
		stg_31 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		p_0 : 1
		p_1 : 1
	State 11
		output_xk1_addr : 1
		stg_49 : 2
		empty_32 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_filter_multop_operator_ap_fixed_s_fu_121 |    16   |  8.028  |   327   |   393   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   icmp   |                exitcond_fu_131               |    0    |    0    |    0    |    12   |
|          |                  icmp_fu_169                 |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |                  i_1_fu_137                  |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   read   |           input_xk1_read_read_fu_76          |    0    |    0    |    0    |    0    |
|          |           input_xk2_read_read_fu_82          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   write  |              stg_32_write_fu_88              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   trunc  |                 tmp_9_fu_143                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|partselect|               p_12_0_new_fu_148              |    0    |    0    |    0    |    0    |
|          |                 tmp_10_fu_159                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|extractvalue|                  p_0_fu_175                  |    0    |    0    |    0    |    0    |
|          |                  p_1_fu_179                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   zext   |                  tmp_fu_183                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|        output_xk1_M_imag_V_addr_fu_188       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    16   |  8.028  |   327   |   419   |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|exitcond_reg_195|    1   |
|   i_1_reg_199  |   12   |
|    i_reg_108   |   12   |
|  icmp_reg_204  |    1   |
|   p_0_reg_208  |   32   |
|   p_1_reg_213  |   32   |
+----------------+--------+
|      Total     |   90   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| i_reg_108 |  p0  |   2  |  12  |   24   ||    12   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   24   ||  0.892  ||    12   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    8   |   327  |   419  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   12   |
|  Register |    -   |    -   |   90   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    8   |   417  |   431  |
+-----------+--------+--------+--------+--------+
