

Implementation tool: Xilinx Vivado v.2024.2
Project:             dut.prj
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Fri Oct 17 22:24:23 +0800 2025

#=== Post-Implementation Resource usage ===
SLICE:          163
LUT:            324
FF:             537
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     3.300
CP achieved post-synthesis:      5.784
CP achieved post-implementation: 4.612
Timing not met
