// Seed: 139942506
parameter id_3 = 1;
`default_nettype id_3 `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output logic id_3
);
  logic id_4 = id_1;
  logic id_5 = id_0;
  reg   id_6 = 1;
  always #1 begin
    id_6 <= 1;
  end
endmodule
