<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware: HW - Modules</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<link rel="search" href="../../search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Hardware"/>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-ambarella.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../Ambarella.png"/></td>
  <td id="projectalign">
   <div id="projectname">Hardware<span id="projectnumber">&#160;1.0.0 @ 2024.07.10 14:12:44</span>
   </div>
   <div id="projectbrief">placeholder</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('da/d5f/hw_modules.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div><div class="header">
  <div class="headertitle"><div class="title">HW - Modules </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><h1><a class="anchor" id="hw_video_input"></a>
1. Video Input</h1>
<p >The following sections list the video input (VIN) features and characteristics of the Cooper family.</p>
<h2><a class="anchor" id="hw_video_input_cv5"></a>
1.1 CV5 / CV52</h2>
<p >Four independent VINs, which can expand to fourteen VIN instances through the mobile industry processor interface (MIPI®) virtual channel (VC):</p><ul>
<li>fourteen VIN instances</li>
<li>Four independent VINs: VIN0 / 4 / 8 / 11</li>
<li>Ten MIPI VC-only VINs, VIN1 / 2 / 3, VIN5 / 6 / 7, VIN9 / 10, and VIN12 / 13</li>
</ul>
<p >For the four independent VINs:</p><ul>
<li>VIN0 connects to SLVS-EC (12 lanes) and MIPI DC-PHY1 (four lanes)</li>
<li>VIN4 connects to MIPI DC-PHY2 (four lanes)</li>
<li>VIN8 connects to MIPI D-PHY1 (eight lanes) and SLVS1 (eight lanes)</li>
<li>VIN11 connects to MIPI D-PHY2 (four lanes) and SLVS2 (four lanes)</li>
</ul>
<p >Possible combinations:</p><ul>
<li>SLVS-EC + MIPI DC-PHY + 1*8 lane or 2*4 lane MIPI D-PHY</li>
<li>2 * MIPI DC-PHY + 1*8 lane or 2*4 lane MIPI D-PHY</li>
<li>2 * MIPI DC-PHY + 1*8 lane or 2 *4 lane SLVS</li>
<li>2 * MIPI DC-PHY + 1*4 lane MIPI D-PHY + 1*4 lane SLVS</li>
</ul>
<p >For the other VINs:</p><ul>
<li>VIN1 /VIN2 / VIN3 are used as a VC with VIN0</li>
<li>VIN5 / VIN6 / VIN7 are used as a VC with VIN4</li>
<li>VIN9 / VIN10 are used as a VC with VIN8</li>
<li>VIN12 / VIN13 are used as a VC with VIN11</li>
</ul>
<h2><a class="anchor" id="hw_video_input_cv72"></a>
1.2 CV72</h2>
<p >Three independent VINs, which can expand to ten VIN instances through the MIPI VC:</p><ul>
<li>Ten VIN instances</li>
<li>Three independent VINs: VIN 0 / 8 / 11</li>
<li>Seven MIPI VC-only VINs: VIN 1 / 2 / 3, VIN 9 / 10, and VIN 12 / 13</li>
</ul>
<p >For the three independent VINs:</p><ul>
<li>VIN0 connects to MIPI C-PHY (three lanes) or MIPI D-PHY1 (four lanes)</li>
<li>VIN8 connects to MIPI D-PHY2 (eight lanes) and SLVS1 (eight lanes)</li>
<li>VIN11 connects to MIPI D-PHY2 (four lanes) and SLVS2 (four lanes)</li>
</ul>
<p >Possible combinations:</p><ul>
<li>1 * MIPI DC-PHY + 1 * 8 lane or 2*4 lane MIPI D-PHY</li>
<li>1 * MIPI DC-PHY + 1 * 8 lane or 2 *4 lane SLVS</li>
<li>1 * MIPI DC-PHY + 1 * 4 lane MIPI D-PHY + 1*4 lane SLVS</li>
</ul>
<p >For the other VINs:</p><ul>
<li>VIN1 / VIN2 / VIN3 are used as a VC with VIN0</li>
<li>VIN9 / VIN10 are used as a VC with VIN8</li>
<li>VIN12 / VIN13 are used as a VC with VIN11</li>
</ul>
<h2><a class="anchor" id="hw_video_input_cv3_hd"></a>
1.3 CV3 Hight Definition (HD)</h2>
<p >Twelve independent VINs, which can expand to fourty-eight VIN instances through the MIPI VC:</p><ul>
<li>Fourty-eight VIN instances</li>
<li>Twelve independent VINs: VIN 0 / 4 / 8 / 12 / 16 / 20 / 24 / 28 / 32 / 36 / 40 / 44</li>
<li>Thirty-six MIPI VC-only VINs: VIN 1 / 2 / 3, VIN 5 / 6 / 7, VIN 9 / 10 / 11, VIN 13 / 14 / 15, VIN 17 / 18 / 19, VIN 21 / 22 / 23, VIN 25 / 26 / 27, VIN 29 / 30 / 31, VIN 33 / 34 / 35, VIN 37 / 38 / 39, VIN 41 / 42 / 43, and VIN 45 / 46 / 47</li>
</ul>
<p >For the twelve independent VINs, they support MIPI D-PHY®, and each supports up to three MIPI VC-only VINs.</p>
<p >For the other VINs:</p><ul>
<li>VIN1 / VIN2 / VIN3 are used as a VC with VIN0</li>
<li>VIN5 / VIN6 / VIN7 are used as a VC with VIN4</li>
<li>VIN9 / VIN10 / VIN11 are used as a VC with VIN8</li>
<li>VIN13 / VIN14 / VIN15 are used as a VC with VIN12</li>
<li>VIN17 / VIN18 / VIN19 are used as a VC with VIN16</li>
<li>VIN21 / VIN22 / VIN23 are used as a VC with VIN20</li>
<li>VIN25 / VIN26 / VIN27 are used as a VC with VIN24</li>
<li>VIN29 / VIN30 / VIN31 are used as a VC with VIN28</li>
<li>VIN33 / VIN34 / VIN35 are used as a VC with VIN32</li>
<li>VIN37 / VIN38 / VIN39 are used as a VC with VIN36</li>
<li>VIN41 / VIN42 / VIN43 are used as a VC with VIN40</li>
<li>VIN45 / VIN46 / VIN47 are used as a VC with VIN44</li>
</ul>
<hr  />
<h1><a class="anchor" id="hw_video_output"></a>
2. Video Output</h1>
<p >Video output (VOUT) includes the following features:</p><ul>
<li>Three VOUT interfaces</li>
<li>High definition multimedia interface (HDMI®) v2.0 output, including an on-chip PHY with consumer electronic control (CEC) support</li>
<li>HDMI output channel, up to 8KP30</li>
<li>2x MIPI DSI® / CSI-2® output</li>
<li>Video digital-to-analog converter (DAC) for 480i / 576i composite PAL / NTSC output</li>
<li>Full-screen frame buffer on the analog / digital VOUT</li>
</ul>
<hr  />
<h1><a class="anchor" id="hw_idsp_pipeline"></a>
3 IDSP Pipeline</h1>
<p >The image digital signal processing (IDSP) pipeline includes the following features:</p><ul>
<li>Adjustable 3A: auto exposure (AE), auto white balance (AWB), and auto focus (AF) control</li>
<li>3D noise reduction with motion-compensated temporal filtering (MCTF)</li>
<li>Slow shutter function for low-light</li>
<li>IQ adjustment, including color saturation / sharpness / brightness</li>
<li>Local exposure adjustment, contrast enhancement, tone mapping, and tone-curve adjustment</li>
<li>RGB and YUV statistics, histogram, and AF focus value generation</li>
<li>Customized support for 3A (AE / AWB / AF) algorithms</li>
<li>RAW picture capture for the sensor calibration</li>
<li>White balance (WB) / bad pixel / lens shading calibration</li>
<li>Flexible application programming interfaces (APIs) and image tuning tools</li>
<li>360° fisheye lens dewarp and lens optical / geometric distortion correction</li>
<li>Lens geometric distortion correction (dewarping)</li>
<li>Vignette compensation</li>
<li>Chromatic aberration correction</li>
<li>Image signal processor (ISP) VC support</li>
</ul>
<hr  />
<h1><a class="anchor" id="hw_video_codec"></a>
4. Video Codec</h1>
<p >The following sections list the video coder / decoder (codec) features and characteristics of the Cooper family.</p>
<h2><a class="anchor" id="hw_video_codec_cv5"></a>
4.1 CV5</h2>
<ul>
<li>Simultaneous H.264 (advanced video coding (AVC)), H.265 (high-efficiency video coding (HEVC)), and MJPEG codec</li>
<li>Full frame rate codec up to 4Kp160 with multiple sub-streams</li>
<li>Encoding up to twenty streams</li>
<li>Codec resolution that ranges from common intermediate format (CIF) to 32M pixels per frame</li>
<li>Up to six resolutions at the full field of view (FoV)</li>
<li>Flexibility to start / stop streams independently</li>
<li>Ability to add a graphic or text (overlay) on the streams</li>
<li>Digital pan / tilt / zoom (DPTZ)</li>
<li>Privacy mask with PTZ</li>
<li>Flip and 90° clockwise rotation without the sensor support (corridor view / portrait mode)</li>
<li>Video analysis for YUV / motion estimation buffer</li>
<li>Encoding duration that can run for H.264 (AVC), H.265 (HEVC), and MJPEG</li>
<li>H.265 (HEVC)<ul>
<li>Main profile (level 6.2)</li>
<li>Constant bit rate (CBR) / variable bit rate (VBR) / constant quantization parameter (CQP) rate control with maximum bit rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of scalable video coding (SVC-T)</li>
<li>On the fly changes to the bit rate, the frame rate, group of pictures (GOP) length, instantaneous decoder refresh (IDR) interval, and the QP region of interest (ROI)</li>
<li>CU-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic region of interest (ROI) encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with fast seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>H.264 (AVC)<ul>
<li>Main / high profile (level 6.2)</li>
<li>Context-adaptive binary arithmetic coding (CABAC) entropy coding supported by the digital signal processor (DSP) hardware module</li>
<li>CBR / VBR / CQP rate control with maximum bit-rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of SVC-T</li>
<li>High profile with B-frames and hierarchical GOP</li>
<li>On the fly changes to bit rate, frame rate, GOP length, IDR interval, and QP ROI</li>
<li>MB-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic ROI encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with fast seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>MJPEG<ul>
<li>Independent quality control</li>
</ul>
</li>
</ul>
<h2><a class="anchor" id="hw_video_codec_cv52"></a>
4.2 CV52</h2>
<ul>
<li>Simultaneous H.264 (AVC), H.265 (HEVC), and MJPEG codec</li>
<li>Full frame rate codec up to 4KP90 with multiple sub-streams</li>
<li>Encoding up to twenty streams</li>
<li>Codec resolution ranging from CIF to 32M pixels per frame</li>
<li>Up to six resolutions at full FoV</li>
<li>Flexibility to start / stop streams independently</li>
<li>Ability to add a graphic or text (overlay) on the streams</li>
<li>DPTZ</li>
<li>Privacy mask with PTZ</li>
<li>Flip and 90° clockwise rotation without the sensor support (corridor view / portrait mode)</li>
<li>Video analysis for the YUV / motion estimation buffer</li>
<li>Encoding duration that can run for H.264 (AVC), H.265 (HEVC), and MJPEG</li>
<li>H.265 (HEVC)<ul>
<li>Main profile (level 6.2)</li>
<li>CBR / VBR / CQP rate control with maximum bit rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of SVC-T</li>
<li>On the fly changes to bit rate, frame rate, GOP length, IDR interval, and QP ROI</li>
<li>CU-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic ROI encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with fast seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>H.264 (AVC)<ul>
<li>Main / high profile (level 6.2)</li>
<li>CABAC entropy coding supported by the DSP hardware module</li>
<li>CBR / VBR / CQP rate control with maximum bit-rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of SVC-T</li>
<li>High profile with B-frames and hierarchical GOP</li>
<li>On the fly changes to bit rate, frame rate, GOP length, IDR interval, and QP ROI</li>
<li>MB-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic ROI encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with Fast Seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>MJPEG<ul>
<li>Independent quality control</li>
</ul>
</li>
</ul>
<h2><a class="anchor" id="hw_video_codec_cv72"></a>
4.3 CV72</h2>
<ul>
<li>Simultaneous H.264 (AVC), H.265 (HEVC), and MJPEG codec</li>
<li>Full frame rate codec up to 4KP90 with multiple sub-streams</li>
<li>Encoding up to twenty streams</li>
<li>Codec resolution ranging from CIF to 32M pixels per frame</li>
<li>Up to six resolutions at full FoV</li>
<li>Flexibility to start / stop streams independently</li>
<li>Ability to add a graphic or text (overlay) on the streams</li>
<li>DPTZ</li>
<li>Privacy mask with PTZ</li>
<li>Flip and 90° clockwise rotation without the sensor support (corridor view / portrait mode)</li>
<li>Video analysis for the YUV / motion estimation buffer</li>
<li>Encoding duration that can run for H.264 (AVC), H.265 (HEVC), and MJPEG</li>
<li>H.265 (HEVC)<ul>
<li>Main profile (Level 6.2)</li>
<li>CBR / VBR / CQP rate control with maximum bit rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of SVC-T</li>
<li>On the fly changes to bit rate, frame rate, GOP length, IDR interval, and QP ROI</li>
<li>CU-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic ROI encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with fast seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>H.264 (AVC)<ul>
<li>Main / high profile (Level 6.2)</li>
<li>CABAC entropy coding supported by the DSP hardware module</li>
<li>CBR / VBR / CQP rate control with maximum bit-rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of SVC-T</li>
<li>High profile with B-frames and hierarchical GOP</li>
<li>On the fly changes to bit rate, frame rate, GOP length, IDR interval, and QP ROI</li>
<li>MB-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic ROI encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with fast seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>MJPEG<ul>
<li>Independent quality control</li>
</ul>
</li>
</ul>
<h2><a class="anchor" id="hw_video_codec_cv3_hd"></a>
4.4 CV3 HD</h2>
<ul>
<li>Simultaneous H.264 (AVC), H.265 (HEVC), and MJPEG codec</li>
<li>Full frame rate codec up to 4KP180 with multiple sub-streams</li>
<li>Encoding up to twenty streams</li>
<li>Codec resolution ranging from CIF to 32M pixels per frame</li>
<li>Up to eight resolutions at full FoV</li>
<li>Flexibility to start / stop streams independently</li>
<li>Ability to add a graphic or text (overlay) on the streams</li>
<li>DPTZ</li>
<li>Privacy mask with PTZ</li>
<li>Flip and 90° clockwise rotation without the sensor support (corridor view / portrait mode)</li>
<li>Video analysis for the YUV / motion estimation buffer</li>
<li>Encoding duration that can run for H.264 (AVC), H.265 (HEVC), and MJPEG</li>
<li>H.265 (HEVC)<ul>
<li>Main profile (Level 6.2)</li>
<li>CBR / VBR / CQP rate control with maximum bit rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of SVC-T</li>
<li>On the fly changes to bit rate, frame rate, GOP length, IDR interval, and QP ROI</li>
<li>CU-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic ROI encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with fast seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>H.264 (AVC)<ul>
<li>Main / high profile (Level 6.2)</li>
<li>CABAC entropy coding supported by the DSP hardware module</li>
<li>CBR / VBR / CQP rate control with maximum bit-rate control</li>
<li>Up to 160 Mbps bitrate for single stream</li>
<li>I, IP, and IBP modes</li>
<li>Up to two forward reference frames</li>
<li>Up to four layers of SVC-T</li>
<li>High profile with B-frames and hierarchical GOP</li>
<li>On the fly changes to bit rate, frame rate, GOP length, IDR interval, and QP ROI</li>
<li>MB-level adaptive quantization</li>
<li>IDR insertion on request</li>
<li>Dynamic ROI encoding with an unrestricted numbers of areas</li>
<li>Advanced GOP structures with fast seek and bi-directional prediction (B-frames)</li>
</ul>
</li>
<li>MJPEG<ul>
<li>Independent quality control</li>
</ul>
</li>
</ul>
<hr  />
<h1><a class="anchor" id="hw_audio"></a>
5. Audio</h1>
<p >Audio includes the following features:</p><ul>
<li>Audio connection to the system host</li>
<li>Support for encoding / decoding<ul>
<li>G.711 / G.726 / ADPCM encode / decode</li>
<li>Advanced audio coding (AAC) encode and decode</li>
<li>AC3 encode and decode</li>
<li>MP3 decode</li>
</ul>
</li>
</ul>
<hr  />
<h1><a class="anchor" id="hw_system"></a>
6. System</h1>
<p >The following sections list the system on chip (SoC) system features of the Cooper family.</p>
<h2><a class="anchor" id="hw_system_cv5"></a>
6.1 CV5</h2>
<ul>
<li>Dual-core Arm Cortex-A76 processor</li>
<li>32-GB (256-Gb) maximum dynamic random access memory (DRAM) capacity for LPDDR5</li>
<li>16-GB (128-Gb) maximum DRAM capacity for LPDDR4</li>
<li>Up to 2.8-GHz DRAM clock rate for LPDDR5</li>
<li>Up to 1.8-GHz DRAM clock rate for LPDDR4</li>
<li>64-KB data / 64-KB instruction L1 cache</li>
<li>256-KB L2 cache</li>
<li>1-MB L3 cache</li>
<li>64-bit data bus</li>
<li>NEON SIMD engine (per core)</li>
<li>Floating point unit (FPU)</li>
<li>Vector floating point version 4 (VFPv4) with hardware floating-point processing</li>
<li>Up to 1.6-GHz Arm Cortex-A76 with NEON and FPU</li>
<li>DC power 12-V supply or power over Ethernet (PoE)</li>
<li>Time synchronization with real-time clock (RTC) or network time protocol (NTP)</li>
<li>RTC</li>
<li>Watchdog timer (WDT)</li>
<li>Built-in power controller (PWC) for power-up or power-down sequencing</li>
<li>Multiple boot options (NAND flash, SPI NOR, USB, and eMMC card)</li>
<li>Embedded Linux OS</li>
</ul>
<hr  />
<h2><a class="anchor" id="hw_system_cv52"></a>
6.2 CV52</h2>
<ul>
<li>Dual-core Arm Cortex-A76 processor</li>
<li>16-GB (128-Gb) maximum DRAM capacity for LPDDR5</li>
<li>8-GB (64-Gb) maximum DRAM capacity for LPDDR4</li>
<li>Up to 2.6-GHz DRAM clock rate for LPDDR5</li>
<li>Up to 1.8-GHz DRAM clock rate for LPDDR4</li>
<li>64-KB data / 64-KB instruction L1 cache</li>
<li>256-KB L2 cache</li>
<li>1-MB L3 cache</li>
<li>32-bit data bus</li>
<li>NEON SIMD engine (per core)</li>
<li>FPU</li>
<li>Vector floating point version 4 (VFPv4) with hardware floating-point processing</li>
<li>Up to 1.6-GHz Arm Cortex-A76 with NEON and FPU</li>
<li>DC power 12-V supply or PoE</li>
<li>Time synchronization with RTC or NTP</li>
<li>RTC</li>
<li>WDT</li>
<li>Built-in PWC for power-up or power-down sequencing</li>
<li>Multiple boot options (NAND flash, SPI NOR, USB, and eMMC card)</li>
<li>Embedded Linux OS</li>
</ul>
<hr  />
<h2><a class="anchor" id="hw_system_cv72"></a>
6.3 CV72</h2>
<ul>
<li>Dual-core Arm Cortex-A76 processor</li>
<li>Single-core Arm Cortex-M3</li>
<li>16-GB (128-Gb) maximum DRAM capacity for LPDDR5</li>
<li>8-GB (64-Gb) maximum DRAM capacity for LPDDR4</li>
<li>Up to 3.2-GHz DRAM clock rate for LPDDR5</li>
<li>Up to 2.1-GHz DRAM clock rate for LPDDR4</li>
<li>64-KB data / 64-KB instruction L1 cache</li>
<li>256-KB L2 cache</li>
<li>1-MB L3 cache</li>
<li>32-bit data bus</li>
<li>NEON SIMD engine (per core)</li>
<li>FPU</li>
<li>Neural vector processor (NVP) with hardware floating-point processing</li>
<li>Up to 1.6-GHz Arm Cortex-A76 with NEON and FPU</li>
<li>DC power 12-V supply or PoE</li>
<li>Time synchronization with RTC or NTP</li>
<li>RTC</li>
<li>WDT</li>
<li>Built-in PWC for power-up or power-down sequencing</li>
<li>Multiple boot options (NAND flash, SPI NOR, USB, and eMMC card)</li>
<li>Embedded Linux OS</li>
</ul>
<hr  />
<h2><a class="anchor" id="hw_system_cv3_hd"></a>
6.4 CV3 HD</h2>
<ul>
<li>Sixteen-core Arm Cortex-A78AE processors, with 4 clusters</li>
<li>Single-core Arm Cortex-M3</li>
<li>128-GB (1024-Gb) maximum DRAM capacity for LPDDR5</li>
<li>Up to 2.8-GHz DRAM clock rate for LPDDR5</li>
<li>64-KB data / 64-KB instruction L1 cache</li>
<li>256-KB L2 cache</li>
<li>2-MB L3 cache</li>
<li>256-bit data bus</li>
<li>NEON SIMD engine (per core)</li>
<li>FPU</li>
<li>NVP with hardware floating-point processing</li>
<li>General vector processor (GVP) with hardware floating-point processing</li>
<li>Up to 1.6-GHz Arm Cortex-A78AE with NEON and FPU</li>
<li>DC power 12-V supply or PoE</li>
<li>Time synchronization with RTC or NTP</li>
<li>RTC</li>
<li>WDT</li>
<li>Built-in PWC for power-up or power-down sequencing</li>
<li>Multiple boot options (NAND flash, SPI NOR, USB, and eMMC card)</li>
<li>Embedded Linux OS</li>
</ul>
<hr  />
<h1><a class="anchor" id="hw_interfaces"></a>
7. Interfaces</h1>
<p >The following sections list the interface features and characteristics of the Cooper family.</p>
<h2><a class="anchor" id="hw_interfaces_cv5"></a>
7.1 CV5 / CV52 / CV72</h2>
<ul>
<li>Ethernet controller<ul>
<li>Two ENET ports with 10- / 100- / 1000-Mbps data transfer rates with an IEEE 802.3-compliant RGMII interface</li>
<li>IEEE 802.3 compliant with full and half-duplex (IEEE 802.3x flow control) and jumbo frames</li>
<li>IEEE 802.1Q VLAN tag detection</li>
<li>Audio video bridging (AVB) endpoint implementation for IEEE 1588 / 802.1AS with a hardware timestamp</li>
<li>Checksum off-load for received internet protocol (IP) and transmission control protocol (TCP) / user datagram protocol (UDP) packets</li>
<li>FIFO (4 KB / 4 KB) and DRAM support</li>
<li>Dedicated pins for the RGMII and RMII interfaces</li>
</ul>
</li>
<li>Two USB interfaces<ul>
<li>One USB 3.2 Gen 2 interface configurable to perform in host or device mode. Backward compatible with USB 2.0 / 1.1</li>
<li>One USB 2.0 high-speed, device-only interface that supports USB power-on boot mode</li>
</ul>
</li>
<li>NAND flash controller<ul>
<li>Up to 128 Gbit device, 2 KB, and 4 KB page sizes</li>
<li>4- and 8-bit single-level cell (SLC) with error correction code (ECC) hardware and read-confirm support</li>
<li>BCH error correction and increased spare area availability</li>
</ul>
</li>
<li>Three SD controllers (SD0, SDIO0, SDIO1)<ul>
<li>SD0:<ul>
<li>SDIO v3.0, SD, SDHC, SDXC, MMC, and eMMC operations with boot support and UHS-I speed support</li>
<li>1-bit, 4-bit, and 8-bit SD modes</li>
</ul>
</li>
<li>SDIO0:<ul>
<li>SDIO v3.0, SD, SDHC, SDXC, MMC, and eMMC operations with UHS-I speed support</li>
<li>1-bit and 4-bit SD modes</li>
</ul>
</li>
<li>SDIO1:<ul>
<li>SDIO v3.0, SD, SDHC, SDXC, MMC, and eMMC operations with boot support and UHS-I speed support</li>
<li>1-bit and 4-bit SD modes</li>
<li>Optional 8-bit SDK mode if the SD0 is in a 1-bit or 4-bit SDK mode</li>
</ul>
</li>
<li>32 GB maximum capacity for the SDHC SD card</li>
<li>2 TB maximum capacity for the SDXC SD card</li>
<li>CRC7 for command, and CRC16 for data integrity</li>
</ul>
</li>
<li>SSI / SPI interface<ul>
<li>Six serial synchronous interface (SSI) / serial peripheral interface (SPI) masters</li>
<li>Dedicated SSI / SPI slave port to connect to an external system master</li>
</ul>
</li>
<li>Universal asynchronous receiver / transmitter (UART) (X5)<ul>
<li>Four AHB-bus UART interfaces, one APB-bus UART interface</li>
<li>DMA and hardware flow control support in the four AHB interfaces</li>
<li>Maximum baud rate of 115200</li>
</ul>
</li>
<li>Pulse-width modulator (PWM) (X12)<ul>
<li>Three sets of PWM controllers; each controller supports up to four PWMs</li>
</ul>
</li>
</ul>
<hr  />
<h2><a class="anchor" id="hw_interfaces_cv3_hd"></a>
7.2 CV3 HD</h2>
<ul>
<li>Ethernet controller<ul>
<li>Four ENET ports with 10- / 100- / 1000-Mbps data transfer rates with an IEEE 802.3-compliant RGMII interface</li>
<li>IEEE 802.3 compliant with full and half-duplex (IEEE 802.3x flow control) and jumbo frames</li>
<li>IEEE 802.1Q VLAN tag detection</li>
<li>Audio video bridging (AVB) endpoint implementation for IEEE 1588 / 802.1AS with a hardware timestamp</li>
<li>Checksum off-load for IP and TCP / UDP packets</li>
<li>FIFO (16KB for TX and 8KB for RX) and DRAM support</li>
<li>Dedicated pins for the RGMII and RMII interfaces</li>
</ul>
</li>
<li>Two USB interfaces<ul>
<li>One USB 3.2 Gen 2 interface configurable to perform in host or device mode. Backward compatible with USB 2.0 / 1.1</li>
<li>One USB 2.0 high-speed, device-only interface that supports USB power-on boot mode</li>
</ul>
</li>
<li>NAND flash controller<ul>
<li>Up to 128 Gbit device, 2 KB, and 4 KB page sizes</li>
<li>4- and 8-bit SLC with ECC hardware and read-confirm support</li>
<li>BCH error correction and increased spare area availability</li>
</ul>
</li>
<li>Three SD controllers (SD0, SDIO0, SDIO1)<ul>
<li>SD0:<ul>
<li>SDIO v3.0, SD, SDHC, SDXC, MMC, and eMMC operations with boot support and UHS-I speed support</li>
<li>1-bit, 4-bit, and 8-bit SD modes</li>
</ul>
</li>
<li>SDIO0:<ul>
<li>SDIO v3.0, SD, SDHC, SDXC, MMC, and eMMC operations with UHS-I speed support</li>
<li>1-bit and 4-bit SD modes</li>
</ul>
</li>
<li>SDIO1:<ul>
<li>SDIO v3.0, SD, SDHC, SDXC, MMC, and eMMC operations with boot support and UHS-I speed support</li>
<li>1-bit and 4-bit SD modes</li>
</ul>
</li>
<li>32 GB maximum capacity for the SDHC SD card</li>
<li>1 TB maximum capacity for the SDXC SD card</li>
<li>CRC7 for command, and CRC16 for data integrity</li>
</ul>
</li>
<li>SSI / SPI interface<ul>
<li>Six SSI / SPI masters</li>
<li>Dedicated SSI / SPI slave port muxed with other GPIOs to connect to an external system master</li>
</ul>
</li>
<li>UART (X5)<ul>
<li>Four AHB-bus UART interfaces, one APB-bus UART interface</li>
<li>DMA and hardware flow control support in the four AHB interfaces</li>
</ul>
</li>
<li>PWM (X12)<ul>
<li>Three sets of PWM controllers; each controller supports up to four PWMs</li>
</ul>
</li>
</ul>
<hr  />
 </div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
