<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="c" filename="register16.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="c" filename="register16.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell fl="c1" loc="c,1,8,1,18" name="$root" submodname="$root" hier="$root"/>
  </cells>
  <netlist>
    <module fl="c1" loc="c,1,8,1,18" name="$root" origName="$root" topModule="1" public="true">
      <var fl="c2" loc="c,2,8,2,12" name="load" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="load" public="true"/>
      <var fl="c2" loc="c,2,14,2,17" name="clr" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="clr" public="true"/>
      <var fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="clk" public="true"/>
      <var fl="c3" loc="c,3,22,3,25" name="inp" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="inp" public="true"/>
      <var fl="c4" loc="c,4,24,4,25" name="q" dtype_id="2" dir="output" pinIndex="5" vartype="logic" origName="q" public="true"/>
      <topscope fl="c1" loc="c,1,8,1,18">
        <scope fl="c1" loc="c,1,8,1,18" name="TOP"/>
      </topscope>
      <var fl="c2" loc="c,2,19,2,22" name="__Vclklast__TOP__clk" dtype_id="1" vartype="logic" origName="__Vclklast__TOP__clk"/>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceInitTop">
        <ccall fl="c1" loc="c,1,8,1,18"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceInitSub0">
        <tracedecl fl="c2" loc="c,2,8,2,12" name="load" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,14,2,17" name="clr" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="1"/>
        <tracedecl fl="c3" loc="c,3,22,3,25" name="inp" dtype_id="2"/>
        <tracedecl fl="c4" loc="c,4,24,4,25" name="q" dtype_id="2"/>
        <tracedecl fl="c2" loc="c,2,8,2,12" name="register16 load" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,14,2,17" name="register16 clr" dtype_id="1"/>
        <tracedecl fl="c2" loc="c,2,19,2,22" name="register16 clk" dtype_id="1"/>
        <tracedecl fl="c3" loc="c,3,22,3,25" name="register16 inp" dtype_id="2"/>
        <tracedecl fl="c4" loc="c,4,24,4,25" name="register16 q" dtype_id="2"/>
      </cfunc>
      <cfunc fl="c6" loc="c,6,2,6,8" name="_sequent__TOP__1">
        <if fl="c7" loc="c,7,3,7,5">
          <varref fl="c7" loc="c,7,7,7,10" name="clr" dtype_id="3"/>
          <assigndly fl="c8" loc="c,8,6,8,8" dtype_id="4">
            <const fl="c8" loc="c,8,9,8,10" name="16&apos;h0" dtype_id="4"/>
            <varref fl="c8" loc="c,8,4,8,5" name="q" dtype_id="4"/>
          </assigndly>
          <if fl="c9" loc="c,9,8,9,10">
            <varref fl="c9" loc="c,9,12,9,16" name="load" dtype_id="3"/>
            <assigndly fl="c10" loc="c,10,6,10,8" dtype_id="4">
              <varref fl="c10" loc="c,10,9,10,12" name="inp" dtype_id="4"/>
              <varref fl="c10" loc="c,10,4,10,5" name="q" dtype_id="4"/>
            </assigndly>
          </if>
        </if>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_eval">
        <if fl="c6" loc="c,6,9,6,10">
          <and fl="c6" loc="c,6,11,6,18" dtype_id="3">
            <ccast fl="c6" loc="c,6,11,6,18" dtype_id="3">
              <varref fl="c6" loc="c,6,11,6,18" name="clk" dtype_id="3"/>
            </ccast>
            <not fl="c6" loc="c,6,11,6,18" dtype_id="3">
              <ccast fl="c6" loc="c,6,11,6,18" dtype_id="3">
                <varref fl="c6" loc="c,6,11,6,18" name="__Vclklast__TOP__clk" dtype_id="3"/>
              </ccast>
            </not>
          </and>
          <ccall fl="c6" loc="c,6,2,6,8"/>
        </if>
        <assign fl="c2" loc="c,2,19,2,22" dtype_id="3">
          <varref fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="3"/>
          <varref fl="c2" loc="c,2,19,2,22" name="__Vclklast__TOP__clk" dtype_id="3"/>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_eval_initial">
        <assign fl="c2" loc="c,2,19,2,22" dtype_id="3">
          <varref fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="3"/>
          <varref fl="c2" loc="c,2,19,2,22" name="__Vclklast__TOP__clk" dtype_id="3"/>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_eval_settle"/>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_final"/>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_change_request">
        <creturn fl="c1" loc="c,1,8,1,18">
          <ccall fl="c1" loc="c,1,8,1,18"/>
        </creturn>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_change_request_1">
        <changedet fl="c1" loc="c,1,8,1,18"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceRegister">
        <text fl="c1" loc="c,1,8,1,18"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,18" dtype_id="5"/>
        <text fl="c1" loc="c,1,8,1,18"/>
        <text fl="c1" loc="c,1,8,1,18"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,18" dtype_id="5"/>
        <text fl="c1" loc="c,1,8,1,18"/>
        <text fl="c1" loc="c,1,8,1,18"/>
        <addrofcfunc fl="c1" loc="c,1,8,1,18" dtype_id="5"/>
        <text fl="c1" loc="c,1,8,1,18"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceFullTop0">
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <ccall fl="c1" loc="c,1,8,1,18"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceFullSub0">
        <traceinc fl="c2" loc="c,2,8,2,12" dtype_id="1">
          <varref fl="c2" loc="c,2,8,2,12" name="load" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,14,2,17" dtype_id="1">
          <varref fl="c2" loc="c,2,14,2,17" name="clr" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,19,2,22" dtype_id="1">
          <varref fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c3" loc="c,3,22,3,25" dtype_id="2">
          <varref fl="c3" loc="c,3,22,3,25" name="inp" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c4" loc="c,4,24,4,25" dtype_id="2">
          <varref fl="c4" loc="c,4,24,4,25" name="q" dtype_id="4"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceChgTop0">
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <ccall fl="c1" loc="c,1,8,1,18"/>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceChgSub0">
        <traceinc fl="c2" loc="c,2,8,2,12" dtype_id="1">
          <varref fl="c2" loc="c,2,8,2,12" name="load" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,14,2,17" dtype_id="1">
          <varref fl="c2" loc="c,2,14,2,17" name="clr" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c2" loc="c,2,19,2,22" dtype_id="1">
          <varref fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="3"/>
        </traceinc>
        <traceinc fl="c3" loc="c,3,22,3,25" dtype_id="2">
          <varref fl="c3" loc="c,3,22,3,25" name="inp" dtype_id="4"/>
        </traceinc>
        <traceinc fl="c4" loc="c,4,24,4,25" dtype_id="2">
          <varref fl="c4" loc="c,4,24,4,25" name="q" dtype_id="4"/>
        </traceinc>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="traceCleanup">
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <var fl="c1" loc="c,1,8,1,18" name="__Vm_traceActivity" dtype_id="6" vartype="" origName="__Vm_traceActivity"/>
        <cstmt fl="c1" loc="c,1,8,1,18">
          <text fl="c1" loc="c,1,8,1,18"/>
        </cstmt>
        <assign fl="c1" loc="c,1,8,1,18" dtype_id="7">
          <const fl="c1" loc="c,1,8,1,18" name="1&apos;h0" dtype_id="7"/>
          <arraysel fl="c1" loc="c,1,8,1,18" dtype_id="7">
            <varref fl="c1" loc="c,1,8,1,18" name="__Vm_traceActivity" dtype_id="6"/>
            <const fl="c1" loc="c,1,8,1,18" name="32&apos;h0" dtype_id="8"/>
          </arraysel>
        </assign>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_eval_debug_assertions">
        <if fl="c2" loc="c,2,8,2,12">
          <and fl="c2" loc="c,2,8,2,12" dtype_id="1">
            <varref fl="c2" loc="c,2,8,2,12" name="load" dtype_id="1"/>
            <const fl="c2" loc="c,2,8,2,12" name="8&apos;hfe" dtype_id="9"/>
          </and>
          <cstmt fl="c2" loc="c,2,8,2,12">
            <text fl="c2" loc="c,2,8,2,12"/>
          </cstmt>
        </if>
        <if fl="c2" loc="c,2,14,2,17">
          <and fl="c2" loc="c,2,14,2,17" dtype_id="1">
            <varref fl="c2" loc="c,2,14,2,17" name="clr" dtype_id="1"/>
            <const fl="c2" loc="c,2,14,2,17" name="8&apos;hfe" dtype_id="9"/>
          </and>
          <cstmt fl="c2" loc="c,2,14,2,17">
            <text fl="c2" loc="c,2,14,2,17"/>
          </cstmt>
        </if>
        <if fl="c2" loc="c,2,19,2,22">
          <and fl="c2" loc="c,2,19,2,22" dtype_id="1">
            <varref fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="1"/>
            <const fl="c2" loc="c,2,19,2,22" name="8&apos;hfe" dtype_id="9"/>
          </and>
          <cstmt fl="c2" loc="c,2,19,2,22">
            <text fl="c2" loc="c,2,19,2,22"/>
          </cstmt>
        </if>
      </cfunc>
      <cfunc fl="c1" loc="c,1,8,1,18" name="_ctor_var_reset">
        <creset fl="c2" loc="c,2,8,2,12">
          <varref fl="c2" loc="c,2,8,2,12" name="load" dtype_id="1"/>
        </creset>
        <creset fl="c2" loc="c,2,14,2,17">
          <varref fl="c2" loc="c,2,14,2,17" name="clr" dtype_id="1"/>
        </creset>
        <creset fl="c2" loc="c,2,19,2,22">
          <varref fl="c2" loc="c,2,19,2,22" name="clk" dtype_id="1"/>
        </creset>
        <creset fl="c3" loc="c,3,22,3,25">
          <varref fl="c3" loc="c,3,22,3,25" name="inp" dtype_id="2"/>
        </creset>
        <creset fl="c4" loc="c,4,24,4,25">
          <varref fl="c4" loc="c,4,24,4,25" name="q" dtype_id="2"/>
        </creset>
      </cfunc>
      <cuse fl="c1" loc="c,1,8,1,18" name="VerilatedVcd"/>
    </module>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16__Syms.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16__Syms.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16__Trace__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16__Trace.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16_$root.h"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16_$root__Slow.cpp"/>
    <cfile fl="a0" loc="a,0,0,0,0" name="obj_dir/Vregister16_$root.cpp"/>
    <typetable fl="a0" loc="a,0,0,0,0">
      <basicdtype fl="c7" loc="c,7,11,7,13" id="1" name="logic"/>
      <basicdtype fl="c3" loc="c,3,11,3,12" id="2" name="logic" left="15" right="0"/>
      <basicdtype fl="c1" loc="c,1,8,1,18" id="10" name="logic"/>
      <basicdtype fl="c1" loc="c,1,8,1,18" id="8" name="logic" left="31" right="0"/>
      <unpackarraydtype fl="c1" loc="c,1,8,1,18" id="6" sub_dtype_id="10">
        <range fl="c1" loc="c,1,8,1,18">
          <const fl="c1" loc="c,1,8,1,18" name="32&apos;h0" dtype_id="8"/>
          <const fl="c1" loc="c,1,8,1,18" name="32&apos;h0" dtype_id="8"/>
        </range>
      </unpackarraydtype>
      <basicdtype fl="c1" loc="c,1,8,1,18" id="5" name="chandle" left="63" right="0"/>
      <basicdtype fl="c7" loc="c,7,7,7,10" id="3" name="logic" left="31" right="0"/>
      <basicdtype fl="c8" loc="c,8,9,8,10" id="4" name="logic" left="31" right="0"/>
      <basicdtype fl="c1" loc="c,1,8,1,18" id="7" name="logic" left="31" right="0"/>
      <basicdtype fl="c2" loc="c,2,8,2,12" id="9" name="logic" left="7" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
