Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb 23 14:41:01 2025
| Host         : luis-UX461UA running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.462ns  (logic 5.205ns (35.991%)  route 9.257ns (64.009%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.235     6.266    led_OBUF[5]
    SLICE_X65Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.390 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.567    10.958    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.462 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.462    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.166ns  (logic 5.346ns (37.741%)  route 8.819ns (62.259%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.233     6.264    led_OBUF[5]
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.388 r  led_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           1.034     7.423    led_OBUF[10]
    SLICE_X65Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.547 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.097    10.644    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.166 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.166    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.465ns  (logic 5.535ns (41.109%)  route 7.929ns (58.891%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.233     6.264    led_OBUF[5]
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.388 r  led_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.633     7.022    led_OBUF[10]
    SLICE_X65Y45         LUT4 (Prop_lut4_I2_O)        0.119     7.141 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.608     9.749    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.715    13.465 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.465    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.266ns  (logic 5.343ns (40.274%)  route 7.923ns (59.726%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.233     6.264    led_OBUF[5]
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.388 r  led_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.801     7.190    led_OBUF[10]
    SLICE_X65Y45         LUT3 (Prop_lut3_I1_O)        0.124     7.314 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.434     9.748    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.266 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.266    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.128ns  (logic 5.557ns (42.325%)  route 7.572ns (57.675%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.233     6.264    led_OBUF[5]
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.388 r  led_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.801     7.190    led_OBUF[10]
    SLICE_X65Y45         LUT2 (Prop_lut2_I1_O)        0.150     7.340 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.083     9.422    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    13.128 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.128    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.920ns  (logic 5.340ns (41.333%)  route 7.580ns (58.667%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.233     6.264    led_OBUF[5]
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.388 r  led_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.633     7.022    led_OBUF[10]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.146 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.259     9.405    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.920 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.920    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.801ns  (logic 5.437ns (46.075%)  route 6.363ns (53.925%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.235     6.266    led_OBUF[5]
    SLICE_X65Y37         LUT5 (Prop_lut5_I2_O)        0.150     6.416 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.090    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    11.801 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.801    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 5.226ns (45.631%)  route 6.227ns (54.369%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           3.233     6.264    led_OBUF[5]
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.124     6.388 r  led_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           1.539     7.928    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    11.453 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.453    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 5.115ns (55.250%)  route 4.143ns (44.750%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           1.566     3.027    sw_IBUF[1]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     3.151 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     5.728    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.258 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.258    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 5.398ns (58.508%)  route 3.828ns (41.492%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           1.455     2.908    sw_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.032 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.655     3.686    led_OBUF[5]
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.118     3.804 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.523    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703     9.225 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.225    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.492ns (65.792%)  route 0.776ns (34.208%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           0.481     0.701    sw_IBUF[9]
    SLICE_X65Y37         LUT6 (Prop_lut6_I5_O)        0.045     0.746 r  led_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.294     1.041    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.267 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.267    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.524ns (66.181%)  route 0.779ns (33.819%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           0.420     0.638    sw_IBUF[6]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.042     0.680 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.039    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.302 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.302    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.470ns (63.758%)  route 0.836ns (36.242%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           0.420     0.638    sw_IBUF[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.683 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.099    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.306 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.306    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.487ns (64.044%)  route 0.835ns (35.956%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.410     0.642    sw_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.687 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.112    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.322 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.322    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.533ns (65.631%)  route 0.803ns (34.369%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.361     0.582    sw_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.048     0.630 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.072    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.336 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.336    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.536ns (65.533%)  route 0.808ns (34.467%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           0.480     0.703    sw_IBUF[8]
    SLICE_X65Y37         LUT5 (Prop_lut5_I4_O)        0.042     0.745 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.072    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.271     2.344 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.344    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.490ns (63.423%)  route 0.859ns (36.577%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           0.354     0.583    sw_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.628 r  led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.505     1.134    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.349 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.349    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.557ns (65.169%)  route 0.832ns (34.831%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.410     0.642    sw_IBUF[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.049     0.691 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.113    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.390 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.390    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.472ns (60.573%)  route 0.958ns (39.427%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.553     0.774    sw_IBUF[0]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.045     0.819 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.224    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.430 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.430    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.482ns (59.262%)  route 1.019ns (40.738%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=3, routed)           0.447     0.668    sw_IBUF[13]
    SLICE_X65Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.713 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.572     1.285    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.502 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.502    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





