INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sources_1/new/state_transition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_transition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_state_transiation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_state_transition
