`timescale 1ns/1ps

module lfsr_tb;

    reg clock;
    reg reset;
    wire [19:0] rnd;
    

    lfsr uut (
        .clock(clock),
        .reset(reset),
        .rnd(rnd)
    );

    // Clock generation
    initial begin
        clock = 0;
        forever #5 clock = ~clock;
    end

    // Stimulus generation
    initial begin
        reset = 1;
        #10 reset = 0;  // Release reset after 10 time units

        // Monitor output in a loop
        repeat (10000) begin
            #10 $display("Time %t: rnd = %h ", $time, rnd);
         
        end

        // Finish the simulation
        #100000 $finish;
    end

endmodule
