/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_26z;
  reg [3:0] celloutsig_0_27z;
  wire [27:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_35z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_42z;
  wire [9:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_76z;
  wire [14:0] celloutsig_0_77z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [21:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[61:49] + in_data[76:64];
  assign celloutsig_0_77z = { celloutsig_0_35z, celloutsig_0_45z } + { celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_23z };
  assign celloutsig_0_7z = celloutsig_0_2z[14:11] + celloutsig_0_1z[6:3];
  assign celloutsig_1_4z = { in_data[128:125], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } + { in_data[133:129], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[152:133], celloutsig_1_5z, celloutsig_1_6z } + { celloutsig_1_4z[18:0], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_11z[7:6], celloutsig_1_2z } + in_data[156:154];
  assign celloutsig_1_17z = { celloutsig_1_9z[7:2], celloutsig_1_2z, celloutsig_1_7z } + { celloutsig_1_11z[21:15], celloutsig_1_7z };
  assign celloutsig_0_10z = celloutsig_0_1z[11:9] + { celloutsig_0_1z[3:2], celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_2z[10:3] + celloutsig_0_11z[8:1];
  assign celloutsig_0_15z = { celloutsig_0_0z[9], celloutsig_0_7z, celloutsig_0_13z } + celloutsig_0_1z[11:6];
  assign celloutsig_0_26z = { celloutsig_0_2z[15:7], celloutsig_0_14z, celloutsig_0_3z } + celloutsig_0_0z[11:1];
  assign celloutsig_0_5z = celloutsig_0_2z[13:3] < { celloutsig_0_0z[12:4], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_0z[8:4] < in_data[10:6];
  assign celloutsig_1_0z = in_data[111:105] < in_data[116:110];
  assign celloutsig_1_2z = { in_data[149:136], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < { in_data[175:166], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[2:0] < { celloutsig_1_1z[4], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[145:143], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[126:124], celloutsig_1_13z } < celloutsig_1_1z;
  assign celloutsig_0_13z = celloutsig_0_4z[7:3] < celloutsig_0_2z[13:9];
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_10z } < { celloutsig_0_2z[20:11], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_1z[10:6], celloutsig_0_0z } < celloutsig_0_2z[22:5];
  assign celloutsig_0_42z = ~ { celloutsig_0_17z[6:0], celloutsig_0_38z, celloutsig_0_26z };
  assign celloutsig_0_45z = ~ celloutsig_0_42z[14:5];
  assign celloutsig_0_76z = ~ celloutsig_0_42z[8:1];
  assign celloutsig_1_9z = ~ celloutsig_1_4z[12:4];
  assign celloutsig_0_11z = ~ { celloutsig_0_0z[12:3], celloutsig_0_8z };
  assign celloutsig_0_1z = ~ celloutsig_0_0z;
  assign celloutsig_0_16z = ~ { celloutsig_0_11z[3:0], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_17z = ~ { celloutsig_0_1z[6:5], celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_38z = | celloutsig_0_37z[3:1];
  assign celloutsig_1_5z = | { celloutsig_1_4z[13:10], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_8z = | { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = | { celloutsig_0_0z[5:0], celloutsig_0_6z };
  assign celloutsig_0_31z = | { in_data[68], celloutsig_0_27z, celloutsig_0_24z[5:1], celloutsig_0_24z[1] };
  assign celloutsig_0_37z = celloutsig_0_26z ^ { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[77:71], celloutsig_0_3z } ^ celloutsig_0_1z[11:4];
  assign celloutsig_1_1z = in_data[102:97] ^ { in_data[171:167], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_9z } ^ { in_data[105:100], celloutsig_1_18z, celloutsig_1_17z };
  assign celloutsig_0_19z = { celloutsig_0_1z[5:0], celloutsig_0_14z, celloutsig_0_9z } ^ celloutsig_0_12z;
  assign celloutsig_0_2z = { celloutsig_0_1z[12:11], celloutsig_0_1z, celloutsig_0_1z } ^ { in_data[93:79], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_12z[5:0] ^ { celloutsig_0_4z[5:1], celloutsig_0_5z };
  assign celloutsig_0_35z = celloutsig_0_1z[9:5] ^ { celloutsig_0_5z, celloutsig_0_27z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_27z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_27z = celloutsig_0_15z[3:0];
  assign celloutsig_0_24z[5:1] = ~ { celloutsig_0_17z[7:4], celloutsig_0_3z };
  assign celloutsig_0_24z[0] = celloutsig_0_24z[1];
  assign { out_data[128], out_data[110:96], out_data[39:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
