
Heissluftballon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007144  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080072d0  080072d0  000172d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007360  08007360  0002018c  2**0
                  CONTENTS
  4 .ARM          00000008  08007360  08007360  00017360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007368  08007368  0002018c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007368  08007368  00017368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800736c  0800736c  0001736c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000018c  20000000  08007370  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000127c  2000018c  080074fc  0002018c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001408  080074fc  00021408  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c5bb  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000399e  00000000  00000000  0003c777  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001410  00000000  00000000  00040118  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001238  00000000  00000000  00041528  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00008069  00000000  00000000  00042760  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000143ca  00000000  00000000  0004a7c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a7f43  00000000  00000000  0005eb93  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00106ad6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051cc  00000000  00000000  00106b54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000018c 	.word	0x2000018c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080072b8 	.word	0x080072b8

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000190 	.word	0x20000190
 80001c8:	080072b8 	.word	0x080072b8

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b972 	b.w	80004c8 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9e08      	ldr	r6, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	4688      	mov	r8, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d14b      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020a:	428a      	cmp	r2, r1
 800020c:	4615      	mov	r5, r2
 800020e:	d967      	bls.n	80002e0 <__udivmoddi4+0xe4>
 8000210:	fab2 f282 	clz	r2, r2
 8000214:	b14a      	cbz	r2, 800022a <__udivmoddi4+0x2e>
 8000216:	f1c2 0720 	rsb	r7, r2, #32
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	fa20 f707 	lsr.w	r7, r0, r7
 8000222:	4095      	lsls	r5, r2
 8000224:	ea47 0803 	orr.w	r8, r7, r3
 8000228:	4094      	lsls	r4, r2
 800022a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022e:	0c23      	lsrs	r3, r4, #16
 8000230:	fbb8 f7fe 	udiv	r7, r8, lr
 8000234:	fa1f fc85 	uxth.w	ip, r5
 8000238:	fb0e 8817 	mls	r8, lr, r7, r8
 800023c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000240:	fb07 f10c 	mul.w	r1, r7, ip
 8000244:	4299      	cmp	r1, r3
 8000246:	d909      	bls.n	800025c <__udivmoddi4+0x60>
 8000248:	18eb      	adds	r3, r5, r3
 800024a:	f107 30ff 	add.w	r0, r7, #4294967295
 800024e:	f080 811b 	bcs.w	8000488 <__udivmoddi4+0x28c>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 8118 	bls.w	8000488 <__udivmoddi4+0x28c>
 8000258:	3f02      	subs	r7, #2
 800025a:	442b      	add	r3, r5
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0fe 	udiv	r0, r3, lr
 8000264:	fb0e 3310 	mls	r3, lr, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000270:	45a4      	cmp	ip, r4
 8000272:	d909      	bls.n	8000288 <__udivmoddi4+0x8c>
 8000274:	192c      	adds	r4, r5, r4
 8000276:	f100 33ff 	add.w	r3, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x290>
 800027e:	45a4      	cmp	ip, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x290>
 8000284:	3802      	subs	r0, #2
 8000286:	442c      	add	r4, r5
 8000288:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800028c:	eba4 040c 	sub.w	r4, r4, ip
 8000290:	2700      	movs	r7, #0
 8000292:	b11e      	cbz	r6, 800029c <__udivmoddi4+0xa0>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c6 4300 	strd	r4, r3, [r6]
 800029c:	4639      	mov	r1, r7
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xbe>
 80002a6:	2e00      	cmp	r6, #0
 80002a8:	f000 80eb 	beq.w	8000482 <__udivmoddi4+0x286>
 80002ac:	2700      	movs	r7, #0
 80002ae:	e9c6 0100 	strd	r0, r1, [r6]
 80002b2:	4638      	mov	r0, r7
 80002b4:	4639      	mov	r1, r7
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f783 	clz	r7, r3
 80002be:	2f00      	cmp	r7, #0
 80002c0:	d147      	bne.n	8000352 <__udivmoddi4+0x156>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd0>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80fa 	bhi.w	80004c0 <__udivmoddi4+0x2c4>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4698      	mov	r8, r3
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa0>
 80002da:	e9c6 4800 	strd	r4, r8, [r6]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa0>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xe8>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 808f 	bne.w	800040c <__udivmoddi4+0x210>
 80002ee:	1b49      	subs	r1, r1, r5
 80002f0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f4:	fa1f f885 	uxth.w	r8, r5
 80002f8:	2701      	movs	r7, #1
 80002fa:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fe:	0c23      	lsrs	r3, r4, #16
 8000300:	fb0e 111c 	mls	r1, lr, ip, r1
 8000304:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000308:	fb08 f10c 	mul.w	r1, r8, ip
 800030c:	4299      	cmp	r1, r3
 800030e:	d907      	bls.n	8000320 <__udivmoddi4+0x124>
 8000310:	18eb      	adds	r3, r5, r3
 8000312:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000316:	d202      	bcs.n	800031e <__udivmoddi4+0x122>
 8000318:	4299      	cmp	r1, r3
 800031a:	f200 80cd 	bhi.w	80004b8 <__udivmoddi4+0x2bc>
 800031e:	4684      	mov	ip, r0
 8000320:	1a59      	subs	r1, r3, r1
 8000322:	b2a3      	uxth	r3, r4
 8000324:	fbb1 f0fe 	udiv	r0, r1, lr
 8000328:	fb0e 1410 	mls	r4, lr, r0, r1
 800032c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000330:	fb08 f800 	mul.w	r8, r8, r0
 8000334:	45a0      	cmp	r8, r4
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x14c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x14a>
 8000340:	45a0      	cmp	r8, r4
 8000342:	f200 80b6 	bhi.w	80004b2 <__udivmoddi4+0x2b6>
 8000346:	4618      	mov	r0, r3
 8000348:	eba4 0408 	sub.w	r4, r4, r8
 800034c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000350:	e79f      	b.n	8000292 <__udivmoddi4+0x96>
 8000352:	f1c7 0c20 	rsb	ip, r7, #32
 8000356:	40bb      	lsls	r3, r7
 8000358:	fa22 fe0c 	lsr.w	lr, r2, ip
 800035c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000360:	fa01 f407 	lsl.w	r4, r1, r7
 8000364:	fa20 f50c 	lsr.w	r5, r0, ip
 8000368:	fa21 f30c 	lsr.w	r3, r1, ip
 800036c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000370:	4325      	orrs	r5, r4
 8000372:	fbb3 f9f8 	udiv	r9, r3, r8
 8000376:	0c2c      	lsrs	r4, r5, #16
 8000378:	fb08 3319 	mls	r3, r8, r9, r3
 800037c:	fa1f fa8e 	uxth.w	sl, lr
 8000380:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000384:	fb09 f40a 	mul.w	r4, r9, sl
 8000388:	429c      	cmp	r4, r3
 800038a:	fa02 f207 	lsl.w	r2, r2, r7
 800038e:	fa00 f107 	lsl.w	r1, r0, r7
 8000392:	d90b      	bls.n	80003ac <__udivmoddi4+0x1b0>
 8000394:	eb1e 0303 	adds.w	r3, lr, r3
 8000398:	f109 30ff 	add.w	r0, r9, #4294967295
 800039c:	f080 8087 	bcs.w	80004ae <__udivmoddi4+0x2b2>
 80003a0:	429c      	cmp	r4, r3
 80003a2:	f240 8084 	bls.w	80004ae <__udivmoddi4+0x2b2>
 80003a6:	f1a9 0902 	sub.w	r9, r9, #2
 80003aa:	4473      	add	r3, lr
 80003ac:	1b1b      	subs	r3, r3, r4
 80003ae:	b2ad      	uxth	r5, r5
 80003b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b4:	fb08 3310 	mls	r3, r8, r0, r3
 80003b8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003bc:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c0:	45a2      	cmp	sl, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1da>
 80003c4:	eb1e 0404 	adds.w	r4, lr, r4
 80003c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80003cc:	d26b      	bcs.n	80004a6 <__udivmoddi4+0x2aa>
 80003ce:	45a2      	cmp	sl, r4
 80003d0:	d969      	bls.n	80004a6 <__udivmoddi4+0x2aa>
 80003d2:	3802      	subs	r0, #2
 80003d4:	4474      	add	r4, lr
 80003d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003da:	fba0 8902 	umull	r8, r9, r0, r2
 80003de:	eba4 040a 	sub.w	r4, r4, sl
 80003e2:	454c      	cmp	r4, r9
 80003e4:	46c2      	mov	sl, r8
 80003e6:	464b      	mov	r3, r9
 80003e8:	d354      	bcc.n	8000494 <__udivmoddi4+0x298>
 80003ea:	d051      	beq.n	8000490 <__udivmoddi4+0x294>
 80003ec:	2e00      	cmp	r6, #0
 80003ee:	d069      	beq.n	80004c4 <__udivmoddi4+0x2c8>
 80003f0:	ebb1 050a 	subs.w	r5, r1, sl
 80003f4:	eb64 0403 	sbc.w	r4, r4, r3
 80003f8:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003fc:	40fd      	lsrs	r5, r7
 80003fe:	40fc      	lsrs	r4, r7
 8000400:	ea4c 0505 	orr.w	r5, ip, r5
 8000404:	e9c6 5400 	strd	r5, r4, [r6]
 8000408:	2700      	movs	r7, #0
 800040a:	e747      	b.n	800029c <__udivmoddi4+0xa0>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f703 	lsr.w	r7, r0, r3
 8000414:	4095      	lsls	r5, r2
 8000416:	fa01 f002 	lsl.w	r0, r1, r2
 800041a:	fa21 f303 	lsr.w	r3, r1, r3
 800041e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000422:	4338      	orrs	r0, r7
 8000424:	0c01      	lsrs	r1, r0, #16
 8000426:	fbb3 f7fe 	udiv	r7, r3, lr
 800042a:	fa1f f885 	uxth.w	r8, r5
 800042e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000432:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000436:	fb07 f308 	mul.w	r3, r7, r8
 800043a:	428b      	cmp	r3, r1
 800043c:	fa04 f402 	lsl.w	r4, r4, r2
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x256>
 8000442:	1869      	adds	r1, r5, r1
 8000444:	f107 3cff 	add.w	ip, r7, #4294967295
 8000448:	d22f      	bcs.n	80004aa <__udivmoddi4+0x2ae>
 800044a:	428b      	cmp	r3, r1
 800044c:	d92d      	bls.n	80004aa <__udivmoddi4+0x2ae>
 800044e:	3f02      	subs	r7, #2
 8000450:	4429      	add	r1, r5
 8000452:	1acb      	subs	r3, r1, r3
 8000454:	b281      	uxth	r1, r0
 8000456:	fbb3 f0fe 	udiv	r0, r3, lr
 800045a:	fb0e 3310 	mls	r3, lr, r0, r3
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb00 f308 	mul.w	r3, r0, r8
 8000466:	428b      	cmp	r3, r1
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x27e>
 800046a:	1869      	adds	r1, r5, r1
 800046c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000470:	d217      	bcs.n	80004a2 <__udivmoddi4+0x2a6>
 8000472:	428b      	cmp	r3, r1
 8000474:	d915      	bls.n	80004a2 <__udivmoddi4+0x2a6>
 8000476:	3802      	subs	r0, #2
 8000478:	4429      	add	r1, r5
 800047a:	1ac9      	subs	r1, r1, r3
 800047c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000480:	e73b      	b.n	80002fa <__udivmoddi4+0xfe>
 8000482:	4637      	mov	r7, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e709      	b.n	800029c <__udivmoddi4+0xa0>
 8000488:	4607      	mov	r7, r0
 800048a:	e6e7      	b.n	800025c <__udivmoddi4+0x60>
 800048c:	4618      	mov	r0, r3
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x8c>
 8000490:	4541      	cmp	r1, r8
 8000492:	d2ab      	bcs.n	80003ec <__udivmoddi4+0x1f0>
 8000494:	ebb8 0a02 	subs.w	sl, r8, r2
 8000498:	eb69 020e 	sbc.w	r2, r9, lr
 800049c:	3801      	subs	r0, #1
 800049e:	4613      	mov	r3, r2
 80004a0:	e7a4      	b.n	80003ec <__udivmoddi4+0x1f0>
 80004a2:	4660      	mov	r0, ip
 80004a4:	e7e9      	b.n	800047a <__udivmoddi4+0x27e>
 80004a6:	4618      	mov	r0, r3
 80004a8:	e795      	b.n	80003d6 <__udivmoddi4+0x1da>
 80004aa:	4667      	mov	r7, ip
 80004ac:	e7d1      	b.n	8000452 <__udivmoddi4+0x256>
 80004ae:	4681      	mov	r9, r0
 80004b0:	e77c      	b.n	80003ac <__udivmoddi4+0x1b0>
 80004b2:	3802      	subs	r0, #2
 80004b4:	442c      	add	r4, r5
 80004b6:	e747      	b.n	8000348 <__udivmoddi4+0x14c>
 80004b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004bc:	442b      	add	r3, r5
 80004be:	e72f      	b.n	8000320 <__udivmoddi4+0x124>
 80004c0:	4638      	mov	r0, r7
 80004c2:	e708      	b.n	80002d6 <__udivmoddi4+0xda>
 80004c4:	4637      	mov	r7, r6
 80004c6:	e6e9      	b.n	800029c <__udivmoddi4+0xa0>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b088      	sub	sp, #32
 80004d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d2:	f107 030c 	add.w	r3, r7, #12
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	609a      	str	r2, [r3, #8]
 80004de:	60da      	str	r2, [r3, #12]
 80004e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e2:	4b43      	ldr	r3, [pc, #268]	; (80005f0 <MX_GPIO_Init+0x124>)
 80004e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004e6:	4a42      	ldr	r2, [pc, #264]	; (80005f0 <MX_GPIO_Init+0x124>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004ee:	4b40      	ldr	r3, [pc, #256]	; (80005f0 <MX_GPIO_Init+0x124>)
 80004f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004f2:	f003 0304 	and.w	r3, r3, #4
 80004f6:	60bb      	str	r3, [r7, #8]
 80004f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004fa:	4b3d      	ldr	r3, [pc, #244]	; (80005f0 <MX_GPIO_Init+0x124>)
 80004fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004fe:	4a3c      	ldr	r2, [pc, #240]	; (80005f0 <MX_GPIO_Init+0x124>)
 8000500:	f043 0301 	orr.w	r3, r3, #1
 8000504:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000506:	4b3a      	ldr	r3, [pc, #232]	; (80005f0 <MX_GPIO_Init+0x124>)
 8000508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800050a:	f003 0301 	and.w	r3, r3, #1
 800050e:	607b      	str	r3, [r7, #4]
 8000510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000512:	4b37      	ldr	r3, [pc, #220]	; (80005f0 <MX_GPIO_Init+0x124>)
 8000514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000516:	4a36      	ldr	r2, [pc, #216]	; (80005f0 <MX_GPIO_Init+0x124>)
 8000518:	f043 0302 	orr.w	r3, r3, #2
 800051c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800051e:	4b34      	ldr	r3, [pc, #208]	; (80005f0 <MX_GPIO_Init+0x124>)
 8000520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000522:	f003 0302 	and.w	r3, r3, #2
 8000526:	603b      	str	r3, [r7, #0]
 8000528:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|RFM_NSS_Pin, GPIO_PIN_RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	f248 0102 	movw	r1, #32770	; 0x8002
 8000530:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000534:	f000 fe12 	bl	800115c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MAX_CS_Pin|MAX_DRDY_Pin|RFM_RST_Pin, GPIO_PIN_RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	210b      	movs	r1, #11
 800053c:	482d      	ldr	r0, [pc, #180]	; (80005f4 <MX_GPIO_Init+0x128>)
 800053e:	f000 fe0d 	bl	800115c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RFM_DIO2_Pin|RFM_DIO1_Pin;
 8000542:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000546:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000548:	2300      	movs	r3, #0
 800054a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054c:	2300      	movs	r3, #0
 800054e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000550:	f107 030c 	add.w	r3, r7, #12
 8000554:	4619      	mov	r1, r3
 8000556:	4828      	ldr	r0, [pc, #160]	; (80005f8 <MX_GPIO_Init+0x12c>)
 8000558:	f000 fc8e 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = NC_Pin|NCA8_Pin;
 800055c:	f240 1301 	movw	r3, #257	; 0x101
 8000560:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000562:	2303      	movs	r3, #3
 8000564:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056a:	f107 030c 	add.w	r3, r7, #12
 800056e:	4619      	mov	r1, r3
 8000570:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000574:	f000 fc80 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_Pin|RFM_NSS_Pin;
 8000578:	f248 0302 	movw	r3, #32770	; 0x8002
 800057c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057e:	2301      	movs	r3, #1
 8000580:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	2300      	movs	r3, #0
 8000584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	f107 030c 	add.w	r3, r7, #12
 800058e:	4619      	mov	r1, r3
 8000590:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000594:	f000 fc70 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PRESSURE_INT_Pin;
 8000598:	2310      	movs	r3, #16
 800059a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800059c:	4b17      	ldr	r3, [pc, #92]	; (80005fc <MX_GPIO_Init+0x130>)
 800059e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PRESSURE_INT_GPIO_Port, &GPIO_InitStruct);
 80005a4:	f107 030c 	add.w	r3, r7, #12
 80005a8:	4619      	mov	r1, r3
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ae:	f000 fc63 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MAX_CS_Pin|MAX_DRDY_Pin|RFM_RST_Pin;
 80005b2:	230b      	movs	r3, #11
 80005b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b6:	2301      	movs	r3, #1
 80005b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	2300      	movs	r3, #0
 80005bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005be:	2300      	movs	r3, #0
 80005c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c2:	f107 030c 	add.w	r3, r7, #12
 80005c6:	4619      	mov	r1, r3
 80005c8:	480a      	ldr	r0, [pc, #40]	; (80005f4 <MX_GPIO_Init+0x128>)
 80005ca:	f000 fc55 	bl	8000e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RFM_DIO5_Pin|RFM_DIO3_Pin|RFM_DIO4_Pin|RFM_DIO0_Pin;
 80005ce:	23f0      	movs	r3, #240	; 0xf0
 80005d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005d2:	2300      	movs	r3, #0
 80005d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	4619      	mov	r1, r3
 80005e0:	4804      	ldr	r0, [pc, #16]	; (80005f4 <MX_GPIO_Init+0x128>)
 80005e2:	f000 fc49 	bl	8000e78 <HAL_GPIO_Init>

}
 80005e6:	bf00      	nop
 80005e8:	3720      	adds	r7, #32
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40021000 	.word	0x40021000
 80005f4:	48000400 	.word	0x48000400
 80005f8:	48000800 	.word	0x48000800
 80005fc:	10110000 	.word	0x10110000

08000600 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000604:	4b1b      	ldr	r3, [pc, #108]	; (8000674 <MX_I2C1_Init+0x74>)
 8000606:	4a1c      	ldr	r2, [pc, #112]	; (8000678 <MX_I2C1_Init+0x78>)
 8000608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 800060a:	4b1a      	ldr	r3, [pc, #104]	; (8000674 <MX_I2C1_Init+0x74>)
 800060c:	4a1b      	ldr	r2, [pc, #108]	; (800067c <MX_I2C1_Init+0x7c>)
 800060e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000610:	4b18      	ldr	r3, [pc, #96]	; (8000674 <MX_I2C1_Init+0x74>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000616:	4b17      	ldr	r3, [pc, #92]	; (8000674 <MX_I2C1_Init+0x74>)
 8000618:	2201      	movs	r2, #1
 800061a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800061c:	4b15      	ldr	r3, [pc, #84]	; (8000674 <MX_I2C1_Init+0x74>)
 800061e:	2200      	movs	r2, #0
 8000620:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000622:	4b14      	ldr	r3, [pc, #80]	; (8000674 <MX_I2C1_Init+0x74>)
 8000624:	2200      	movs	r2, #0
 8000626:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000628:	4b12      	ldr	r3, [pc, #72]	; (8000674 <MX_I2C1_Init+0x74>)
 800062a:	2200      	movs	r2, #0
 800062c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800062e:	4b11      	ldr	r3, [pc, #68]	; (8000674 <MX_I2C1_Init+0x74>)
 8000630:	2200      	movs	r2, #0
 8000632:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000634:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <MX_I2C1_Init+0x74>)
 8000636:	2200      	movs	r2, #0
 8000638:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800063a:	480e      	ldr	r0, [pc, #56]	; (8000674 <MX_I2C1_Init+0x74>)
 800063c:	f000 fda6 	bl	800118c <HAL_I2C_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000646:	f000 f8df 	bl	8000808 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800064a:	2100      	movs	r1, #0
 800064c:	4809      	ldr	r0, [pc, #36]	; (8000674 <MX_I2C1_Init+0x74>)
 800064e:	f000 fe2c 	bl	80012aa <HAL_I2CEx_ConfigAnalogFilter>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000658:	f000 f8d6 	bl	8000808 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800065c:	2100      	movs	r1, #0
 800065e:	4805      	ldr	r0, [pc, #20]	; (8000674 <MX_I2C1_Init+0x74>)
 8000660:	f000 fe6e 	bl	8001340 <HAL_I2CEx_ConfigDigitalFilter>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800066a:	f000 f8cd 	bl	8000808 <Error_Handler>
  }

}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	200003cc 	.word	0x200003cc
 8000678:	40005400 	.word	0x40005400
 800067c:	00707cbb 	.word	0x00707cbb

08000680 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a18      	ldr	r2, [pc, #96]	; (8000700 <HAL_I2C_MspInit+0x80>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d129      	bne.n	80006f6 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a2:	4b18      	ldr	r3, [pc, #96]	; (8000704 <HAL_I2C_MspInit+0x84>)
 80006a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006a6:	4a17      	ldr	r2, [pc, #92]	; (8000704 <HAL_I2C_MspInit+0x84>)
 80006a8:	f043 0301 	orr.w	r3, r3, #1
 80006ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006ae:	4b15      	ldr	r3, [pc, #84]	; (8000704 <HAL_I2C_MspInit+0x84>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006b2:	f003 0301 	and.w	r3, r3, #1
 80006b6:	613b      	str	r3, [r7, #16]
 80006b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80006ba:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80006be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006c0:	2312      	movs	r3, #18
 80006c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006c4:	2301      	movs	r3, #1
 80006c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006c8:	2303      	movs	r3, #3
 80006ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006cc:	2304      	movs	r3, #4
 80006ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	4619      	mov	r1, r3
 80006d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006da:	f000 fbcd 	bl	8000e78 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <HAL_I2C_MspInit+0x84>)
 80006e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006e2:	4a08      	ldr	r2, [pc, #32]	; (8000704 <HAL_I2C_MspInit+0x84>)
 80006e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006e8:	6593      	str	r3, [r2, #88]	; 0x58
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_I2C_MspInit+0x84>)
 80006ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006f6:	bf00      	nop
 80006f8:	3728      	adds	r7, #40	; 0x28
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40005400 	.word	0x40005400
 8000704:	40021000 	.word	0x40021000

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070c:	f000 fa31 	bl	8000b72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000710:	f000 f80b 	bl	800072a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000714:	f7ff feda 	bl	80004cc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000718:	f7ff ff72 	bl	8000600 <MX_I2C1_Init>
  MX_SPI1_Init();
 800071c:	f000 f87c 	bl	8000818 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000720:	f000 f98c 	bl	8000a3c <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 8000724:	f006 f822 	bl	800676c <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000728:	e7fe      	b.n	8000728 <main+0x20>

0800072a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	b0a4      	sub	sp, #144	; 0x90
 800072e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000730:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000734:	2244      	movs	r2, #68	; 0x44
 8000736:	2100      	movs	r1, #0
 8000738:	4618      	mov	r0, r3
 800073a:	f006 fdb5 	bl	80072a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	2234      	movs	r2, #52	; 0x34
 8000752:	2100      	movs	r1, #0
 8000754:	4618      	mov	r0, r3
 8000756:	f006 fda7 	bl	80072a8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800075a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800075e:	f001 fd8d 	bl	800227c <HAL_PWREx_ControlVoltageScaling>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <SystemClock_Config+0x42>
  {
    Error_Handler();
 8000768:	f000 f84e 	bl	8000808 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 800076c:	2322      	movs	r3, #34	; 0x22
 800076e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000770:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000774:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000776:	2301      	movs	r3, #1
 8000778:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800077a:	2340      	movs	r3, #64	; 0x40
 800077c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077e:	2302      	movs	r3, #2
 8000780:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000782:	2302      	movs	r3, #2
 8000784:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000786:	2302      	movs	r3, #2
 8000788:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 8;
 800078c:	2308      	movs	r3, #8
 800078e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000792:	2302      	movs	r3, #2
 8000794:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000798:	2302      	movs	r3, #2
 800079a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007a2:	4618      	mov	r0, r3
 80007a4:	f001 fdd0 	bl	8002348 <HAL_RCC_OscConfig>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80007ae:	f000 f82b 	bl	8000808 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b2:	230f      	movs	r3, #15
 80007b4:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b6:	2303      	movs	r3, #3
 80007b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ba:	2300      	movs	r3, #0
 80007bc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c2:	2300      	movs	r3, #0
 80007c4:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007ca:	2101      	movs	r1, #1
 80007cc:	4618      	mov	r0, r3
 80007ce:	f002 fa21 	bl	8002c14 <HAL_RCC_ClockConfig>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007d8:	f000 f816 	bl	8000808 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80007dc:	f242 0342 	movw	r3, #8258	; 0x2042
 80007e0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80007ea:	2300      	movs	r3, #0
 80007ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	4618      	mov	r0, r3
 80007f2:	f002 fc13 	bl	800301c <HAL_RCCEx_PeriphCLKConfig>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80007fc:	f000 f804 	bl	8000808 <Error_Handler>
  }
}
 8000800:	bf00      	nop
 8000802:	3790      	adds	r7, #144	; 0x90
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800080c:	bf00      	nop
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
	...

08000818 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800081c:	4b1b      	ldr	r3, [pc, #108]	; (800088c <MX_SPI1_Init+0x74>)
 800081e:	4a1c      	ldr	r2, [pc, #112]	; (8000890 <MX_SPI1_Init+0x78>)
 8000820:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000822:	4b1a      	ldr	r3, [pc, #104]	; (800088c <MX_SPI1_Init+0x74>)
 8000824:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000828:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800082a:	4b18      	ldr	r3, [pc, #96]	; (800088c <MX_SPI1_Init+0x74>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000830:	4b16      	ldr	r3, [pc, #88]	; (800088c <MX_SPI1_Init+0x74>)
 8000832:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000836:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000838:	4b14      	ldr	r3, [pc, #80]	; (800088c <MX_SPI1_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800083e:	4b13      	ldr	r3, [pc, #76]	; (800088c <MX_SPI1_Init+0x74>)
 8000840:	2200      	movs	r2, #0
 8000842:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000844:	4b11      	ldr	r3, [pc, #68]	; (800088c <MX_SPI1_Init+0x74>)
 8000846:	f44f 7200 	mov.w	r2, #512	; 0x200
 800084a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_SPI1_Init+0x74>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <MX_SPI1_Init+0x74>)
 8000854:	2200      	movs	r2, #0
 8000856:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <MX_SPI1_Init+0x74>)
 800085a:	2200      	movs	r2, #0
 800085c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	; (800088c <MX_SPI1_Init+0x74>)
 8000860:	2200      	movs	r2, #0
 8000862:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000864:	4b09      	ldr	r3, [pc, #36]	; (800088c <MX_SPI1_Init+0x74>)
 8000866:	2207      	movs	r2, #7
 8000868:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800086a:	4b08      	ldr	r3, [pc, #32]	; (800088c <MX_SPI1_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000870:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_SPI1_Init+0x74>)
 8000872:	2208      	movs	r2, #8
 8000874:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	; (800088c <MX_SPI1_Init+0x74>)
 8000878:	f002 fd56 	bl	8003328 <HAL_SPI_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000882:	f7ff ffc1 	bl	8000808 <Error_Handler>
  }

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000418 	.word	0x20000418
 8000890:	40013000 	.word	0x40013000

08000894 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	; 0x28
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a17      	ldr	r2, [pc, #92]	; (8000910 <HAL_SPI_MspInit+0x7c>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d128      	bne.n	8000908 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008b6:	4b17      	ldr	r3, [pc, #92]	; (8000914 <HAL_SPI_MspInit+0x80>)
 80008b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008ba:	4a16      	ldr	r2, [pc, #88]	; (8000914 <HAL_SPI_MspInit+0x80>)
 80008bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008c0:	6613      	str	r3, [r2, #96]	; 0x60
 80008c2:	4b14      	ldr	r3, [pc, #80]	; (8000914 <HAL_SPI_MspInit+0x80>)
 80008c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	4b11      	ldr	r3, [pc, #68]	; (8000914 <HAL_SPI_MspInit+0x80>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	4a10      	ldr	r2, [pc, #64]	; (8000914 <HAL_SPI_MspInit+0x80>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <HAL_SPI_MspInit+0x80>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80008e6:	23e0      	movs	r3, #224	; 0xe0
 80008e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ea:	2302      	movs	r3, #2
 80008ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f2:	2303      	movs	r3, #3
 80008f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80008f6:	2305      	movs	r3, #5
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	4619      	mov	r1, r3
 8000900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000904:	f000 fab8 	bl	8000e78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000908:	bf00      	nop
 800090a:	3728      	adds	r7, #40	; 0x28
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40013000 	.word	0x40013000
 8000914:	40021000 	.word	0x40021000

08000918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	4b0f      	ldr	r3, [pc, #60]	; (800095c <HAL_MspInit+0x44>)
 8000920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000922:	4a0e      	ldr	r2, [pc, #56]	; (800095c <HAL_MspInit+0x44>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6613      	str	r3, [r2, #96]	; 0x60
 800092a:	4b0c      	ldr	r3, [pc, #48]	; (800095c <HAL_MspInit+0x44>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	4b09      	ldr	r3, [pc, #36]	; (800095c <HAL_MspInit+0x44>)
 8000938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800093a:	4a08      	ldr	r2, [pc, #32]	; (800095c <HAL_MspInit+0x44>)
 800093c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000940:	6593      	str	r3, [r2, #88]	; 0x58
 8000942:	4b06      	ldr	r3, [pc, #24]	; (800095c <HAL_MspInit+0x44>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	bf00      	nop
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000972:	e7fe      	b.n	8000972 <HardFault_Handler+0x4>

08000974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000978:	e7fe      	b.n	8000978 <MemManage_Handler+0x4>

0800097a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800097e:	e7fe      	b.n	800097e <BusFault_Handler+0x4>

08000980 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000984:	e7fe      	b.n	8000984 <UsageFault_Handler+0x4>

08000986 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b4:	f000 f930 	bl	8000c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}

080009bc <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80009c0:	4802      	ldr	r0, [pc, #8]	; (80009cc <USB_IRQHandler+0x10>)
 80009c2:	f000 fe13 	bl	80015ec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20001194 	.word	0x20001194

080009d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009d4:	4b17      	ldr	r3, [pc, #92]	; (8000a34 <SystemInit+0x64>)
 80009d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009da:	4a16      	ldr	r2, [pc, #88]	; (8000a34 <SystemInit+0x64>)
 80009dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80009e4:	4b14      	ldr	r3, [pc, #80]	; (8000a38 <SystemInit+0x68>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a13      	ldr	r2, [pc, #76]	; (8000a38 <SystemInit+0x68>)
 80009ea:	f043 0301 	orr.w	r3, r3, #1
 80009ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80009f0:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <SystemInit+0x68>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80009f6:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <SystemInit+0x68>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a0f      	ldr	r2, [pc, #60]	; (8000a38 <SystemInit+0x68>)
 80009fc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000a00:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000a04:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000a06:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <SystemInit+0x68>)
 8000a08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a0c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <SystemInit+0x68>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a09      	ldr	r2, [pc, #36]	; (8000a38 <SystemInit+0x68>)
 8000a14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a18:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000a1a:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <SystemInit+0x68>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <SystemInit+0x64>)
 8000a22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a26:	609a      	str	r2, [r3, #8]
#endif
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	e000ed00 	.word	0xe000ed00
 8000a38:	40021000 	.word	0x40021000

08000a3c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000a40:	4b14      	ldr	r3, [pc, #80]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a42:	4a15      	ldr	r2, [pc, #84]	; (8000a98 <MX_USART2_UART_Init+0x5c>)
 8000a44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a46:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4e:	4b11      	ldr	r3, [pc, #68]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a54:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a5a:	4b0e      	ldr	r3, [pc, #56]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a60:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a62:	220c      	movs	r2, #12
 8000a64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a66:	4b0b      	ldr	r3, [pc, #44]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a6c:	4b09      	ldr	r3, [pc, #36]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a72:	4b08      	ldr	r3, [pc, #32]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a78:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a7e:	4805      	ldr	r0, [pc, #20]	; (8000a94 <MX_USART2_UART_Init+0x58>)
 8000a80:	f002 fcdc 	bl	800343c <HAL_UART_Init>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a8a:	f7ff febd 	bl	8000808 <Error_Handler>
  }

}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	2000047c 	.word	0x2000047c
 8000a98:	40004400 	.word	0x40004400

08000a9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08a      	sub	sp, #40	; 0x28
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa4:	f107 0314 	add.w	r3, r7, #20
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
 8000aac:	605a      	str	r2, [r3, #4]
 8000aae:	609a      	str	r2, [r3, #8]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a17      	ldr	r2, [pc, #92]	; (8000b18 <HAL_UART_MspInit+0x7c>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d128      	bne.n	8000b10 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000abe:	4b17      	ldr	r3, [pc, #92]	; (8000b1c <HAL_UART_MspInit+0x80>)
 8000ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ac2:	4a16      	ldr	r2, [pc, #88]	; (8000b1c <HAL_UART_MspInit+0x80>)
 8000ac4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ac8:	6593      	str	r3, [r2, #88]	; 0x58
 8000aca:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <HAL_UART_MspInit+0x80>)
 8000acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad6:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <HAL_UART_MspInit+0x80>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ada:	4a10      	ldr	r2, [pc, #64]	; (8000b1c <HAL_UART_MspInit+0x80>)
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <HAL_UART_MspInit+0x80>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aee:	230c      	movs	r3, #12
 8000af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af2:	2302      	movs	r3, #2
 8000af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afa:	2303      	movs	r3, #3
 8000afc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000afe:	2307      	movs	r3, #7
 8000b00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b02:	f107 0314 	add.w	r3, r7, #20
 8000b06:	4619      	mov	r1, r3
 8000b08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0c:	f000 f9b4 	bl	8000e78 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	; 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40004400 	.word	0x40004400
 8000b1c:	40021000 	.word	0x40021000

08000b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b58 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b24:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b26:	e003      	b.n	8000b30 <LoopCopyDataInit>

08000b28 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b2a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b2c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b2e:	3104      	adds	r1, #4

08000b30 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b30:	480b      	ldr	r0, [pc, #44]	; (8000b60 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b32:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000b34:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b36:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b38:	d3f6      	bcc.n	8000b28 <CopyDataInit>
	ldr	r2, =_sbss
 8000b3a:	4a0b      	ldr	r2, [pc, #44]	; (8000b68 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000b3c:	e002      	b.n	8000b44 <LoopFillZerobss>

08000b3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b3e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b40:	f842 3b04 	str.w	r3, [r2], #4

08000b44 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b44:	4b09      	ldr	r3, [pc, #36]	; (8000b6c <LoopForever+0x16>)
	cmp	r2, r3
 8000b46:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b48:	d3f9      	bcc.n	8000b3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b4a:	f7ff ff41 	bl	80009d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b4e:	f006 fb87 	bl	8007260 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b52:	f7ff fdd9 	bl	8000708 <main>

08000b56 <LoopForever>:

LoopForever:
    b LoopForever
 8000b56:	e7fe      	b.n	8000b56 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b58:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8000b5c:	08007370 	.word	0x08007370
	ldr	r0, =_sdata
 8000b60:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000b64:	2000018c 	.word	0x2000018c
	ldr	r2, =_sbss
 8000b68:	2000018c 	.word	0x2000018c
	ldr	r3, = _ebss
 8000b6c:	20001408 	.word	0x20001408

08000b70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b70:	e7fe      	b.n	8000b70 <ADC1_2_IRQHandler>

08000b72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b082      	sub	sp, #8
 8000b76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	f000 f939 	bl	8000df4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b82:	2000      	movs	r0, #0
 8000b84:	f000 f80e 	bl	8000ba4 <HAL_InitTick>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d002      	beq.n	8000b94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	71fb      	strb	r3, [r7, #7]
 8000b92:	e001      	b.n	8000b98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b94:	f7ff fec0 	bl	8000918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b98:	79fb      	ldrb	r3, [r7, #7]
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bac:	2300      	movs	r3, #0
 8000bae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000bb0:	4b16      	ldr	r3, [pc, #88]	; (8000c0c <HAL_InitTick+0x68>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d022      	beq.n	8000bfe <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000bb8:	4b15      	ldr	r3, [pc, #84]	; (8000c10 <HAL_InitTick+0x6c>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b13      	ldr	r3, [pc, #76]	; (8000c0c <HAL_InitTick+0x68>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000bc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f000 f946 	bl	8000e5e <HAL_SYSTICK_Config>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d10f      	bne.n	8000bf8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2b0f      	cmp	r3, #15
 8000bdc:	d809      	bhi.n	8000bf2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bde:	2200      	movs	r2, #0
 8000be0:	6879      	ldr	r1, [r7, #4]
 8000be2:	f04f 30ff 	mov.w	r0, #4294967295
 8000be6:	f000 f910 	bl	8000e0a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bea:	4a0a      	ldr	r2, [pc, #40]	; (8000c14 <HAL_InitTick+0x70>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	6013      	str	r3, [r2, #0]
 8000bf0:	e007      	b.n	8000c02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	73fb      	strb	r3, [r7, #15]
 8000bf6:	e004      	b.n	8000c02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	73fb      	strb	r3, [r7, #15]
 8000bfc:	e001      	b.n	8000c02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	20000000 	.word	0x20000000
 8000c14:	20000004 	.word	0x20000004

08000c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c1c:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <HAL_IncTick+0x1c>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <HAL_IncTick+0x20>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4413      	add	r3, r2
 8000c26:	4a03      	ldr	r2, [pc, #12]	; (8000c34 <HAL_IncTick+0x1c>)
 8000c28:	6013      	str	r3, [r2, #0]
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	200004fc 	.word	0x200004fc
 8000c38:	20000008 	.word	0x20000008

08000c3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <HAL_GetTick+0x14>)
 8000c42:	681b      	ldr	r3, [r3, #0]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	200004fc 	.word	0x200004fc

08000c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f003 0307 	and.w	r3, r3, #7
 8000c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c64:	4b0c      	ldr	r3, [pc, #48]	; (8000c98 <__NVIC_SetPriorityGrouping+0x44>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c70:	4013      	ands	r3, r2
 8000c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c86:	4a04      	ldr	r2, [pc, #16]	; (8000c98 <__NVIC_SetPriorityGrouping+0x44>)
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	60d3      	str	r3, [r2, #12]
}
 8000c8c:	bf00      	nop
 8000c8e:	3714      	adds	r7, #20
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca0:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ca2:	68db      	ldr	r3, [r3, #12]
 8000ca4:	0a1b      	lsrs	r3, r3, #8
 8000ca6:	f003 0307 	and.w	r3, r3, #7
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db0b      	blt.n	8000ce2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	f003 021f 	and.w	r2, r3, #31
 8000cd0:	4907      	ldr	r1, [pc, #28]	; (8000cf0 <__NVIC_EnableIRQ+0x38>)
 8000cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd6:	095b      	lsrs	r3, r3, #5
 8000cd8:	2001      	movs	r0, #1
 8000cda:	fa00 f202 	lsl.w	r2, r0, r2
 8000cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ce2:	bf00      	nop
 8000ce4:	370c      	adds	r7, #12
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000e100 	.word	0xe000e100

08000cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	6039      	str	r1, [r7, #0]
 8000cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	db0a      	blt.n	8000d1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	490c      	ldr	r1, [pc, #48]	; (8000d40 <__NVIC_SetPriority+0x4c>)
 8000d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d12:	0112      	lsls	r2, r2, #4
 8000d14:	b2d2      	uxtb	r2, r2
 8000d16:	440b      	add	r3, r1
 8000d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d1c:	e00a      	b.n	8000d34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	b2da      	uxtb	r2, r3
 8000d22:	4908      	ldr	r1, [pc, #32]	; (8000d44 <__NVIC_SetPriority+0x50>)
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	f003 030f 	and.w	r3, r3, #15
 8000d2a:	3b04      	subs	r3, #4
 8000d2c:	0112      	lsls	r2, r2, #4
 8000d2e:	b2d2      	uxtb	r2, r2
 8000d30:	440b      	add	r3, r1
 8000d32:	761a      	strb	r2, [r3, #24]
}
 8000d34:	bf00      	nop
 8000d36:	370c      	adds	r7, #12
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000e100 	.word	0xe000e100
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b089      	sub	sp, #36	; 0x24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	f1c3 0307 	rsb	r3, r3, #7
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	bf28      	it	cs
 8000d66:	2304      	movcs	r3, #4
 8000d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	2b06      	cmp	r3, #6
 8000d70:	d902      	bls.n	8000d78 <NVIC_EncodePriority+0x30>
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	3b03      	subs	r3, #3
 8000d76:	e000      	b.n	8000d7a <NVIC_EncodePriority+0x32>
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d80:	69bb      	ldr	r3, [r7, #24]
 8000d82:	fa02 f303 	lsl.w	r3, r2, r3
 8000d86:	43da      	mvns	r2, r3
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	401a      	ands	r2, r3
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d90:	f04f 31ff 	mov.w	r1, #4294967295
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9a:	43d9      	mvns	r1, r3
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da0:	4313      	orrs	r3, r2
         );
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3724      	adds	r7, #36	; 0x24
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
	...

08000db0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3b01      	subs	r3, #1
 8000dbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dc0:	d301      	bcc.n	8000dc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e00f      	b.n	8000de6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dc6:	4a0a      	ldr	r2, [pc, #40]	; (8000df0 <SysTick_Config+0x40>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dce:	210f      	movs	r1, #15
 8000dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000dd4:	f7ff ff8e 	bl	8000cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dd8:	4b05      	ldr	r3, [pc, #20]	; (8000df0 <SysTick_Config+0x40>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dde:	4b04      	ldr	r3, [pc, #16]	; (8000df0 <SysTick_Config+0x40>)
 8000de0:	2207      	movs	r2, #7
 8000de2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	e000e010 	.word	0xe000e010

08000df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f7ff ff29 	bl	8000c54 <__NVIC_SetPriorityGrouping>
}
 8000e02:	bf00      	nop
 8000e04:	3708      	adds	r7, #8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b086      	sub	sp, #24
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	4603      	mov	r3, r0
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e1c:	f7ff ff3e 	bl	8000c9c <__NVIC_GetPriorityGrouping>
 8000e20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e22:	687a      	ldr	r2, [r7, #4]
 8000e24:	68b9      	ldr	r1, [r7, #8]
 8000e26:	6978      	ldr	r0, [r7, #20]
 8000e28:	f7ff ff8e 	bl	8000d48 <NVIC_EncodePriority>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e32:	4611      	mov	r1, r2
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff ff5d 	bl	8000cf4 <__NVIC_SetPriority>
}
 8000e3a:	bf00      	nop
 8000e3c:	3718      	adds	r7, #24
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b082      	sub	sp, #8
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	4603      	mov	r3, r0
 8000e4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff31 	bl	8000cb8 <__NVIC_EnableIRQ>
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b082      	sub	sp, #8
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f7ff ffa2 	bl	8000db0 <SysTick_Config>
 8000e6c:	4603      	mov	r3, r0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b087      	sub	sp, #28
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e86:	e14e      	b.n	8001126 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	fa01 f303 	lsl.w	r3, r1, r3
 8000e94:	4013      	ands	r3, r2
 8000e96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	f000 8140 	beq.w	8001120 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d00b      	beq.n	8000ec0 <HAL_GPIO_Init+0x48>
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d007      	beq.n	8000ec0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000eb4:	2b11      	cmp	r3, #17
 8000eb6:	d003      	beq.n	8000ec0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	2b12      	cmp	r3, #18
 8000ebe:	d130      	bne.n	8000f22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	005b      	lsls	r3, r3, #1
 8000eca:	2203      	movs	r2, #3
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	43db      	mvns	r3, r3
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	4013      	ands	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	091b      	lsrs	r3, r3, #4
 8000f0c:	f003 0201 	and.w	r2, r3, #1
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	fa02 f303 	lsl.w	r3, r2, r3
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	689a      	ldr	r2, [r3, #8]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d003      	beq.n	8000f62 <HAL_GPIO_Init+0xea>
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	2b12      	cmp	r3, #18
 8000f60:	d123      	bne.n	8000faa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	08da      	lsrs	r2, r3, #3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3208      	adds	r2, #8
 8000f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	220f      	movs	r2, #15
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	691a      	ldr	r2, [r3, #16]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	f003 0307 	and.w	r3, r3, #7
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	08da      	lsrs	r2, r3, #3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3208      	adds	r2, #8
 8000fa4:	6939      	ldr	r1, [r7, #16]
 8000fa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f003 0203 	and.w	r2, r3, #3
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f000 809a 	beq.w	8001120 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fec:	4b55      	ldr	r3, [pc, #340]	; (8001144 <HAL_GPIO_Init+0x2cc>)
 8000fee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ff0:	4a54      	ldr	r2, [pc, #336]	; (8001144 <HAL_GPIO_Init+0x2cc>)
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	6613      	str	r3, [r2, #96]	; 0x60
 8000ff8:	4b52      	ldr	r3, [pc, #328]	; (8001144 <HAL_GPIO_Init+0x2cc>)
 8000ffa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ffc:	f003 0301 	and.w	r3, r3, #1
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001004:	4a50      	ldr	r2, [pc, #320]	; (8001148 <HAL_GPIO_Init+0x2d0>)
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	089b      	lsrs	r3, r3, #2
 800100a:	3302      	adds	r3, #2
 800100c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	f003 0303 	and.w	r3, r3, #3
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	220f      	movs	r2, #15
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800102e:	d013      	beq.n	8001058 <HAL_GPIO_Init+0x1e0>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a46      	ldr	r2, [pc, #280]	; (800114c <HAL_GPIO_Init+0x2d4>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d00d      	beq.n	8001054 <HAL_GPIO_Init+0x1dc>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a45      	ldr	r2, [pc, #276]	; (8001150 <HAL_GPIO_Init+0x2d8>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d007      	beq.n	8001050 <HAL_GPIO_Init+0x1d8>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	4a44      	ldr	r2, [pc, #272]	; (8001154 <HAL_GPIO_Init+0x2dc>)
 8001044:	4293      	cmp	r3, r2
 8001046:	d101      	bne.n	800104c <HAL_GPIO_Init+0x1d4>
 8001048:	2303      	movs	r3, #3
 800104a:	e006      	b.n	800105a <HAL_GPIO_Init+0x1e2>
 800104c:	2307      	movs	r3, #7
 800104e:	e004      	b.n	800105a <HAL_GPIO_Init+0x1e2>
 8001050:	2302      	movs	r3, #2
 8001052:	e002      	b.n	800105a <HAL_GPIO_Init+0x1e2>
 8001054:	2301      	movs	r3, #1
 8001056:	e000      	b.n	800105a <HAL_GPIO_Init+0x1e2>
 8001058:	2300      	movs	r3, #0
 800105a:	697a      	ldr	r2, [r7, #20]
 800105c:	f002 0203 	and.w	r2, r2, #3
 8001060:	0092      	lsls	r2, r2, #2
 8001062:	4093      	lsls	r3, r2
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4313      	orrs	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800106a:	4937      	ldr	r1, [pc, #220]	; (8001148 <HAL_GPIO_Init+0x2d0>)
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	089b      	lsrs	r3, r3, #2
 8001070:	3302      	adds	r3, #2
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001078:	4b37      	ldr	r3, [pc, #220]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	43db      	mvns	r3, r3
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800109c:	4a2e      	ldr	r2, [pc, #184]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80010a2:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	43db      	mvns	r3, r3
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d003      	beq.n	80010c6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010c6:	4a24      	ldr	r2, [pc, #144]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010cc:	4b22      	ldr	r3, [pc, #136]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	43db      	mvns	r3, r3
 80010d6:	693a      	ldr	r2, [r7, #16]
 80010d8:	4013      	ands	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010f0:	4a19      	ldr	r2, [pc, #100]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	43db      	mvns	r3, r3
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4313      	orrs	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800111a:	4a0f      	ldr	r2, [pc, #60]	; (8001158 <HAL_GPIO_Init+0x2e0>)
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3301      	adds	r3, #1
 8001124:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	fa22 f303 	lsr.w	r3, r2, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	f47f aea9 	bne.w	8000e88 <HAL_GPIO_Init+0x10>
  }
}
 8001136:	bf00      	nop
 8001138:	371c      	adds	r7, #28
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40021000 	.word	0x40021000
 8001148:	40010000 	.word	0x40010000
 800114c:	48000400 	.word	0x48000400
 8001150:	48000800 	.word	0x48000800
 8001154:	48000c00 	.word	0x48000c00
 8001158:	40010400 	.word	0x40010400

0800115c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	807b      	strh	r3, [r7, #2]
 8001168:	4613      	mov	r3, r2
 800116a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800116c:	787b      	ldrb	r3, [r7, #1]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d003      	beq.n	800117a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001172:	887a      	ldrh	r2, [r7, #2]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001178:	e002      	b.n	8001180 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800117a:	887a      	ldrh	r2, [r7, #2]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001180:	bf00      	nop
 8001182:	370c      	adds	r7, #12
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr

0800118c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e081      	b.n	80012a2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d106      	bne.n	80011b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2200      	movs	r2, #0
 80011ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fa64 	bl	8000680 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2224      	movs	r2, #36	; 0x24
 80011bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f022 0201 	bic.w	r2, r2, #1
 80011ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	685a      	ldr	r2, [r3, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80011dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	689a      	ldr	r2, [r3, #8]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d107      	bne.n	8001206 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001202:	609a      	str	r2, [r3, #8]
 8001204:	e006      	b.n	8001214 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	689a      	ldr	r2, [r3, #8]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001212:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	2b02      	cmp	r3, #2
 800121a:	d104      	bne.n	8001226 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001224:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	6812      	ldr	r2, [r2, #0]
 8001230:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001234:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001238:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	68da      	ldr	r2, [r3, #12]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001248:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	691a      	ldr	r2, [r3, #16]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	695b      	ldr	r3, [r3, #20]
 8001252:	ea42 0103 	orr.w	r1, r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	021a      	lsls	r2, r3, #8
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	430a      	orrs	r2, r1
 8001262:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69d9      	ldr	r1, [r3, #28]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a1a      	ldr	r2, [r3, #32]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	430a      	orrs	r2, r1
 8001272:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f042 0201 	orr.w	r2, r2, #1
 8001282:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2220      	movs	r2, #32
 800128e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b083      	sub	sp, #12
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
 80012b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2b20      	cmp	r3, #32
 80012be:	d138      	bne.n	8001332 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d101      	bne.n	80012ce <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80012ca:	2302      	movs	r3, #2
 80012cc:	e032      	b.n	8001334 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2201      	movs	r2, #1
 80012d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2224      	movs	r2, #36	; 0x24
 80012da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f022 0201 	bic.w	r2, r2, #1
 80012ec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012fc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6819      	ldr	r1, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	683a      	ldr	r2, [r7, #0]
 800130a:	430a      	orrs	r2, r1
 800130c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f042 0201 	orr.w	r2, r2, #1
 800131c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2220      	movs	r2, #32
 8001322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800132e:	2300      	movs	r3, #0
 8001330:	e000      	b.n	8001334 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001332:	2302      	movs	r3, #2
  }
}
 8001334:	4618      	mov	r0, r3
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2b20      	cmp	r3, #32
 8001354:	d139      	bne.n	80013ca <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800135c:	2b01      	cmp	r3, #1
 800135e:	d101      	bne.n	8001364 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001360:	2302      	movs	r3, #2
 8001362:	e033      	b.n	80013cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2201      	movs	r2, #1
 8001368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2224      	movs	r2, #36	; 0x24
 8001370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f022 0201 	bic.w	r2, r2, #1
 8001382:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001392:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	021b      	lsls	r3, r3, #8
 8001398:	68fa      	ldr	r2, [r7, #12]
 800139a:	4313      	orrs	r3, r2
 800139c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f042 0201 	orr.w	r2, r2, #1
 80013b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2220      	movs	r2, #32
 80013ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e000      	b.n	80013cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80013ca:	2302      	movs	r3, #2
  }
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80013d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013da:	b08b      	sub	sp, #44	; 0x2c
 80013dc:	af06      	add	r7, sp, #24
 80013de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d101      	bne.n	80013ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e0da      	b.n	80015a0 <HAL_PCD_Init+0x1c8>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d106      	bne.n	8001404 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2200      	movs	r2, #0
 80013fa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f005 fb92 	bl	8006b28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2203      	movs	r2, #3
 8001408:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4618      	mov	r0, r3
 8001412:	f002 fd01 	bl	8003e18 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	603b      	str	r3, [r7, #0]
 800141c:	687e      	ldr	r6, [r7, #4]
 800141e:	466d      	mov	r5, sp
 8001420:	f106 0410 	add.w	r4, r6, #16
 8001424:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001426:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001428:	6823      	ldr	r3, [r4, #0]
 800142a:	602b      	str	r3, [r5, #0]
 800142c:	1d33      	adds	r3, r6, #4
 800142e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001430:	6838      	ldr	r0, [r7, #0]
 8001432:	f002 fcc7 	bl	8003dc4 <USB_CoreInit>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d005      	beq.n	8001448 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2202      	movs	r2, #2
 8001440:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e0ab      	b.n	80015a0 <HAL_PCD_Init+0x1c8>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2100      	movs	r1, #0
 800144e:	4618      	mov	r0, r3
 8001450:	f002 fcfd 	bl	8003e4e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001454:	2300      	movs	r3, #0
 8001456:	73fb      	strb	r3, [r7, #15]
 8001458:	e035      	b.n	80014c6 <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	015b      	lsls	r3, r3, #5
 8001460:	4413      	add	r3, r2
 8001462:	3329      	adds	r3, #41	; 0x29
 8001464:	2201      	movs	r2, #1
 8001466:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	015b      	lsls	r3, r3, #5
 800146e:	4413      	add	r3, r2
 8001470:	3328      	adds	r3, #40	; 0x28
 8001472:	7bfa      	ldrb	r2, [r7, #15]
 8001474:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	7bfa      	ldrb	r2, [r7, #15]
 800147a:	b291      	uxth	r1, r2
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	015b      	lsls	r3, r3, #5
 8001480:	4413      	add	r3, r2
 8001482:	3336      	adds	r3, #54	; 0x36
 8001484:	460a      	mov	r2, r1
 8001486:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	015b      	lsls	r3, r3, #5
 800148e:	4413      	add	r3, r2
 8001490:	332b      	adds	r3, #43	; 0x2b
 8001492:	2200      	movs	r2, #0
 8001494:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	015b      	lsls	r3, r3, #5
 800149c:	4413      	add	r3, r2
 800149e:	3338      	adds	r3, #56	; 0x38
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	015b      	lsls	r3, r3, #5
 80014aa:	4413      	add	r3, r2
 80014ac:	333c      	adds	r3, #60	; 0x3c
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	3302      	adds	r3, #2
 80014b8:	015b      	lsls	r3, r3, #5
 80014ba:	4413      	add	r3, r2
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	3301      	adds	r3, #1
 80014c4:	73fb      	strb	r3, [r7, #15]
 80014c6:	7bfa      	ldrb	r2, [r7, #15]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d3c4      	bcc.n	800145a <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014d0:	2300      	movs	r3, #0
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	e031      	b.n	800153a <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	015b      	lsls	r3, r3, #5
 80014dc:	4413      	add	r3, r2
 80014de:	f203 1329 	addw	r3, r3, #297	; 0x129
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	015b      	lsls	r3, r3, #5
 80014ec:	4413      	add	r3, r2
 80014ee:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80014f2:	7bfa      	ldrb	r2, [r7, #15]
 80014f4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	015b      	lsls	r3, r3, #5
 80014fc:	4413      	add	r3, r2
 80014fe:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001506:	7bfb      	ldrb	r3, [r7, #15]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	015b      	lsls	r3, r3, #5
 800150c:	4413      	add	r3, r2
 800150e:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	015b      	lsls	r3, r3, #5
 800151c:	4413      	add	r3, r2
 800151e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	330a      	adds	r3, #10
 800152c:	015b      	lsls	r3, r3, #5
 800152e:	4413      	add	r3, r2
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	3301      	adds	r3, #1
 8001538:	73fb      	strb	r3, [r7, #15]
 800153a:	7bfa      	ldrb	r2, [r7, #15]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	429a      	cmp	r2, r3
 8001542:	d3c8      	bcc.n	80014d6 <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	603b      	str	r3, [r7, #0]
 800154a:	687e      	ldr	r6, [r7, #4]
 800154c:	466d      	mov	r5, sp
 800154e:	f106 0410 	add.w	r4, r6, #16
 8001552:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001554:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	602b      	str	r3, [r5, #0]
 800155a:	1d33      	adds	r3, r6, #4
 800155c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800155e:	6838      	ldr	r0, [r7, #0]
 8001560:	f002 fc82 	bl	8003e68 <USB_DevInit>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d005      	beq.n	8001576 <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2202      	movs	r2, #2
 800156e:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e014      	b.n	80015a0 <HAL_PCD_Init+0x1c8>
  }

  hpcd->USB_Address = 0U;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2201      	movs	r2, #1
 8001582:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d102      	bne.n	8001594 <HAL_PCD_Init+0x1bc>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 fe3b 	bl	800220a <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f003 fcc8 	bl	8004f2e <USB_DevDisconnect>

  return HAL_OK;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080015a8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d101      	bne.n	80015be <HAL_PCD_Start+0x16>
 80015ba:	2302      	movs	r3, #2
 80015bc:	e012      	b.n	80015e4 <HAL_PCD_Start+0x3c>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2201      	movs	r2, #1
 80015c2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  (void)USB_DevConnect(hpcd->Instance);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f003 fc98 	bl	8004f00 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 fc06 	bl	8003de6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80015e2:	2300      	movs	r3, #0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}

080015ec <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f003 fcad 	bl	8004f58 <USB_ReadInterrupts>
 80015fe:	4603      	mov	r3, r0
 8001600:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001604:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001608:	d102      	bne.n	8001610 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f000 fb34 	bl	8001c78 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f003 fc9f 	bl	8004f58 <USB_ReadInterrupts>
 800161a:	4603      	mov	r3, r0
 800161c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001624:	d112      	bne.n	800164c <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800162e:	b29a      	uxth	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001638:	b292      	uxth	r2, r2
 800163a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f005 fb0d 	bl	8006c5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001644:	2100      	movs	r1, #0
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 f91e 	bl	8001888 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4618      	mov	r0, r3
 8001652:	f003 fc81 	bl	8004f58 <USB_ReadInterrupts>
 8001656:	4603      	mov	r3, r0
 8001658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800165c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001660:	d10b      	bne.n	800167a <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800166a:	b29a      	uxth	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001674:	b292      	uxth	r2, r2
 8001676:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4618      	mov	r0, r3
 8001680:	f003 fc6a 	bl	8004f58 <USB_ReadInterrupts>
 8001684:	4603      	mov	r3, r0
 8001686:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800168a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800168e:	d10b      	bne.n	80016a8 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001698:	b29a      	uxth	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80016a2:	b292      	uxth	r2, r2
 80016a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f003 fc53 	bl	8004f58 <USB_ReadInterrupts>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016bc:	d133      	bne.n	8001726 <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f022 0204 	bic.w	r2, r2, #4
 80016d0:	b292      	uxth	r2, r2
 80016d2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80016de:	b29a      	uxth	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 0208 	bic.w	r2, r2, #8
 80016e8:	b292      	uxth	r2, r2
 80016ea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d107      	bne.n	8001708 <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001700:	2100      	movs	r1, #0
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f005 fd58 	bl	80071b8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f005 fae1 	bl	8006cd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001716:	b29a      	uxth	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001720:	b292      	uxth	r2, r2
 8001722:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f003 fc14 	bl	8004f58 <USB_ReadInterrupts>
 8001730:	4603      	mov	r3, r0
 8001732:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001736:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800173a:	d126      	bne.n	800178a <HAL_PCD_IRQHandler+0x19e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001744:	b29a      	uxth	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f042 0208 	orr.w	r2, r2, #8
 800174e:	b292      	uxth	r2, r2
 8001750:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800175c:	b29a      	uxth	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001766:	b292      	uxth	r2, r2
 8001768:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001774:	b29a      	uxth	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f042 0204 	orr.w	r2, r2, #4
 800177e:	b292      	uxth	r2, r2
 8001780:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f005 fa89 	bl	8006c9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f003 fbe2 	bl	8004f58 <USB_ReadInterrupts>
 8001794:	4603      	mov	r3, r0
 8001796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800179a:	2b80      	cmp	r3, #128	; 0x80
 800179c:	d13f      	bne.n	800181e <HAL_PCD_IRQHandler+0x232>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017b0:	b292      	uxth	r2, r2
 80017b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d12b      	bne.n	8001818 <HAL_PCD_IRQHandler+0x22c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f042 0204 	orr.w	r2, r2, #4
 80017d2:	b292      	uxth	r2, r2
 80017d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f042 0208 	orr.w	r2, r2, #8
 80017ea:	b292      	uxth	r2, r2
 80017ec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001800:	b29b      	uxth	r3, r3
 8001802:	089b      	lsrs	r3, r3, #2
 8001804:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800180e:	2101      	movs	r1, #1
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f005 fcd1 	bl	80071b8 <HAL_PCDEx_LPM_Callback>
 8001816:	e002      	b.n	800181e <HAL_PCD_IRQHandler+0x232>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f005 fa3f 	bl	8006c9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f003 fb98 	bl	8004f58 <USB_ReadInterrupts>
 8001828:	4603      	mov	r3, r0
 800182a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800182e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001832:	d10e      	bne.n	8001852 <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800183c:	b29a      	uxth	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001846:	b292      	uxth	r2, r2
 8001848:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f005 f9f8 	bl	8006c42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f003 fb7e 	bl	8004f58 <USB_ReadInterrupts>
 800185c:	4603      	mov	r3, r0
 800185e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001862:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001866:	d10b      	bne.n	8001880 <HAL_PCD_IRQHandler+0x294>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001870:	b29a      	uxth	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800187a:	b292      	uxth	r2, r2
 800187c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	460b      	mov	r3, r1
 8001892:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800189a:	2b01      	cmp	r3, #1
 800189c:	d101      	bne.n	80018a2 <HAL_PCD_SetAddress+0x1a>
 800189e:	2302      	movs	r3, #2
 80018a0:	e013      	b.n	80018ca <HAL_PCD_SetAddress+0x42>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2201      	movs	r2, #1
 80018a6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	78fa      	ldrb	r2, [r7, #3]
 80018ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	78fa      	ldrb	r2, [r7, #3]
 80018b8:	4611      	mov	r1, r2
 80018ba:	4618      	mov	r0, r3
 80018bc:	f003 fb0c 	bl	8004ed8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	4608      	mov	r0, r1
 80018dc:	4611      	mov	r1, r2
 80018de:	461a      	mov	r2, r3
 80018e0:	4603      	mov	r3, r0
 80018e2:	70fb      	strb	r3, [r7, #3]
 80018e4:	460b      	mov	r3, r1
 80018e6:	803b      	strh	r3, [r7, #0]
 80018e8:	4613      	mov	r3, r2
 80018ea:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80018ec:	2300      	movs	r3, #0
 80018ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80018f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	da0b      	bge.n	8001910 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018f8:	78fb      	ldrb	r3, [r7, #3]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	015b      	lsls	r3, r3, #5
 8001900:	3328      	adds	r3, #40	; 0x28
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2201      	movs	r2, #1
 800190c:	705a      	strb	r2, [r3, #1]
 800190e:	e00b      	b.n	8001928 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001910:	78fb      	ldrb	r3, [r7, #3]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	015b      	lsls	r3, r3, #5
 8001918:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	4413      	add	r3, r2
 8001920:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2200      	movs	r2, #0
 8001926:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001928:	78fb      	ldrb	r3, [r7, #3]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	b2da      	uxtb	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001934:	883a      	ldrh	r2, [r7, #0]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	78ba      	ldrb	r2, [r7, #2]
 800193e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	785b      	ldrb	r3, [r3, #1]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d004      	beq.n	8001952 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	b29a      	uxth	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001952:	78bb      	ldrb	r3, [r7, #2]
 8001954:	2b02      	cmp	r3, #2
 8001956:	d102      	bne.n	800195e <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2200      	movs	r2, #0
 800195c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001964:	2b01      	cmp	r3, #1
 8001966:	d101      	bne.n	800196c <HAL_PCD_EP_Open+0x9a>
 8001968:	2302      	movs	r3, #2
 800196a:	e00e      	b.n	800198a <HAL_PCD_EP_Open+0xb8>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68f9      	ldr	r1, [r7, #12]
 800197a:	4618      	mov	r0, r3
 800197c:	f002 fa98 	bl	8003eb0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2200      	movs	r2, #0
 8001984:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8001988:	7afb      	ldrb	r3, [r7, #11]
}
 800198a:	4618      	mov	r0, r3
 800198c:	3710      	adds	r7, #16
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b084      	sub	sp, #16
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	460b      	mov	r3, r1
 800199c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800199e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	da0b      	bge.n	80019be <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019a6:	78fb      	ldrb	r3, [r7, #3]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	015b      	lsls	r3, r3, #5
 80019ae:	3328      	adds	r3, #40	; 0x28
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	4413      	add	r3, r2
 80019b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2201      	movs	r2, #1
 80019ba:	705a      	strb	r2, [r3, #1]
 80019bc:	e00b      	b.n	80019d6 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80019be:	78fb      	ldrb	r3, [r7, #3]
 80019c0:	f003 0307 	and.w	r3, r3, #7
 80019c4:	015b      	lsls	r3, r3, #5
 80019c6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2200      	movs	r2, #0
 80019d4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80019d6:	78fb      	ldrb	r3, [r7, #3]
 80019d8:	f003 0307 	and.w	r3, r3, #7
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d101      	bne.n	80019f0 <HAL_PCD_EP_Close+0x5e>
 80019ec:	2302      	movs	r3, #2
 80019ee:	e00e      	b.n	8001a0e <HAL_PCD_EP_Close+0x7c>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2201      	movs	r2, #1
 80019f4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	68f9      	ldr	r1, [r7, #12]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f002 fd46 	bl	8004490 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b086      	sub	sp, #24
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	60f8      	str	r0, [r7, #12]
 8001a1e:	607a      	str	r2, [r7, #4]
 8001a20:	603b      	str	r3, [r7, #0]
 8001a22:	460b      	mov	r3, r1
 8001a24:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a26:	7afb      	ldrb	r3, [r7, #11]
 8001a28:	f003 0307 	and.w	r3, r3, #7
 8001a2c:	015b      	lsls	r3, r3, #5
 8001a2e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	4413      	add	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a50:	7afb      	ldrb	r3, [r7, #11]
 8001a52:	f003 0307 	and.w	r3, r3, #7
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001a5c:	7afb      	ldrb	r3, [r7, #11]
 8001a5e:	f003 0307 	and.w	r3, r3, #7
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d106      	bne.n	8001a74 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	6979      	ldr	r1, [r7, #20]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f002 fea5 	bl	80047bc <USB_EPStartXfer>
 8001a72:	e005      	b.n	8001a80 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	6979      	ldr	r1, [r7, #20]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f002 fe9e 	bl	80047bc <USB_EPStartXfer>
  }

  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
 8001a92:	460b      	mov	r3, r1
 8001a94:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001a96:	78fb      	ldrb	r3, [r7, #3]
 8001a98:	f003 0307 	and.w	r3, r3, #7
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	330a      	adds	r3, #10
 8001aa0:	015b      	lsls	r3, r3, #5
 8001aa2:	4413      	add	r3, r2
 8001aa4:	3304      	adds	r3, #4
 8001aa6:	681b      	ldr	r3, [r3, #0]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ac4:	7afb      	ldrb	r3, [r7, #11]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	015b      	lsls	r3, r3, #5
 8001acc:	3328      	adds	r3, #40	; 0x28
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001aec:	7afb      	ldrb	r3, [r7, #11]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001af8:	7afb      	ldrb	r3, [r7, #11]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d106      	bne.n	8001b10 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6979      	ldr	r1, [r7, #20]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f002 fe57 	bl	80047bc <USB_EPStartXfer>
 8001b0e:	e005      	b.n	8001b1c <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6979      	ldr	r1, [r7, #20]
 8001b16:	4618      	mov	r0, r3
 8001b18:	f002 fe50 	bl	80047bc <USB_EPStartXfer>
  }

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b084      	sub	sp, #16
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	460b      	mov	r3, r1
 8001b30:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001b32:	78fb      	ldrb	r3, [r7, #3]
 8001b34:	f003 0207 	and.w	r2, r3, #7
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d901      	bls.n	8001b44 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e046      	b.n	8001bd2 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	da0b      	bge.n	8001b64 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b4c:	78fb      	ldrb	r3, [r7, #3]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	015b      	lsls	r3, r3, #5
 8001b54:	3328      	adds	r3, #40	; 0x28
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	705a      	strb	r2, [r3, #1]
 8001b62:	e009      	b.n	8001b78 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001b64:	78fb      	ldrb	r3, [r7, #3]
 8001b66:	015b      	lsls	r3, r3, #5
 8001b68:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	4413      	add	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b7e:	78fb      	ldrb	r3, [r7, #3]
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_PCD_EP_SetStall+0x72>
 8001b94:	2302      	movs	r3, #2
 8001b96:	e01c      	b.n	8001bd2 <HAL_PCD_EP_SetStall+0xac>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	68f9      	ldr	r1, [r7, #12]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f003 f8c0 	bl	8004d2c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001bac:	78fb      	ldrb	r3, [r7, #3]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d108      	bne.n	8001bc8 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	f003 f9d8 	bl	8004f78 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
 8001be2:	460b      	mov	r3, r1
 8001be4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001be6:	78fb      	ldrb	r3, [r7, #3]
 8001be8:	f003 020f 	and.w	r2, r3, #15
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d901      	bls.n	8001bf8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e03a      	b.n	8001c6e <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001bf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	da0b      	bge.n	8001c18 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c00:	78fb      	ldrb	r3, [r7, #3]
 8001c02:	f003 0307 	and.w	r3, r3, #7
 8001c06:	015b      	lsls	r3, r3, #5
 8001c08:	3328      	adds	r3, #40	; 0x28
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2201      	movs	r2, #1
 8001c14:	705a      	strb	r2, [r3, #1]
 8001c16:	e00b      	b.n	8001c30 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c18:	78fb      	ldrb	r3, [r7, #3]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	015b      	lsls	r3, r3, #5
 8001c20:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4413      	add	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2200      	movs	r2, #0
 8001c34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c36:	78fb      	ldrb	r3, [r7, #3]
 8001c38:	f003 0307 	and.w	r3, r3, #7
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d101      	bne.n	8001c50 <HAL_PCD_EP_ClrStall+0x76>
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	e00e      	b.n	8001c6e <HAL_PCD_EP_ClrStall+0x94>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	68f9      	ldr	r1, [r7, #12]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f003 f8a6 	bl	8004db0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b089      	sub	sp, #36	; 0x24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001c80:	e274      	b.n	800216c <PCD_EP_ISR_Handler+0x4f4>
  {
    wIstr = hpcd->Instance->ISTR;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c8a:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001c8c:	8afb      	ldrh	r3, [r7, #22]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	f003 030f 	and.w	r3, r3, #15
 8001c94:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8001c96:	7d7b      	ldrb	r3, [r7, #21]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f040 813c 	bne.w	8001f16 <PCD_EP_ISR_Handler+0x29e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001c9e:	8afb      	ldrh	r3, [r7, #22]
 8001ca0:	f003 0310 	and.w	r3, r3, #16
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d14f      	bne.n	8001d48 <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cb8:	b29c      	uxth	r4, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8001cc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001cc6:	b29b      	uxth	r3, r3
 8001cc8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	3328      	adds	r3, #40	; 0x28
 8001cce:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	461a      	mov	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	4413      	add	r3, r2
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	695a      	ldr	r2, [r3, #20]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	441a      	add	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001d06:	2100      	movs	r1, #0
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f004 ff83 	bl	8006c14 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 8228 	beq.w	800216c <PCD_EP_ISR_Handler+0x4f4>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	f040 8223 	bne.w	800216c <PCD_EP_ISR_Handler+0x4f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d32:	b2da      	uxtb	r2, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	b292      	uxth	r2, r2
 8001d3a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001d46:	e211      	b.n	800216c <PCD_EP_ISR_Handler+0x4f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001d4e:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001d58:	8a7b      	ldrh	r3, [r7, #18]
 8001d5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d031      	beq.n	8001dc6 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	4413      	add	r3, r2
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	6812      	ldr	r2, [r2, #0]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6818      	ldr	r0, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	f003 f938 	bl	8005012 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	881b      	ldrh	r3, [r3, #0]
 8001da8:	b29a      	uxth	r2, r3
 8001daa:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001dae:	4013      	ands	r3, r2
 8001db0:	b29c      	uxth	r4, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001dba:	b292      	uxth	r2, r2
 8001dbc:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f004 fefe 	bl	8006bc0 <HAL_PCD_SetupStageCallback>
 8001dc4:	e1d2      	b.n	800216c <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001dc6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f280 81ce 	bge.w	800216c <PCD_EP_ISR_Handler+0x4f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001ddc:	4013      	ands	r3, r2
 8001dde:	b29c      	uxth	r4, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001de8:	b292      	uxth	r2, r2
 8001dea:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	461a      	mov	r2, r3
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	4413      	add	r3, r2
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	4413      	add	r3, r2
 8001e06:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001e0a:	881b      	ldrh	r3, [r3, #0]
 8001e0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	69db      	ldr	r3, [r3, #28]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d019      	beq.n	8001e50 <PCD_EP_ISR_Handler+0x1d8>
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d015      	beq.n	8001e50 <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6959      	ldr	r1, [r3, #20]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	f003 f8ec 	bl	8005012 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	695a      	ldr	r2, [r3, #20]
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	441a      	add	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001e48:	2100      	movs	r1, #0
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f004 feca 	bl	8006be4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	461c      	mov	r4, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	441c      	add	r4, r3
 8001e62:	f204 4306 	addw	r3, r4, #1030	; 0x406
 8001e66:	461c      	mov	r4, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d10e      	bne.n	8001e8e <PCD_EP_ISR_Handler+0x216>
 8001e70:	8823      	ldrh	r3, [r4, #0]
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	8023      	strh	r3, [r4, #0]
 8001e7c:	8823      	ldrh	r3, [r4, #0]
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	8023      	strh	r3, [r4, #0]
 8001e8c:	e02d      	b.n	8001eea <PCD_EP_ISR_Handler+0x272>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	2b3e      	cmp	r3, #62	; 0x3e
 8001e94:	d812      	bhi.n	8001ebc <PCD_EP_ISR_Handler+0x244>
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	085b      	lsrs	r3, r3, #1
 8001e9c:	61bb      	str	r3, [r7, #24]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	691b      	ldr	r3, [r3, #16]
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <PCD_EP_ISR_Handler+0x238>
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	3301      	adds	r3, #1
 8001eae:	61bb      	str	r3, [r7, #24]
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	029b      	lsls	r3, r3, #10
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	8023      	strh	r3, [r4, #0]
 8001eba:	e016      	b.n	8001eea <PCD_EP_ISR_Handler+0x272>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	691b      	ldr	r3, [r3, #16]
 8001ec0:	095b      	lsrs	r3, r3, #5
 8001ec2:	61bb      	str	r3, [r7, #24]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	f003 031f 	and.w	r3, r3, #31
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d102      	bne.n	8001ed6 <PCD_EP_ISR_Handler+0x25e>
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	029b      	lsls	r3, r3, #10
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ee2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	881b      	ldrh	r3, [r3, #0]
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ef6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001efa:	b29c      	uxth	r4, r3
 8001efc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8001f00:	b29c      	uxth	r4, r3
 8001f02:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8001f06:	b29c      	uxth	r4, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4b9e      	ldr	r3, [pc, #632]	; (8002188 <PCD_EP_ISR_Handler+0x510>)
 8001f0e:	4323      	orrs	r3, r4
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	8013      	strh	r3, [r2, #0]
 8001f14:	e12a      	b.n	800216c <PCD_EP_ISR_Handler+0x4f4>
    else
    {
      /* Decode and service non control endpoints interrupt */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	7d7b      	ldrb	r3, [r7, #21]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	4413      	add	r3, r2
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001f26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f280 80cb 	bge.w	80020c6 <PCD_EP_ISR_Handler+0x44e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	7d7b      	ldrb	r3, [r7, #21]
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001f44:	4013      	ands	r3, r2
 8001f46:	b29c      	uxth	r4, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	7d7b      	ldrb	r3, [r7, #21]
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8001f58:	b292      	uxth	r2, r2
 8001f5a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001f5c:	7d7b      	ldrb	r3, [r7, #21]
 8001f5e:	015b      	lsls	r3, r3, #5
 8001f60:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	4413      	add	r3, r2
 8001f68:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering */
        if (ep->doublebuffer == 0U)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	7b1b      	ldrb	r3, [r3, #12]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d11f      	bne.n	8001fb2 <PCD_EP_ISR_Handler+0x33a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	4413      	add	r3, r2
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f96:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8001f98:	8bfb      	ldrh	r3, [r7, #30]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d06e      	beq.n	800207c <PCD_EP_ISR_Handler+0x404>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6818      	ldr	r0, [r3, #0]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6959      	ldr	r1, [r3, #20]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	88da      	ldrh	r2, [r3, #6]
 8001faa:	8bfb      	ldrh	r3, [r7, #30]
 8001fac:	f003 f831 	bl	8005012 <USB_ReadPMA>
 8001fb0:	e064      	b.n	800207c <PCD_EP_ISR_Handler+0x404>
          }
        }
        else
        {
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	4413      	add	r3, r2
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fcc:	b29c      	uxth	r4, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	441a      	add	r2, r3
 8001fdc:	4b6b      	ldr	r3, [pc, #428]	; (800218c <PCD_EP_ISR_Handler+0x514>)
 8001fde:	4323      	orrs	r3, r4
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	8013      	strh	r3, [r2, #0]

          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	881b      	ldrh	r3, [r3, #0]
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d01f      	beq.n	800203e <PCD_EP_ISR_Handler+0x3c6>
          {
            /* read from endpoint BUF0Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002006:	b29b      	uxth	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	00db      	lsls	r3, r3, #3
 8002010:	4413      	add	r3, r2
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	6812      	ldr	r2, [r2, #0]
 8002016:	4413      	add	r3, r2
 8002018:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002022:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002024:	8bfb      	ldrh	r3, [r7, #30]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d028      	beq.n	800207c <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6818      	ldr	r0, [r3, #0]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	6959      	ldr	r1, [r3, #20]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	891a      	ldrh	r2, [r3, #8]
 8002036:	8bfb      	ldrh	r3, [r7, #30]
 8002038:	f002 ffeb 	bl	8005012 <USB_ReadPMA>
 800203c:	e01e      	b.n	800207c <PCD_EP_ISR_Handler+0x404>
            }
          }
          else
          {
            /* read from endpoint BUF1Addr buffer */
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002046:	b29b      	uxth	r3, r3
 8002048:	461a      	mov	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	00db      	lsls	r3, r3, #3
 8002050:	4413      	add	r3, r2
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6812      	ldr	r2, [r2, #0]
 8002056:	4413      	add	r3, r2
 8002058:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002062:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002064:	8bfb      	ldrh	r3, [r7, #30]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d008      	beq.n	800207c <PCD_EP_ISR_Handler+0x404>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6818      	ldr	r0, [r3, #0]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6959      	ldr	r1, [r3, #20]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	895a      	ldrh	r2, [r3, #10]
 8002076:	8bfb      	ldrh	r3, [r7, #30]
 8002078:	f002 ffcb 	bl	8005012 <USB_ReadPMA>
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	69da      	ldr	r2, [r3, #28]
 8002080:	8bfb      	ldrh	r3, [r7, #30]
 8002082:	441a      	add	r2, r3
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	695a      	ldr	r2, [r3, #20]
 800208c:	8bfb      	ldrh	r3, [r7, #30]
 800208e:	441a      	add	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d004      	beq.n	80020a6 <PCD_EP_ISR_Handler+0x42e>
 800209c:	8bfa      	ldrh	r2, [r7, #30]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d206      	bcs.n	80020b4 <PCD_EP_ISR_Handler+0x43c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	4619      	mov	r1, r3
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f004 fd99 	bl	8006be4 <HAL_PCD_DataOutStageCallback>
 80020b2:	e008      	b.n	80020c6 <PCD_EP_ISR_Handler+0x44e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	7819      	ldrb	r1, [r3, #0]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	695a      	ldr	r2, [r3, #20]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff fca8 	bl	8001a16 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80020c6:	8a7b      	ldrh	r3, [r7, #18]
 80020c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d04d      	beq.n	800216c <PCD_EP_ISR_Handler+0x4f4>
      {
        ep = &hpcd->IN_ep[epindex];
 80020d0:	7d7b      	ldrb	r3, [r7, #21]
 80020d2:	015b      	lsls	r3, r3, #5
 80020d4:	3328      	adds	r3, #40	; 0x28
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	461a      	mov	r2, r3
 80020e2:	7d7b      	ldrb	r3, [r7, #21]
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80020f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020f4:	b29c      	uxth	r4, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	7d7b      	ldrb	r3, [r7, #21]
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	441a      	add	r2, r3
 8002102:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8002106:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800210a:	b29b      	uxth	r3, r3
 800210c:	8013      	strh	r3, [r2, #0]

        /* multi-packet on the NON control IN endpoint */
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002116:	b29b      	uxth	r3, r3
 8002118:	461a      	mov	r2, r3
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	4413      	add	r3, r2
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	6812      	ldr	r2, [r2, #0]
 8002126:	4413      	add	r3, r2
 8002128:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	695a      	ldr	r2, [r3, #20]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	441a      	add	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d106      	bne.n	800215a <PCD_EP_ISR_Handler+0x4e2>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4619      	mov	r1, r3
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f004 fd5e 	bl	8006c14 <HAL_PCD_DataInStageCallback>
 8002158:	e008      	b.n	800216c <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	7819      	ldrb	r1, [r3, #0]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	695a      	ldr	r2, [r3, #20]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f7ff fca4 	bl	8001ab4 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002174:	b29b      	uxth	r3, r3
 8002176:	b21b      	sxth	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	f6ff ad82 	blt.w	8001c82 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3724      	adds	r7, #36	; 0x24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd90      	pop	{r4, r7, pc}
 8002188:	ffff8080 	.word	0xffff8080
 800218c:	ffff80c0 	.word	0xffff80c0

08002190 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8002190:	b480      	push	{r7}
 8002192:	b087      	sub	sp, #28
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	607b      	str	r3, [r7, #4]
 800219a:	460b      	mov	r3, r1
 800219c:	817b      	strh	r3, [r7, #10]
 800219e:	4613      	mov	r3, r2
 80021a0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80021a2:	897b      	ldrh	r3, [r7, #10]
 80021a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d008      	beq.n	80021c0 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021ae:	897b      	ldrh	r3, [r7, #10]
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	015b      	lsls	r3, r3, #5
 80021b6:	3328      	adds	r3, #40	; 0x28
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	4413      	add	r3, r2
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	e006      	b.n	80021ce <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80021c0:	897b      	ldrh	r3, [r7, #10]
 80021c2:	015b      	lsls	r3, r3, #5
 80021c4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	4413      	add	r3, r2
 80021cc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80021ce:	893b      	ldrh	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d107      	bne.n	80021e4 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	2200      	movs	r2, #0
 80021d8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	b29a      	uxth	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	80da      	strh	r2, [r3, #6]
 80021e2:	e00b      	b.n	80021fc <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	2201      	movs	r2, #1
 80021e8:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	0c1b      	lsrs	r3, r3, #16
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	371c      	adds	r7, #28
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800220a:	b480      	push	{r7}
 800220c:	b085      	sub	sp, #20
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800222e:	b29b      	uxth	r3, r3
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	b29a      	uxth	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002242:	b29b      	uxth	r3, r3
 8002244:	f043 0302 	orr.w	r3, r3, #2
 8002248:	b29a      	uxth	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3714      	adds	r7, #20
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
	...

08002260 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002264:	4b04      	ldr	r3, [pc, #16]	; (8002278 <HAL_PWREx_GetVoltageRange+0x18>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800226c:	4618      	mov	r0, r3
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40007000 	.word	0x40007000

0800227c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800228a:	d130      	bne.n	80022ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800228c:	4b23      	ldr	r3, [pc, #140]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002294:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002298:	d038      	beq.n	800230c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800229a:	4b20      	ldr	r3, [pc, #128]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80022a2:	4a1e      	ldr	r2, [pc, #120]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022a4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022aa:	4b1d      	ldr	r3, [pc, #116]	; (8002320 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2232      	movs	r2, #50	; 0x32
 80022b0:	fb02 f303 	mul.w	r3, r2, r3
 80022b4:	4a1b      	ldr	r2, [pc, #108]	; (8002324 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80022b6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ba:	0c9b      	lsrs	r3, r3, #18
 80022bc:	3301      	adds	r3, #1
 80022be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022c0:	e002      	b.n	80022c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022c8:	4b14      	ldr	r3, [pc, #80]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d4:	d102      	bne.n	80022dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1f2      	bne.n	80022c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022dc:	4b0f      	ldr	r3, [pc, #60]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022de:	695b      	ldr	r3, [r3, #20]
 80022e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022e8:	d110      	bne.n	800230c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e00f      	b.n	800230e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80022f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022fa:	d007      	beq.n	800230c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022fc:	4b07      	ldr	r3, [pc, #28]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002304:	4a05      	ldr	r2, [pc, #20]	; (800231c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002306:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800230a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40007000 	.word	0x40007000
 8002320:	20000000 	.word	0x20000000
 8002324:	431bde83 	.word	0x431bde83

08002328 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <HAL_PWREx_EnableVddUSB+0x1c>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	4a04      	ldr	r2, [pc, #16]	; (8002344 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002332:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002336:	6053      	str	r3, [r2, #4]
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	40007000 	.word	0x40007000

08002348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	; 0x28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d102      	bne.n	800235c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	f000 bc56 	b.w	8002c08 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800235c:	4ba1      	ldr	r3, [pc, #644]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 030c 	and.w	r3, r3, #12
 8002364:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002366:	4b9f      	ldr	r3, [pc, #636]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0310 	and.w	r3, r3, #16
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 80e6 	beq.w	800254a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800237e:	6a3b      	ldr	r3, [r7, #32]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d007      	beq.n	8002394 <HAL_RCC_OscConfig+0x4c>
 8002384:	6a3b      	ldr	r3, [r7, #32]
 8002386:	2b0c      	cmp	r3, #12
 8002388:	f040 808d 	bne.w	80024a6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	2b01      	cmp	r3, #1
 8002390:	f040 8089 	bne.w	80024a6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002394:	4b93      	ldr	r3, [pc, #588]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d006      	beq.n	80023ae <HAL_RCC_OscConfig+0x66>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d102      	bne.n	80023ae <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	f000 bc2d 	b.w	8002c08 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023b2:	4b8c      	ldr	r3, [pc, #560]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d004      	beq.n	80023c8 <HAL_RCC_OscConfig+0x80>
 80023be:	4b89      	ldr	r3, [pc, #548]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023c6:	e005      	b.n	80023d4 <HAL_RCC_OscConfig+0x8c>
 80023c8:	4b86      	ldr	r3, [pc, #536]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80023ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023ce:	091b      	lsrs	r3, r3, #4
 80023d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d224      	bcs.n	8002422 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 fdbd 	bl	8002f5c <RCC_SetFlashLatencyFromMSIRange>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	f000 bc0d 	b.w	8002c08 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023ee:	4b7d      	ldr	r3, [pc, #500]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a7c      	ldr	r2, [pc, #496]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80023f4:	f043 0308 	orr.w	r3, r3, #8
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	4b7a      	ldr	r3, [pc, #488]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	4977      	ldr	r1, [pc, #476]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800240c:	4b75      	ldr	r3, [pc, #468]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	4972      	ldr	r1, [pc, #456]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800241c:	4313      	orrs	r3, r2
 800241e:	604b      	str	r3, [r1, #4]
 8002420:	e025      	b.n	800246e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002422:	4b70      	ldr	r3, [pc, #448]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a6f      	ldr	r2, [pc, #444]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002428:	f043 0308 	orr.w	r3, r3, #8
 800242c:	6013      	str	r3, [r2, #0]
 800242e:	4b6d      	ldr	r3, [pc, #436]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243a:	496a      	ldr	r1, [pc, #424]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800243c:	4313      	orrs	r3, r2
 800243e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002440:	4b68      	ldr	r3, [pc, #416]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	021b      	lsls	r3, r3, #8
 800244e:	4965      	ldr	r1, [pc, #404]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002454:	6a3b      	ldr	r3, [r7, #32]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d109      	bne.n	800246e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fd7c 	bl	8002f5c <RCC_SetFlashLatencyFromMSIRange>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e3cc      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800246e:	f000 fcb3 	bl	8002dd8 <HAL_RCC_GetSysClockFreq>
 8002472:	4601      	mov	r1, r0
 8002474:	4b5b      	ldr	r3, [pc, #364]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	4a5a      	ldr	r2, [pc, #360]	; (80025e8 <HAL_RCC_OscConfig+0x2a0>)
 8002480:	5cd3      	ldrb	r3, [r2, r3]
 8002482:	f003 031f 	and.w	r3, r3, #31
 8002486:	fa21 f303 	lsr.w	r3, r1, r3
 800248a:	4a58      	ldr	r2, [pc, #352]	; (80025ec <HAL_RCC_OscConfig+0x2a4>)
 800248c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800248e:	4b58      	ldr	r3, [pc, #352]	; (80025f0 <HAL_RCC_OscConfig+0x2a8>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe fb86 	bl	8000ba4 <HAL_InitTick>
 8002498:	4603      	mov	r3, r0
 800249a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800249c:	7dfb      	ldrb	r3, [r7, #23]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d052      	beq.n	8002548 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80024a2:	7dfb      	ldrb	r3, [r7, #23]
 80024a4:	e3b0      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d032      	beq.n	8002514 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024ae:	4b4d      	ldr	r3, [pc, #308]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a4c      	ldr	r2, [pc, #304]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024ba:	f7fe fbbf 	bl	8000c3c <HAL_GetTick>
 80024be:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024c0:	e008      	b.n	80024d4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024c2:	f7fe fbbb 	bl	8000c3c <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e399      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024d4:	4b43      	ldr	r3, [pc, #268]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0f0      	beq.n	80024c2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024e0:	4b40      	ldr	r3, [pc, #256]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a3f      	ldr	r2, [pc, #252]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80024e6:	f043 0308 	orr.w	r3, r3, #8
 80024ea:	6013      	str	r3, [r2, #0]
 80024ec:	4b3d      	ldr	r3, [pc, #244]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f8:	493a      	ldr	r1, [pc, #232]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80024fa:	4313      	orrs	r3, r2
 80024fc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024fe:	4b39      	ldr	r3, [pc, #228]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a1b      	ldr	r3, [r3, #32]
 800250a:	021b      	lsls	r3, r3, #8
 800250c:	4935      	ldr	r1, [pc, #212]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800250e:	4313      	orrs	r3, r2
 8002510:	604b      	str	r3, [r1, #4]
 8002512:	e01a      	b.n	800254a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002514:	4b33      	ldr	r3, [pc, #204]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a32      	ldr	r2, [pc, #200]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800251a:	f023 0301 	bic.w	r3, r3, #1
 800251e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002520:	f7fe fb8c 	bl	8000c3c <HAL_GetTick>
 8002524:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002526:	e008      	b.n	800253a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002528:	f7fe fb88 	bl	8000c3c <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d901      	bls.n	800253a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002536:	2303      	movs	r3, #3
 8002538:	e366      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800253a:	4b2a      	ldr	r3, [pc, #168]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1f0      	bne.n	8002528 <HAL_RCC_OscConfig+0x1e0>
 8002546:	e000      	b.n	800254a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002548:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d073      	beq.n	800263e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002556:	6a3b      	ldr	r3, [r7, #32]
 8002558:	2b08      	cmp	r3, #8
 800255a:	d005      	beq.n	8002568 <HAL_RCC_OscConfig+0x220>
 800255c:	6a3b      	ldr	r3, [r7, #32]
 800255e:	2b0c      	cmp	r3, #12
 8002560:	d10e      	bne.n	8002580 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	2b03      	cmp	r3, #3
 8002566:	d10b      	bne.n	8002580 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002568:	4b1e      	ldr	r3, [pc, #120]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d063      	beq.n	800263c <HAL_RCC_OscConfig+0x2f4>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d15f      	bne.n	800263c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e343      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002588:	d106      	bne.n	8002598 <HAL_RCC_OscConfig+0x250>
 800258a:	4b16      	ldr	r3, [pc, #88]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a15      	ldr	r2, [pc, #84]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 8002590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002594:	6013      	str	r3, [r2, #0]
 8002596:	e01d      	b.n	80025d4 <HAL_RCC_OscConfig+0x28c>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0x274>
 80025a2:	4b10      	ldr	r3, [pc, #64]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a0f      	ldr	r2, [pc, #60]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	4b0d      	ldr	r3, [pc, #52]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a0c      	ldr	r2, [pc, #48]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	e00b      	b.n	80025d4 <HAL_RCC_OscConfig+0x28c>
 80025bc:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a08      	ldr	r2, [pc, #32]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025c6:	6013      	str	r3, [r2, #0]
 80025c8:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a05      	ldr	r2, [pc, #20]	; (80025e4 <HAL_RCC_OscConfig+0x29c>)
 80025ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d01b      	beq.n	8002614 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7fe fb2e 	bl	8000c3c <HAL_GetTick>
 80025e0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025e2:	e010      	b.n	8002606 <HAL_RCC_OscConfig+0x2be>
 80025e4:	40021000 	.word	0x40021000
 80025e8:	08007318 	.word	0x08007318
 80025ec:	20000000 	.word	0x20000000
 80025f0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f4:	f7fe fb22 	bl	8000c3c <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	; 0x64
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e300      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002606:	4ba0      	ldr	r3, [pc, #640]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCC_OscConfig+0x2ac>
 8002612:	e014      	b.n	800263e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7fe fb12 	bl	8000c3c <HAL_GetTick>
 8002618:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800261c:	f7fe fb0e 	bl	8000c3c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b64      	cmp	r3, #100	; 0x64
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e2ec      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800262e:	4b96      	ldr	r3, [pc, #600]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x2d4>
 800263a:	e000      	b.n	800263e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800263c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d060      	beq.n	800270c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800264a:	6a3b      	ldr	r3, [r7, #32]
 800264c:	2b04      	cmp	r3, #4
 800264e:	d005      	beq.n	800265c <HAL_RCC_OscConfig+0x314>
 8002650:	6a3b      	ldr	r3, [r7, #32]
 8002652:	2b0c      	cmp	r3, #12
 8002654:	d119      	bne.n	800268a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	2b02      	cmp	r3, #2
 800265a:	d116      	bne.n	800268a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800265c:	4b8a      	ldr	r3, [pc, #552]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002664:	2b00      	cmp	r3, #0
 8002666:	d005      	beq.n	8002674 <HAL_RCC_OscConfig+0x32c>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e2c9      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002674:	4b84      	ldr	r3, [pc, #528]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	061b      	lsls	r3, r3, #24
 8002682:	4981      	ldr	r1, [pc, #516]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002688:	e040      	b.n	800270c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d023      	beq.n	80026da <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002692:	4b7d      	ldr	r3, [pc, #500]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a7c      	ldr	r2, [pc, #496]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800269c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269e:	f7fe facd 	bl	8000c3c <HAL_GetTick>
 80026a2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026a4:	e008      	b.n	80026b8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a6:	f7fe fac9 	bl	8000c3c <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e2a7      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026b8:	4b73      	ldr	r3, [pc, #460]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0f0      	beq.n	80026a6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026c4:	4b70      	ldr	r3, [pc, #448]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691b      	ldr	r3, [r3, #16]
 80026d0:	061b      	lsls	r3, r3, #24
 80026d2:	496d      	ldr	r1, [pc, #436]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	604b      	str	r3, [r1, #4]
 80026d8:	e018      	b.n	800270c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026da:	4b6b      	ldr	r3, [pc, #428]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a6a      	ldr	r2, [pc, #424]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80026e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e6:	f7fe faa9 	bl	8000c3c <HAL_GetTick>
 80026ea:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026ec:	e008      	b.n	8002700 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026ee:	f7fe faa5 	bl	8000c3c <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d901      	bls.n	8002700 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e283      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002700:	4b61      	ldr	r3, [pc, #388]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002708:	2b00      	cmp	r3, #0
 800270a:	d1f0      	bne.n	80026ee <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0308 	and.w	r3, r3, #8
 8002714:	2b00      	cmp	r3, #0
 8002716:	d07f      	beq.n	8002818 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d05f      	beq.n	80027e0 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8002720:	4b59      	ldr	r3, [pc, #356]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002722:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002726:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	699a      	ldr	r2, [r3, #24]
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	429a      	cmp	r2, r3
 8002734:	d037      	beq.n	80027a6 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d006      	beq.n	800274e <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002746:	2b00      	cmp	r3, #0
 8002748:	d101      	bne.n	800274e <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e25c      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d01b      	beq.n	8002790 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8002758:	4b4b      	ldr	r3, [pc, #300]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 800275a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800275e:	4a4a      	ldr	r2, [pc, #296]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002760:	f023 0301 	bic.w	r3, r3, #1
 8002764:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002768:	f7fe fa68 	bl	8000c3c <HAL_GetTick>
 800276c:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002770:	f7fe fa64 	bl	8000c3c <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	69bb      	ldr	r3, [r7, #24]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b11      	cmp	r3, #17
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e242      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002782:	4b41      	ldr	r3, [pc, #260]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002784:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1ef      	bne.n	8002770 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8002790:	4b3d      	ldr	r3, [pc, #244]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002792:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002796:	f023 0210 	bic.w	r2, r3, #16
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	493a      	ldr	r1, [pc, #232]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027a6:	4b38      	ldr	r3, [pc, #224]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80027a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027ac:	4a36      	ldr	r2, [pc, #216]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80027ae:	f043 0301 	orr.w	r3, r3, #1
 80027b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b6:	f7fe fa41 	bl	8000c3c <HAL_GetTick>
 80027ba:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027be:	f7fe fa3d 	bl	8000c3c <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b11      	cmp	r3, #17
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e21b      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027d0:	4b2d      	ldr	r3, [pc, #180]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80027d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0ef      	beq.n	80027be <HAL_RCC_OscConfig+0x476>
 80027de:	e01b      	b.n	8002818 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027e0:	4b29      	ldr	r3, [pc, #164]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80027e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027e6:	4a28      	ldr	r2, [pc, #160]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f0:	f7fe fa24 	bl	8000c3c <HAL_GetTick>
 80027f4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f8:	f7fe fa20 	bl	8000c3c <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b11      	cmp	r3, #17
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e1fe      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800280a:	4b1f      	ldr	r3, [pc, #124]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 800280c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1ef      	bne.n	80027f8 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80c1 	beq.w	80029a8 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002826:	2300      	movs	r3, #0
 8002828:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800282c:	4b16      	ldr	r3, [pc, #88]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 800282e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d10e      	bne.n	8002856 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002838:	4b13      	ldr	r3, [pc, #76]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 800283a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800283c:	4a12      	ldr	r2, [pc, #72]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 800283e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002842:	6593      	str	r3, [r2, #88]	; 0x58
 8002844:	4b10      	ldr	r3, [pc, #64]	; (8002888 <HAL_RCC_OscConfig+0x540>)
 8002846:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002850:	2301      	movs	r3, #1
 8002852:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002856:	4b0d      	ldr	r3, [pc, #52]	; (800288c <HAL_RCC_OscConfig+0x544>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285e:	2b00      	cmp	r3, #0
 8002860:	d11c      	bne.n	800289c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002862:	4b0a      	ldr	r3, [pc, #40]	; (800288c <HAL_RCC_OscConfig+0x544>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a09      	ldr	r2, [pc, #36]	; (800288c <HAL_RCC_OscConfig+0x544>)
 8002868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800286c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800286e:	f7fe f9e5 	bl	8000c3c <HAL_GetTick>
 8002872:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002874:	e00c      	b.n	8002890 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002876:	f7fe f9e1 	bl	8000c3c <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d905      	bls.n	8002890 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e1bf      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
 8002888:	40021000 	.word	0x40021000
 800288c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002890:	4bb1      	ldr	r3, [pc, #708]	; (8002b58 <HAL_RCC_OscConfig+0x810>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0ec      	beq.n	8002876 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d02c      	beq.n	8002902 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80028a8:	4bac      	ldr	r3, [pc, #688]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ba:	49a8      	ldr	r1, [pc, #672]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d010      	beq.n	80028f0 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80028ce:	4ba3      	ldr	r3, [pc, #652]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028d4:	4aa1      	ldr	r2, [pc, #644]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028d6:	f043 0304 	orr.w	r3, r3, #4
 80028da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80028de:	4b9f      	ldr	r3, [pc, #636]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e4:	4a9d      	ldr	r2, [pc, #628]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028ee:	e018      	b.n	8002922 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80028f0:	4b9a      	ldr	r3, [pc, #616]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028f6:	4a99      	ldr	r2, [pc, #612]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002900:	e00f      	b.n	8002922 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002902:	4b96      	ldr	r3, [pc, #600]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002908:	4a94      	ldr	r2, [pc, #592]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 800290a:	f023 0301 	bic.w	r3, r3, #1
 800290e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002912:	4b92      	ldr	r3, [pc, #584]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002918:	4a90      	ldr	r2, [pc, #576]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 800291a:	f023 0304 	bic.w	r3, r3, #4
 800291e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d016      	beq.n	8002958 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800292a:	f7fe f987 	bl	8000c3c <HAL_GetTick>
 800292e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002930:	e00a      	b.n	8002948 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002932:	f7fe f983 	bl	8000c3c <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002940:	4293      	cmp	r3, r2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e15f      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002948:	4b84      	ldr	r3, [pc, #528]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 800294a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0ed      	beq.n	8002932 <HAL_RCC_OscConfig+0x5ea>
 8002956:	e01d      	b.n	8002994 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002958:	f7fe f970 	bl	8000c3c <HAL_GetTick>
 800295c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800295e:	e00a      	b.n	8002976 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002960:	f7fe f96c 	bl	8000c3c <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	f241 3288 	movw	r2, #5000	; 0x1388
 800296e:	4293      	cmp	r3, r2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e148      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002976:	4b79      	ldr	r3, [pc, #484]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1ed      	bne.n	8002960 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8002984:	4b75      	ldr	r3, [pc, #468]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800298a:	4a74      	ldr	r2, [pc, #464]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 800298c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002990:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002994:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002998:	2b01      	cmp	r3, #1
 800299a:	d105      	bne.n	80029a8 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800299c:	4b6f      	ldr	r3, [pc, #444]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 800299e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a0:	4a6e      	ldr	r2, [pc, #440]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80029a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0320 	and.w	r3, r3, #32
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d03c      	beq.n	8002a2e <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d01c      	beq.n	80029f6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80029bc:	4b67      	ldr	r3, [pc, #412]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80029be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029c2:	4a66      	ldr	r2, [pc, #408]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029cc:	f7fe f936 	bl	8000c3c <HAL_GetTick>
 80029d0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029d4:	f7fe f932 	bl	8000c3c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e110      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029e6:	4b5d      	ldr	r3, [pc, #372]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80029e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d0ef      	beq.n	80029d4 <HAL_RCC_OscConfig+0x68c>
 80029f4:	e01b      	b.n	8002a2e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029f6:	4b59      	ldr	r3, [pc, #356]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80029f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029fc:	4a57      	ldr	r2, [pc, #348]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 80029fe:	f023 0301 	bic.w	r3, r3, #1
 8002a02:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a06:	f7fe f919 	bl	8000c3c <HAL_GetTick>
 8002a0a:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a0e:	f7fe f915 	bl	8000c3c <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e0f3      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a20:	4b4e      	ldr	r3, [pc, #312]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002a22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1ef      	bne.n	8002a0e <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f000 80e7 	beq.w	8002c06 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	f040 80b7 	bne.w	8002bb0 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a42:	4b46      	ldr	r3, [pc, #280]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	f003 0203 	and.w	r2, r3, #3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d124      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a60:	3b01      	subs	r3, #1
 8002a62:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d11b      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a72:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d113      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a82:	085b      	lsrs	r3, r3, #1
 8002a84:	3b01      	subs	r3, #1
 8002a86:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d109      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	085b      	lsrs	r3, r3, #1
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d061      	beq.n	8002b64 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	2b0c      	cmp	r3, #12
 8002aa4:	d056      	beq.n	8002b54 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002aa6:	4b2d      	ldr	r3, [pc, #180]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a2c      	ldr	r2, [pc, #176]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002aac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ab0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ab2:	f7fe f8c3 	bl	8000c3c <HAL_GetTick>
 8002ab6:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aba:	f7fe f8bf 	bl	8000c3c <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e09d      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002acc:	4b23      	ldr	r3, [pc, #140]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1f0      	bne.n	8002aba <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ad8:	4b20      	ldr	r3, [pc, #128]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	4b20      	ldr	r3, [pc, #128]	; (8002b60 <HAL_RCC_OscConfig+0x818>)
 8002ade:	4013      	ands	r3, r2
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ae8:	3a01      	subs	r2, #1
 8002aea:	0112      	lsls	r2, r2, #4
 8002aec:	4311      	orrs	r1, r2
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002af2:	0212      	lsls	r2, r2, #8
 8002af4:	4311      	orrs	r1, r2
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002afa:	0852      	lsrs	r2, r2, #1
 8002afc:	3a01      	subs	r2, #1
 8002afe:	0552      	lsls	r2, r2, #21
 8002b00:	4311      	orrs	r1, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002b06:	0852      	lsrs	r2, r2, #1
 8002b08:	3a01      	subs	r2, #1
 8002b0a:	0652      	lsls	r2, r2, #25
 8002b0c:	430a      	orrs	r2, r1
 8002b0e:	4913      	ldr	r1, [pc, #76]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b14:	4b11      	ldr	r3, [pc, #68]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a10      	ldr	r2, [pc, #64]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002b1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b20:	4b0e      	ldr	r3, [pc, #56]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	4a0d      	ldr	r2, [pc, #52]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002b26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b2c:	f7fe f886 	bl	8000c3c <HAL_GetTick>
 8002b30:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b34:	f7fe f882 	bl	8000c3c <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e060      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b46:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <HAL_RCC_OscConfig+0x814>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b52:	e058      	b.n	8002c06 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e057      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
 8002b58:	40007000 	.word	0x40007000
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b64:	4b2a      	ldr	r3, [pc, #168]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d14a      	bne.n	8002c06 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b70:	4b27      	ldr	r3, [pc, #156]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a26      	ldr	r2, [pc, #152]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002b76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b7c:	4b24      	ldr	r3, [pc, #144]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4a23      	ldr	r2, [pc, #140]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b88:	f7fe f858 	bl	8000c3c <HAL_GetTick>
 8002b8c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b8e:	e008      	b.n	8002ba2 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b90:	f7fe f854 	bl	8000c3c <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d901      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e032      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ba2:	4b1b      	ldr	r3, [pc, #108]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0f0      	beq.n	8002b90 <HAL_RCC_OscConfig+0x848>
 8002bae:	e02a      	b.n	8002c06 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bb0:	6a3b      	ldr	r3, [r7, #32]
 8002bb2:	2b0c      	cmp	r3, #12
 8002bb4:	d025      	beq.n	8002c02 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb6:	4b16      	ldr	r3, [pc, #88]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a15      	ldr	r2, [pc, #84]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002bbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bc0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002bc2:	4b13      	ldr	r3, [pc, #76]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	4a12      	ldr	r2, [pc, #72]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002bc8:	f023 0303 	bic.w	r3, r3, #3
 8002bcc:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8002bce:	4b10      	ldr	r3, [pc, #64]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	4a0f      	ldr	r2, [pc, #60]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002bd4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002bd8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bda:	f7fe f82f 	bl	8000c3c <HAL_GetTick>
 8002bde:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be2:	f7fe f82b 	bl	8000c3c <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e009      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bf4:	4b06      	ldr	r3, [pc, #24]	; (8002c10 <HAL_RCC_OscConfig+0x8c8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1f0      	bne.n	8002be2 <HAL_RCC_OscConfig+0x89a>
 8002c00:	e001      	b.n	8002c06 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3728      	adds	r7, #40	; 0x28
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40021000 	.word	0x40021000

08002c14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e0c8      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c28:	4b66      	ldr	r3, [pc, #408]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d910      	bls.n	8002c58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c36:	4b63      	ldr	r3, [pc, #396]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 0207 	bic.w	r2, r3, #7
 8002c3e:	4961      	ldr	r1, [pc, #388]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c46:	4b5f      	ldr	r3, [pc, #380]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0b0      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d04c      	beq.n	8002cfe <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	2b03      	cmp	r3, #3
 8002c6a:	d107      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c6c:	4b56      	ldr	r3, [pc, #344]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d121      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e09e      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d107      	bne.n	8002c94 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c84:	4b50      	ldr	r3, [pc, #320]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d115      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e092      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d107      	bne.n	8002cac <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c9c:	4b4a      	ldr	r3, [pc, #296]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d109      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e086      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cac:	4b46      	ldr	r3, [pc, #280]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e07e      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cbc:	4b42      	ldr	r3, [pc, #264]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f023 0203 	bic.w	r2, r3, #3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	493f      	ldr	r1, [pc, #252]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cce:	f7fd ffb5 	bl	8000c3c <HAL_GetTick>
 8002cd2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd4:	e00a      	b.n	8002cec <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cd6:	f7fd ffb1 	bl	8000c3c <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e066      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cec:	4b36      	ldr	r3, [pc, #216]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 020c 	and.w	r2, r3, #12
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d1eb      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d008      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d0a:	4b2f      	ldr	r3, [pc, #188]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	492c      	ldr	r1, [pc, #176]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b29      	ldr	r3, [pc, #164]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d210      	bcs.n	8002d4c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b26      	ldr	r3, [pc, #152]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 0207 	bic.w	r2, r3, #7
 8002d32:	4924      	ldr	r1, [pc, #144]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b22      	ldr	r3, [pc, #136]	; (8002dc4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d001      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e036      	b.n	8002dba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d008      	beq.n	8002d6a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4918      	ldr	r1, [pc, #96]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0308 	and.w	r3, r3, #8
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d009      	beq.n	8002d8a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d76:	4b14      	ldr	r3, [pc, #80]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	4910      	ldr	r1, [pc, #64]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d8a:	f000 f825 	bl	8002dd8 <HAL_RCC_GetSysClockFreq>
 8002d8e:	4601      	mov	r1, r0
 8002d90:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	091b      	lsrs	r3, r3, #4
 8002d96:	f003 030f 	and.w	r3, r3, #15
 8002d9a:	4a0c      	ldr	r2, [pc, #48]	; (8002dcc <HAL_RCC_ClockConfig+0x1b8>)
 8002d9c:	5cd3      	ldrb	r3, [r2, r3]
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	fa21 f303 	lsr.w	r3, r1, r3
 8002da6:	4a0a      	ldr	r2, [pc, #40]	; (8002dd0 <HAL_RCC_ClockConfig+0x1bc>)
 8002da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002daa:	4b0a      	ldr	r3, [pc, #40]	; (8002dd4 <HAL_RCC_ClockConfig+0x1c0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7fd fef8 	bl	8000ba4 <HAL_InitTick>
 8002db4:	4603      	mov	r3, r0
 8002db6:	72fb      	strb	r3, [r7, #11]

  return status;
 8002db8:	7afb      	ldrb	r3, [r7, #11]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40022000 	.word	0x40022000
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	08007318 	.word	0x08007318
 8002dd0:	20000000 	.word	0x20000000
 8002dd4:	20000004 	.word	0x20000004

08002dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b089      	sub	sp, #36	; 0x24
 8002ddc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61fb      	str	r3, [r7, #28]
 8002de2:	2300      	movs	r3, #0
 8002de4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002de6:	4b3d      	ldr	r3, [pc, #244]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 030c 	and.w	r3, r3, #12
 8002dee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002df0:	4b3a      	ldr	r3, [pc, #232]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	f003 0303 	and.w	r3, r3, #3
 8002df8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <HAL_RCC_GetSysClockFreq+0x34>
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	2b0c      	cmp	r3, #12
 8002e04:	d121      	bne.n	8002e4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d11e      	bne.n	8002e4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e0c:	4b33      	ldr	r3, [pc, #204]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d107      	bne.n	8002e28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e18:	4b30      	ldr	r3, [pc, #192]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e1e:	0a1b      	lsrs	r3, r3, #8
 8002e20:	f003 030f 	and.w	r3, r3, #15
 8002e24:	61fb      	str	r3, [r7, #28]
 8002e26:	e005      	b.n	8002e34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e28:	4b2c      	ldr	r3, [pc, #176]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	091b      	lsrs	r3, r3, #4
 8002e2e:	f003 030f 	and.w	r3, r3, #15
 8002e32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e34:	4a2a      	ldr	r2, [pc, #168]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10d      	bne.n	8002e60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e48:	e00a      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d102      	bne.n	8002e56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e50:	4b24      	ldr	r3, [pc, #144]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e52:	61bb      	str	r3, [r7, #24]
 8002e54:	e004      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d101      	bne.n	8002e60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e5c:	4b22      	ldr	r3, [pc, #136]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	2b0c      	cmp	r3, #12
 8002e64:	d133      	bne.n	8002ece <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e66:	4b1d      	ldr	r3, [pc, #116]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f003 0303 	and.w	r3, r3, #3
 8002e6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d002      	beq.n	8002e7c <HAL_RCC_GetSysClockFreq+0xa4>
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	d003      	beq.n	8002e82 <HAL_RCC_GetSysClockFreq+0xaa>
 8002e7a:	e005      	b.n	8002e88 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002e7c:	4b19      	ldr	r3, [pc, #100]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e7e:	617b      	str	r3, [r7, #20]
      break;
 8002e80:	e005      	b.n	8002e8e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002e82:	4b19      	ldr	r3, [pc, #100]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e84:	617b      	str	r3, [r7, #20]
      break;
 8002e86:	e002      	b.n	8002e8e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	617b      	str	r3, [r7, #20]
      break;
 8002e8c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e8e:	4b13      	ldr	r3, [pc, #76]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	091b      	lsrs	r3, r3, #4
 8002e94:	f003 0307 	and.w	r3, r3, #7
 8002e98:	3301      	adds	r3, #1
 8002e9a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002e9c:	4b0f      	ldr	r3, [pc, #60]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	0a1b      	lsrs	r3, r3, #8
 8002ea2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	fb02 f203 	mul.w	r2, r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002eb4:	4b09      	ldr	r3, [pc, #36]	; (8002edc <HAL_RCC_GetSysClockFreq+0x104>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	0e5b      	lsrs	r3, r3, #25
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ecc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ece:	69bb      	ldr	r3, [r7, #24]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3724      	adds	r7, #36	; 0x24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	08007330 	.word	0x08007330
 8002ee4:	00f42400 	.word	0x00f42400
 8002ee8:	007a1200 	.word	0x007a1200

08002eec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ef0:	4b03      	ldr	r3, [pc, #12]	; (8002f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	20000000 	.word	0x20000000

08002f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f08:	f7ff fff0 	bl	8002eec <HAL_RCC_GetHCLKFreq>
 8002f0c:	4601      	mov	r1, r0
 8002f0e:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	4a04      	ldr	r2, [pc, #16]	; (8002f2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f1a:	5cd3      	ldrb	r3, [r2, r3]
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	08007328 	.word	0x08007328

08002f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f34:	f7ff ffda 	bl	8002eec <HAL_RCC_GetHCLKFreq>
 8002f38:	4601      	mov	r1, r0
 8002f3a:	4b06      	ldr	r3, [pc, #24]	; (8002f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	0adb      	lsrs	r3, r3, #11
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	4a04      	ldr	r2, [pc, #16]	; (8002f58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f46:	5cd3      	ldrb	r3, [r2, r3]
 8002f48:	f003 031f 	and.w	r3, r3, #31
 8002f4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40021000 	.word	0x40021000
 8002f58:	08007328 	.word	0x08007328

08002f5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f64:	2300      	movs	r3, #0
 8002f66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f68:	4b2a      	ldr	r3, [pc, #168]	; (8003014 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d003      	beq.n	8002f7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002f74:	f7ff f974 	bl	8002260 <HAL_PWREx_GetVoltageRange>
 8002f78:	6178      	str	r0, [r7, #20]
 8002f7a:	e014      	b.n	8002fa6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f7c:	4b25      	ldr	r3, [pc, #148]	; (8003014 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f80:	4a24      	ldr	r2, [pc, #144]	; (8003014 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f86:	6593      	str	r3, [r2, #88]	; 0x58
 8002f88:	4b22      	ldr	r3, [pc, #136]	; (8003014 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f94:	f7ff f964 	bl	8002260 <HAL_PWREx_GetVoltageRange>
 8002f98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f9a:	4b1e      	ldr	r3, [pc, #120]	; (8003014 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9e:	4a1d      	ldr	r2, [pc, #116]	; (8003014 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fa0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fa4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fac:	d10b      	bne.n	8002fc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b80      	cmp	r3, #128	; 0x80
 8002fb2:	d919      	bls.n	8002fe8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2ba0      	cmp	r3, #160	; 0xa0
 8002fb8:	d902      	bls.n	8002fc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002fba:	2302      	movs	r3, #2
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	e013      	b.n	8002fe8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	e010      	b.n	8002fe8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b80      	cmp	r3, #128	; 0x80
 8002fca:	d902      	bls.n	8002fd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002fcc:	2303      	movs	r3, #3
 8002fce:	613b      	str	r3, [r7, #16]
 8002fd0:	e00a      	b.n	8002fe8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b80      	cmp	r3, #128	; 0x80
 8002fd6:	d102      	bne.n	8002fde <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002fd8:	2302      	movs	r3, #2
 8002fda:	613b      	str	r3, [r7, #16]
 8002fdc:	e004      	b.n	8002fe8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b70      	cmp	r3, #112	; 0x70
 8002fe2:	d101      	bne.n	8002fe8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002fe8:	4b0b      	ldr	r3, [pc, #44]	; (8003018 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f023 0207 	bic.w	r2, r3, #7
 8002ff0:	4909      	ldr	r1, [pc, #36]	; (8003018 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ff8:	4b07      	ldr	r3, [pc, #28]	; (8003018 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	429a      	cmp	r2, r3
 8003004:	d001      	beq.n	800300a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e000      	b.n	800300c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3718      	adds	r7, #24
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40021000 	.word	0x40021000
 8003018:	40022000 	.word	0x40022000

0800301c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003024:	2300      	movs	r3, #0
 8003026:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003028:	2300      	movs	r3, #0
 800302a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 809e 	beq.w	8003176 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800303a:	2300      	movs	r3, #0
 800303c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800303e:	4b46      	ldr	r3, [pc, #280]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d101      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x32>
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x34>
 800304e:	2300      	movs	r3, #0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00d      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003054:	4b40      	ldr	r3, [pc, #256]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003058:	4a3f      	ldr	r2, [pc, #252]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800305a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800305e:	6593      	str	r3, [r2, #88]	; 0x58
 8003060:	4b3d      	ldr	r3, [pc, #244]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800306c:	2301      	movs	r3, #1
 800306e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003070:	4b3a      	ldr	r3, [pc, #232]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a39      	ldr	r2, [pc, #228]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003076:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800307a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800307c:	f7fd fdde 	bl	8000c3c <HAL_GetTick>
 8003080:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003082:	e009      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003084:	f7fd fdda 	bl	8000c3c <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d902      	bls.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	74fb      	strb	r3, [r7, #19]
        break;
 8003096:	e005      	b.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003098:	4b30      	ldr	r3, [pc, #192]	; (800315c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0ef      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 80030a4:	7cfb      	ldrb	r3, [r7, #19]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d15a      	bne.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80030aa:	4b2b      	ldr	r3, [pc, #172]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01e      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0xde>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d019      	beq.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80030c6:	4b24      	ldr	r3, [pc, #144]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030d0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80030d2:	4b21      	ldr	r3, [pc, #132]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d8:	4a1f      	ldr	r2, [pc, #124]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80030e2:	4b1d      	ldr	r3, [pc, #116]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e8:	4a1b      	ldr	r2, [pc, #108]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030f2:	4a19      	ldr	r2, [pc, #100]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b00      	cmp	r3, #0
 8003102:	d016      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003104:	f7fd fd9a 	bl	8000c3c <HAL_GetTick>
 8003108:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800310a:	e00b      	b.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310c:	f7fd fd96 	bl	8000c3c <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	f241 3288 	movw	r2, #5000	; 0x1388
 800311a:	4293      	cmp	r3, r2
 800311c:	d902      	bls.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	74fb      	strb	r3, [r7, #19]
            break;
 8003122:	e006      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003124:	4b0c      	ldr	r3, [pc, #48]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0ec      	beq.n	800310c <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8003132:	7cfb      	ldrb	r3, [r7, #19]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10b      	bne.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003138:	4b07      	ldr	r3, [pc, #28]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800313a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	4904      	ldr	r1, [pc, #16]	; (8003158 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003148:	4313      	orrs	r3, r2
 800314a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800314e:	e009      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003150:	7cfb      	ldrb	r3, [r7, #19]
 8003152:	74bb      	strb	r3, [r7, #18]
 8003154:	e006      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8003156:	bf00      	nop
 8003158:	40021000 	.word	0x40021000
 800315c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003160:	7cfb      	ldrb	r3, [r7, #19]
 8003162:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003164:	7c7b      	ldrb	r3, [r7, #17]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d105      	bne.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800316a:	4b6e      	ldr	r3, [pc, #440]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316e:	4a6d      	ldr	r2, [pc, #436]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003170:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003174:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00a      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003182:	4b68      	ldr	r3, [pc, #416]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003188:	f023 0203 	bic.w	r2, r3, #3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	4964      	ldr	r1, [pc, #400]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00a      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031a4:	4b5f      	ldr	r3, [pc, #380]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031aa:	f023 020c 	bic.w	r2, r3, #12
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	495c      	ldr	r1, [pc, #368]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0304 	and.w	r3, r3, #4
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00a      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031c6:	4b57      	ldr	r3, [pc, #348]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031cc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	4953      	ldr	r1, [pc, #332]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0320 	and.w	r3, r3, #32
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00a      	beq.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031e8:	4b4e      	ldr	r3, [pc, #312]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	494b      	ldr	r1, [pc, #300]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00a      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800320a:	4b46      	ldr	r3, [pc, #280]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800320c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003210:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	4942      	ldr	r1, [pc, #264]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800321a:	4313      	orrs	r3, r2
 800321c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00a      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800322c:	4b3d      	ldr	r3, [pc, #244]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800322e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003232:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	493a      	ldr	r1, [pc, #232]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800323c:	4313      	orrs	r3, r2
 800323e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800324e:	4b35      	ldr	r3, [pc, #212]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003250:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003254:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	4931      	ldr	r1, [pc, #196]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800325e:	4313      	orrs	r3, r2
 8003260:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003270:	4b2c      	ldr	r3, [pc, #176]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003272:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003276:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	4929      	ldr	r1, [pc, #164]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003280:	4313      	orrs	r3, r2
 8003282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00a      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003292:	4b24      	ldr	r3, [pc, #144]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003298:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	4920      	ldr	r1, [pc, #128]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d015      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032b4:	4b1b      	ldr	r3, [pc, #108]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c2:	4918      	ldr	r1, [pc, #96]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032d2:	d105      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032d4:	4b13      	ldr	r3, [pc, #76]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	4a12      	ldr	r2, [pc, #72]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032de:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d015      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032ec:	4b0d      	ldr	r3, [pc, #52]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fa:	490a      	ldr	r1, [pc, #40]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003306:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800330a:	d105      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800330c:	4b05      	ldr	r3, [pc, #20]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	4a04      	ldr	r2, [pc, #16]	; (8003324 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003312:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003316:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003318:	7cbb      	ldrb	r3, [r7, #18]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40021000 	.word	0x40021000

08003328 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e07c      	b.n	8003434 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d106      	bne.n	800335a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7fd fa9d 	bl	8000894 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003370:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800337a:	d902      	bls.n	8003382 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800337c:	2300      	movs	r3, #0
 800337e:	60fb      	str	r3, [r7, #12]
 8003380:	e002      	b.n	8003388 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003382:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003386:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003390:	d007      	beq.n	80033a2 <HAL_SPI_Init+0x7a>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800339a:	d002      	beq.n	80033a2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10b      	bne.n	80033c2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80033b2:	d903      	bls.n	80033bc <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	631a      	str	r2, [r3, #48]	; 0x30
 80033ba:	e002      	b.n	80033c2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	431a      	orrs	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	431a      	orrs	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033e0:	431a      	orrs	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	431a      	orrs	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	ea42 0103 	orr.w	r1, r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	0c1b      	lsrs	r3, r3, #16
 8003402:	f003 0204 	and.w	r2, r3, #4
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	431a      	orrs	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003410:	431a      	orrs	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	ea42 0103 	orr.w	r1, r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	430a      	orrs	r2, r1
 8003422:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e040      	b.n	80034d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fd fb1c 	bl	8000a9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2224      	movs	r2, #36	; 0x24
 8003468:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0201 	bic.w	r2, r2, #1
 8003478:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f82c 	bl	80034d8 <UART_SetConfig>
 8003480:	4603      	mov	r3, r0
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e022      	b.n	80034d0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348e:	2b00      	cmp	r3, #0
 8003490:	d002      	beq.n	8003498 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fb34 	bl	8003b00 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 fbbb 	bl	8003c44 <UART_CheckIdleState>
 80034ce:	4603      	mov	r3, r0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034d8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80034dc:	b08a      	sub	sp, #40	; 0x28
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 80034e6:	2300      	movs	r3, #0
 80034e8:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689a      	ldr	r2, [r3, #8]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	431a      	orrs	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	4313      	orrs	r3, r2
 8003504:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	4bbc      	ldr	r3, [pc, #752]	; (8003800 <UART_SetConfig+0x328>)
 800350e:	4013      	ands	r3, r2
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	6812      	ldr	r2, [r2, #0]
 8003514:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003516:	430b      	orrs	r3, r1
 8003518:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4ab2      	ldr	r2, [pc, #712]	; (8003804 <UART_SetConfig+0x32c>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d004      	beq.n	800354a <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003546:	4313      	orrs	r3, r2
 8003548:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800355a:	430a      	orrs	r2, r1
 800355c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4aa9      	ldr	r2, [pc, #676]	; (8003808 <UART_SetConfig+0x330>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d126      	bne.n	80035b6 <UART_SetConfig+0xde>
 8003568:	4ba8      	ldr	r3, [pc, #672]	; (800380c <UART_SetConfig+0x334>)
 800356a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	2b03      	cmp	r3, #3
 8003574:	d81a      	bhi.n	80035ac <UART_SetConfig+0xd4>
 8003576:	a201      	add	r2, pc, #4	; (adr r2, 800357c <UART_SetConfig+0xa4>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	0800358d 	.word	0x0800358d
 8003580:	0800359d 	.word	0x0800359d
 8003584:	08003595 	.word	0x08003595
 8003588:	080035a5 	.word	0x080035a5
 800358c:	2301      	movs	r3, #1
 800358e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003592:	e0ab      	b.n	80036ec <UART_SetConfig+0x214>
 8003594:	2302      	movs	r3, #2
 8003596:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800359a:	e0a7      	b.n	80036ec <UART_SetConfig+0x214>
 800359c:	2304      	movs	r3, #4
 800359e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035a2:	e0a3      	b.n	80036ec <UART_SetConfig+0x214>
 80035a4:	2308      	movs	r3, #8
 80035a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035aa:	e09f      	b.n	80036ec <UART_SetConfig+0x214>
 80035ac:	2310      	movs	r3, #16
 80035ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035b2:	bf00      	nop
 80035b4:	e09a      	b.n	80036ec <UART_SetConfig+0x214>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a95      	ldr	r2, [pc, #596]	; (8003810 <UART_SetConfig+0x338>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d138      	bne.n	8003632 <UART_SetConfig+0x15a>
 80035c0:	4b92      	ldr	r3, [pc, #584]	; (800380c <UART_SetConfig+0x334>)
 80035c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	2b0c      	cmp	r3, #12
 80035cc:	d82c      	bhi.n	8003628 <UART_SetConfig+0x150>
 80035ce:	a201      	add	r2, pc, #4	; (adr r2, 80035d4 <UART_SetConfig+0xfc>)
 80035d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d4:	08003609 	.word	0x08003609
 80035d8:	08003629 	.word	0x08003629
 80035dc:	08003629 	.word	0x08003629
 80035e0:	08003629 	.word	0x08003629
 80035e4:	08003619 	.word	0x08003619
 80035e8:	08003629 	.word	0x08003629
 80035ec:	08003629 	.word	0x08003629
 80035f0:	08003629 	.word	0x08003629
 80035f4:	08003611 	.word	0x08003611
 80035f8:	08003629 	.word	0x08003629
 80035fc:	08003629 	.word	0x08003629
 8003600:	08003629 	.word	0x08003629
 8003604:	08003621 	.word	0x08003621
 8003608:	2300      	movs	r3, #0
 800360a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800360e:	e06d      	b.n	80036ec <UART_SetConfig+0x214>
 8003610:	2302      	movs	r3, #2
 8003612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003616:	e069      	b.n	80036ec <UART_SetConfig+0x214>
 8003618:	2304      	movs	r3, #4
 800361a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800361e:	e065      	b.n	80036ec <UART_SetConfig+0x214>
 8003620:	2308      	movs	r3, #8
 8003622:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003626:	e061      	b.n	80036ec <UART_SetConfig+0x214>
 8003628:	2310      	movs	r3, #16
 800362a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800362e:	bf00      	nop
 8003630:	e05c      	b.n	80036ec <UART_SetConfig+0x214>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a77      	ldr	r2, [pc, #476]	; (8003814 <UART_SetConfig+0x33c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d125      	bne.n	8003688 <UART_SetConfig+0x1b0>
 800363c:	4b73      	ldr	r3, [pc, #460]	; (800380c <UART_SetConfig+0x334>)
 800363e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003642:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003646:	2b10      	cmp	r3, #16
 8003648:	d011      	beq.n	800366e <UART_SetConfig+0x196>
 800364a:	2b10      	cmp	r3, #16
 800364c:	d802      	bhi.n	8003654 <UART_SetConfig+0x17c>
 800364e:	2b00      	cmp	r3, #0
 8003650:	d005      	beq.n	800365e <UART_SetConfig+0x186>
 8003652:	e014      	b.n	800367e <UART_SetConfig+0x1a6>
 8003654:	2b20      	cmp	r3, #32
 8003656:	d006      	beq.n	8003666 <UART_SetConfig+0x18e>
 8003658:	2b30      	cmp	r3, #48	; 0x30
 800365a:	d00c      	beq.n	8003676 <UART_SetConfig+0x19e>
 800365c:	e00f      	b.n	800367e <UART_SetConfig+0x1a6>
 800365e:	2300      	movs	r3, #0
 8003660:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003664:	e042      	b.n	80036ec <UART_SetConfig+0x214>
 8003666:	2302      	movs	r3, #2
 8003668:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800366c:	e03e      	b.n	80036ec <UART_SetConfig+0x214>
 800366e:	2304      	movs	r3, #4
 8003670:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003674:	e03a      	b.n	80036ec <UART_SetConfig+0x214>
 8003676:	2308      	movs	r3, #8
 8003678:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800367c:	e036      	b.n	80036ec <UART_SetConfig+0x214>
 800367e:	2310      	movs	r3, #16
 8003680:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003684:	bf00      	nop
 8003686:	e031      	b.n	80036ec <UART_SetConfig+0x214>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a5d      	ldr	r2, [pc, #372]	; (8003804 <UART_SetConfig+0x32c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d129      	bne.n	80036e6 <UART_SetConfig+0x20e>
 8003692:	4b5e      	ldr	r3, [pc, #376]	; (800380c <UART_SetConfig+0x334>)
 8003694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003698:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800369c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a0:	d014      	beq.n	80036cc <UART_SetConfig+0x1f4>
 80036a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a6:	d802      	bhi.n	80036ae <UART_SetConfig+0x1d6>
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d007      	beq.n	80036bc <UART_SetConfig+0x1e4>
 80036ac:	e016      	b.n	80036dc <UART_SetConfig+0x204>
 80036ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036b2:	d007      	beq.n	80036c4 <UART_SetConfig+0x1ec>
 80036b4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036b8:	d00c      	beq.n	80036d4 <UART_SetConfig+0x1fc>
 80036ba:	e00f      	b.n	80036dc <UART_SetConfig+0x204>
 80036bc:	2300      	movs	r3, #0
 80036be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036c2:	e013      	b.n	80036ec <UART_SetConfig+0x214>
 80036c4:	2302      	movs	r3, #2
 80036c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036ca:	e00f      	b.n	80036ec <UART_SetConfig+0x214>
 80036cc:	2304      	movs	r3, #4
 80036ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036d2:	e00b      	b.n	80036ec <UART_SetConfig+0x214>
 80036d4:	2308      	movs	r3, #8
 80036d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036da:	e007      	b.n	80036ec <UART_SetConfig+0x214>
 80036dc:	2310      	movs	r3, #16
 80036de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80036e2:	bf00      	nop
 80036e4:	e002      	b.n	80036ec <UART_SetConfig+0x214>
 80036e6:	2310      	movs	r3, #16
 80036e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a44      	ldr	r2, [pc, #272]	; (8003804 <UART_SetConfig+0x32c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	f040 80fb 	bne.w	80038ee <UART_SetConfig+0x416>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80036f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80036fc:	2b08      	cmp	r3, #8
 80036fe:	d824      	bhi.n	800374a <UART_SetConfig+0x272>
 8003700:	a201      	add	r2, pc, #4	; (adr r2, 8003708 <UART_SetConfig+0x230>)
 8003702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003706:	bf00      	nop
 8003708:	0800372d 	.word	0x0800372d
 800370c:	0800374b 	.word	0x0800374b
 8003710:	08003735 	.word	0x08003735
 8003714:	0800374b 	.word	0x0800374b
 8003718:	0800373b 	.word	0x0800373b
 800371c:	0800374b 	.word	0x0800374b
 8003720:	0800374b 	.word	0x0800374b
 8003724:	0800374b 	.word	0x0800374b
 8003728:	08003743 	.word	0x08003743
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800372c:	f7ff fbea 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 8003730:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003732:	e00d      	b.n	8003750 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003734:	4b38      	ldr	r3, [pc, #224]	; (8003818 <UART_SetConfig+0x340>)
 8003736:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003738:	e00a      	b.n	8003750 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800373a:	f7ff fb4d 	bl	8002dd8 <HAL_RCC_GetSysClockFreq>
 800373e:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003740:	e006      	b.n	8003750 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003746:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003748:	e002      	b.n	8003750 <UART_SetConfig+0x278>
      default:
        ret = HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	76fb      	strb	r3, [r7, #27]
        break;
 800374e:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 81c8 	beq.w	8003ae8 <UART_SetConfig+0x610>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	4613      	mov	r3, r2
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	4413      	add	r3, r2
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	429a      	cmp	r2, r3
 8003766:	d305      	bcc.n	8003774 <UART_SetConfig+0x29c>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	429a      	cmp	r2, r3
 8003772:	d902      	bls.n	800377a <UART_SetConfig+0x2a2>
      {
        ret = HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	76fb      	strb	r3, [r7, #27]
 8003778:	e1b6      	b.n	8003ae8 <UART_SetConfig+0x610>
      }
      else
      {
        switch (clocksource)
 800377a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800377e:	2b08      	cmp	r3, #8
 8003780:	f200 80a2 	bhi.w	80038c8 <UART_SetConfig+0x3f0>
 8003784:	a201      	add	r2, pc, #4	; (adr r2, 800378c <UART_SetConfig+0x2b4>)
 8003786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800378a:	bf00      	nop
 800378c:	080037b1 	.word	0x080037b1
 8003790:	080038c9 	.word	0x080038c9
 8003794:	0800381d 	.word	0x0800381d
 8003798:	080038c9 	.word	0x080038c9
 800379c:	08003851 	.word	0x08003851
 80037a0:	080038c9 	.word	0x080038c9
 80037a4:	080038c9 	.word	0x080038c9
 80037a8:	080038c9 	.word	0x080038c9
 80037ac:	0800389f 	.word	0x0800389f
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80037b0:	f7ff fba8 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 80037b4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	4619      	mov	r1, r3
 80037ba:	f04f 0200 	mov.w	r2, #0
 80037be:	f04f 0300 	mov.w	r3, #0
 80037c2:	f04f 0400 	mov.w	r4, #0
 80037c6:	0214      	lsls	r4, r2, #8
 80037c8:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80037cc:	020b      	lsls	r3, r1, #8
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6852      	ldr	r2, [r2, #4]
 80037d2:	0852      	lsrs	r2, r2, #1
 80037d4:	4611      	mov	r1, r2
 80037d6:	f04f 0200 	mov.w	r2, #0
 80037da:	eb13 0b01 	adds.w	fp, r3, r1
 80037de:	eb44 0c02 	adc.w	ip, r4, r2
 80037e2:	4658      	mov	r0, fp
 80037e4:	4661      	mov	r1, ip
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f04f 0400 	mov.w	r4, #0
 80037ee:	461a      	mov	r2, r3
 80037f0:	4623      	mov	r3, r4
 80037f2:	f7fc fceb 	bl	80001cc <__aeabi_uldivmod>
 80037f6:	4603      	mov	r3, r0
 80037f8:	460c      	mov	r4, r1
 80037fa:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80037fc:	e067      	b.n	80038ce <UART_SetConfig+0x3f6>
 80037fe:	bf00      	nop
 8003800:	efff69f3 	.word	0xefff69f3
 8003804:	40008000 	.word	0x40008000
 8003808:	40013800 	.word	0x40013800
 800380c:	40021000 	.word	0x40021000
 8003810:	40004400 	.word	0x40004400
 8003814:	40004800 	.word	0x40004800
 8003818:	00f42400 	.word	0x00f42400
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	085b      	lsrs	r3, r3, #1
 8003822:	f04f 0400 	mov.w	r4, #0
 8003826:	49ae      	ldr	r1, [pc, #696]	; (8003ae0 <UART_SetConfig+0x608>)
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	eb13 0b01 	adds.w	fp, r3, r1
 8003830:	eb44 0c02 	adc.w	ip, r4, r2
 8003834:	4658      	mov	r0, fp
 8003836:	4661      	mov	r1, ip
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f04f 0400 	mov.w	r4, #0
 8003840:	461a      	mov	r2, r3
 8003842:	4623      	mov	r3, r4
 8003844:	f7fc fcc2 	bl	80001cc <__aeabi_uldivmod>
 8003848:	4603      	mov	r3, r0
 800384a:	460c      	mov	r4, r1
 800384c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800384e:	e03e      	b.n	80038ce <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8003850:	f7ff fac2 	bl	8002dd8 <HAL_RCC_GetSysClockFreq>
 8003854:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	4619      	mov	r1, r3
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	f04f 0300 	mov.w	r3, #0
 8003862:	f04f 0400 	mov.w	r4, #0
 8003866:	0214      	lsls	r4, r2, #8
 8003868:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800386c:	020b      	lsls	r3, r1, #8
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6852      	ldr	r2, [r2, #4]
 8003872:	0852      	lsrs	r2, r2, #1
 8003874:	4611      	mov	r1, r2
 8003876:	f04f 0200 	mov.w	r2, #0
 800387a:	eb13 0b01 	adds.w	fp, r3, r1
 800387e:	eb44 0c02 	adc.w	ip, r4, r2
 8003882:	4658      	mov	r0, fp
 8003884:	4661      	mov	r1, ip
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f04f 0400 	mov.w	r4, #0
 800388e:	461a      	mov	r2, r3
 8003890:	4623      	mov	r3, r4
 8003892:	f7fc fc9b 	bl	80001cc <__aeabi_uldivmod>
 8003896:	4603      	mov	r3, r0
 8003898:	460c      	mov	r4, r1
 800389a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800389c:	e017      	b.n	80038ce <UART_SetConfig+0x3f6>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	085b      	lsrs	r3, r3, #1
 80038a4:	f04f 0400 	mov.w	r4, #0
 80038a8:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80038ac:	f144 0100 	adc.w	r1, r4, #0
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f04f 0400 	mov.w	r4, #0
 80038b8:	461a      	mov	r2, r3
 80038ba:	4623      	mov	r3, r4
 80038bc:	f7fc fc86 	bl	80001cc <__aeabi_uldivmod>
 80038c0:	4603      	mov	r3, r0
 80038c2:	460c      	mov	r4, r1
 80038c4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80038c6:	e002      	b.n	80038ce <UART_SetConfig+0x3f6>
          default:
            ret = HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	76fb      	strb	r3, [r7, #27]
            break;
 80038cc:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038d4:	d308      	bcc.n	80038e8 <UART_SetConfig+0x410>
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038dc:	d204      	bcs.n	80038e8 <UART_SetConfig+0x410>
        {
          huart->Instance->BRR = usartdiv;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69fa      	ldr	r2, [r7, #28]
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	e0ff      	b.n	8003ae8 <UART_SetConfig+0x610>
        }
        else
        {
          ret = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	76fb      	strb	r3, [r7, #27]
 80038ec:	e0fc      	b.n	8003ae8 <UART_SetConfig+0x610>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f6:	f040 8083 	bne.w	8003a00 <UART_SetConfig+0x528>
  {
    switch (clocksource)
 80038fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038fe:	2b08      	cmp	r3, #8
 8003900:	d85e      	bhi.n	80039c0 <UART_SetConfig+0x4e8>
 8003902:	a201      	add	r2, pc, #4	; (adr r2, 8003908 <UART_SetConfig+0x430>)
 8003904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003908:	0800392d 	.word	0x0800392d
 800390c:	0800394d 	.word	0x0800394d
 8003910:	0800396d 	.word	0x0800396d
 8003914:	080039c1 	.word	0x080039c1
 8003918:	08003989 	.word	0x08003989
 800391c:	080039c1 	.word	0x080039c1
 8003920:	080039c1 	.word	0x080039c1
 8003924:	080039c1 	.word	0x080039c1
 8003928:	080039a9 	.word	0x080039a9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800392c:	f7ff faea 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 8003930:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	005a      	lsls	r2, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	085b      	lsrs	r3, r3, #1
 800393c:	441a      	add	r2, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	fbb2 f3f3 	udiv	r3, r2, r3
 8003946:	b29b      	uxth	r3, r3
 8003948:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800394a:	e03c      	b.n	80039c6 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800394c:	f7ff faf0 	bl	8002f30 <HAL_RCC_GetPCLK2Freq>
 8003950:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	005a      	lsls	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	085b      	lsrs	r3, r3, #1
 800395c:	441a      	add	r2, r3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	fbb2 f3f3 	udiv	r3, r2, r3
 8003966:	b29b      	uxth	r3, r3
 8003968:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800396a:	e02c      	b.n	80039c6 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	085b      	lsrs	r3, r3, #1
 8003972:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003976:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	6852      	ldr	r2, [r2, #4]
 800397e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003982:	b29b      	uxth	r3, r3
 8003984:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003986:	e01e      	b.n	80039c6 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003988:	f7ff fa26 	bl	8002dd8 <HAL_RCC_GetSysClockFreq>
 800398c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	005a      	lsls	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	085b      	lsrs	r3, r3, #1
 8003998:	441a      	add	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80039a6:	e00e      	b.n	80039c6 <UART_SetConfig+0x4ee>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	085b      	lsrs	r3, r3, #1
 80039ae:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80039be:	e002      	b.n	80039c6 <UART_SetConfig+0x4ee>
      default:
        ret = HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	76fb      	strb	r3, [r7, #27]
        break;
 80039c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	2b0f      	cmp	r3, #15
 80039ca:	d916      	bls.n	80039fa <UART_SetConfig+0x522>
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039d2:	d212      	bcs.n	80039fa <UART_SetConfig+0x522>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	f023 030f 	bic.w	r3, r3, #15
 80039dc:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	085b      	lsrs	r3, r3, #1
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	89fb      	ldrh	r3, [r7, #14]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	89fa      	ldrh	r2, [r7, #14]
 80039f6:	60da      	str	r2, [r3, #12]
 80039f8:	e076      	b.n	8003ae8 <UART_SetConfig+0x610>
    }
    else
    {
      ret = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	76fb      	strb	r3, [r7, #27]
 80039fe:	e073      	b.n	8003ae8 <UART_SetConfig+0x610>
    }
  }
  else
  {
    switch (clocksource)
 8003a00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003a04:	2b08      	cmp	r3, #8
 8003a06:	d85c      	bhi.n	8003ac2 <UART_SetConfig+0x5ea>
 8003a08:	a201      	add	r2, pc, #4	; (adr r2, 8003a10 <UART_SetConfig+0x538>)
 8003a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0e:	bf00      	nop
 8003a10:	08003a35 	.word	0x08003a35
 8003a14:	08003a53 	.word	0x08003a53
 8003a18:	08003a71 	.word	0x08003a71
 8003a1c:	08003ac3 	.word	0x08003ac3
 8003a20:	08003a8d 	.word	0x08003a8d
 8003a24:	08003ac3 	.word	0x08003ac3
 8003a28:	08003ac3 	.word	0x08003ac3
 8003a2c:	08003ac3 	.word	0x08003ac3
 8003a30:	08003aab 	.word	0x08003aab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a34:	f7ff fa66 	bl	8002f04 <HAL_RCC_GetPCLK1Freq>
 8003a38:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	085a      	lsrs	r2, r3, #1
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	441a      	add	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003a50:	e03a      	b.n	8003ac8 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a52:	f7ff fa6d 	bl	8002f30 <HAL_RCC_GetPCLK2Freq>
 8003a56:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	085a      	lsrs	r2, r3, #1
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	441a      	add	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003a6e:	e02b      	b.n	8003ac8 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	085b      	lsrs	r3, r3, #1
 8003a76:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003a7a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6852      	ldr	r2, [r2, #4]
 8003a82:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003a8a:	e01d      	b.n	8003ac8 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a8c:	f7ff f9a4 	bl	8002dd8 <HAL_RCC_GetSysClockFreq>
 8003a90:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	085a      	lsrs	r2, r3, #1
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	441a      	add	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003aa8:	e00e      	b.n	8003ac8 <UART_SetConfig+0x5f0>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	085b      	lsrs	r3, r3, #1
 8003ab0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8003ac0:	e002      	b.n	8003ac8 <UART_SetConfig+0x5f0>
      default:
        ret = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	76fb      	strb	r3, [r7, #27]
        break;
 8003ac6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ac8:	69fb      	ldr	r3, [r7, #28]
 8003aca:	2b0f      	cmp	r3, #15
 8003acc:	d90a      	bls.n	8003ae4 <UART_SetConfig+0x60c>
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ad4:	d206      	bcs.n	8003ae4 <UART_SetConfig+0x60c>
    {
      huart->Instance->BRR = usartdiv;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	69fa      	ldr	r2, [r7, #28]
 8003adc:	60da      	str	r2, [r3, #12]
 8003ade:	e003      	b.n	8003ae8 <UART_SetConfig+0x610>
 8003ae0:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003af4:	7efb      	ldrb	r3, [r7, #27]
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3728      	adds	r7, #40	; 0x28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08003b00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00a      	beq.n	8003b2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	430a      	orrs	r2, r1
 8003b28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00a      	beq.n	8003b6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	430a      	orrs	r2, r1
 8003b6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00a      	beq.n	8003b90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b94:	f003 0310 	and.w	r3, r3, #16
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	430a      	orrs	r2, r1
 8003bb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00a      	beq.n	8003bd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d01a      	beq.n	8003c16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bfe:	d10a      	bne.n	8003c16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	430a      	orrs	r2, r1
 8003c14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	605a      	str	r2, [r3, #4]
  }
}
 8003c38:	bf00      	nop
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003c52:	f7fc fff3 	bl	8000c3c <HAL_GetTick>
 8003c56:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0308 	and.w	r3, r3, #8
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d10e      	bne.n	8003c84 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c66:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c6a:	9300      	str	r3, [sp, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f82a 	bl	8003cce <UART_WaitOnFlagUntilTimeout>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e020      	b.n	8003cc6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b04      	cmp	r3, #4
 8003c90:	d10e      	bne.n	8003cb0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c92:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 f814 	bl	8003cce <UART_WaitOnFlagUntilTimeout>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e00a      	b.n	8003cc6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2220      	movs	r2, #32
 8003cba:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b084      	sub	sp, #16
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	60f8      	str	r0, [r7, #12]
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	603b      	str	r3, [r7, #0]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cde:	e05d      	b.n	8003d9c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce6:	d059      	beq.n	8003d9c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ce8:	f7fc ffa8 	bl	8000c3c <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d302      	bcc.n	8003cfe <UART_WaitOnFlagUntilTimeout+0x30>
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d11b      	bne.n	8003d36 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d0c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f022 0201 	bic.w	r2, r2, #1
 8003d1c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2220      	movs	r2, #32
 8003d22:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e042      	b.n	8003dbc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d02b      	beq.n	8003d9c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d52:	d123      	bne.n	8003d9c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d5c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d6c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2220      	movs	r2, #32
 8003d82:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e00f      	b.n	8003dbc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	69da      	ldr	r2, [r3, #28]
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4013      	ands	r3, r2
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	bf0c      	ite	eq
 8003dac:	2301      	moveq	r3, #1
 8003dae:	2300      	movne	r3, #0
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	461a      	mov	r2, r3
 8003db4:	79fb      	ldrb	r3, [r7, #7]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d092      	beq.n	8003ce0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3710      	adds	r7, #16
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003dc4:	b084      	sub	sp, #16
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
 8003dce:	f107 0014 	add.w	r0, r7, #20
 8003dd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	b004      	add	sp, #16
 8003de4:	4770      	bx	lr

08003de6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003de6:	b480      	push	{r7}
 8003de8:	b085      	sub	sp, #20
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003dee:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8003df2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= (uint16_t)winterruptmask;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	4313      	orrs	r3, r2
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003e20:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8003e24:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003e2c:	b29a      	uxth	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	43db      	mvns	r3, r3
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	4013      	ands	r3, r2
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3714      	adds	r7, #20
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	460b      	mov	r3, r1
 8003e58:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003e68:	b084      	sub	sp, #16
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b082      	sub	sp, #8
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	f107 0014 	add.w	r0, r7, #20
 8003e76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7ff ffa3 	bl	8003de6 <USB_EnableGlobalInt>

  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003eac:	b004      	add	sp, #16
 8003eae:	4770      	bx	lr

08003eb0 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003eb0:	b490      	push	{r4, r7}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	4413      	add	r3, r2
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8003ed0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ed4:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	78db      	ldrb	r3, [r3, #3]
 8003eda:	2b03      	cmp	r3, #3
 8003edc:	d819      	bhi.n	8003f12 <USB_ActivateEndpoint+0x62>
 8003ede:	a201      	add	r2, pc, #4	; (adr r2, 8003ee4 <USB_ActivateEndpoint+0x34>)
 8003ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee4:	08003ef5 	.word	0x08003ef5
 8003ee8:	08003f09 	.word	0x08003f09
 8003eec:	08003f19 	.word	0x08003f19
 8003ef0:	08003eff 	.word	0x08003eff
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003ef4:	89bb      	ldrh	r3, [r7, #12]
 8003ef6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003efa:	81bb      	strh	r3, [r7, #12]
      break;
 8003efc:	e00d      	b.n	8003f1a <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003efe:	89bb      	ldrh	r3, [r7, #12]
 8003f00:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8003f04:	81bb      	strh	r3, [r7, #12]
      break;
 8003f06:	e008      	b.n	8003f1a <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003f08:	89bb      	ldrh	r3, [r7, #12]
 8003f0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f0e:	81bb      	strh	r3, [r7, #12]
      break;
 8003f10:	e003      	b.n	8003f1a <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	73fb      	strb	r3, [r7, #15]
      break;
 8003f16:	e000      	b.n	8003f1a <USB_ActivateEndpoint+0x6a>
      break;
 8003f18:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	441a      	add	r2, r3
 8003f24:	89bb      	ldrh	r3, [r7, #12]
 8003f26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4413      	add	r3, r2
 8003f44:	881b      	ldrh	r3, [r3, #0]
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	b21b      	sxth	r3, r3
 8003f4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f52:	b21a      	sxth	r2, r3
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	781b      	ldrb	r3, [r3, #0]
 8003f58:	b21b      	sxth	r3, r3
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	b21b      	sxth	r3, r3
 8003f5e:	b29c      	uxth	r4, r3
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	441a      	add	r2, r3
 8003f6a:	4b8a      	ldr	r3, [pc, #552]	; (8004194 <USB_ActivateEndpoint+0x2e4>)
 8003f6c:	4323      	orrs	r3, r4
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	7b1b      	ldrb	r3, [r3, #12]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f040 8112 	bne.w	80041a0 <USB_ActivateEndpoint+0x2f0>
  {
    if (ep->is_in != 0U)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	785b      	ldrb	r3, [r3, #1]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d067      	beq.n	8004054 <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003f84:	687c      	ldr	r4, [r7, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	441c      	add	r4, r3
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	4423      	add	r3, r4
 8003f98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f9c:	461c      	mov	r4, r3
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	88db      	ldrh	r3, [r3, #6]
 8003fa2:	085b      	lsrs	r3, r3, #1
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	4413      	add	r3, r2
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	b29c      	uxth	r4, r3
 8003fba:	4623      	mov	r3, r4
 8003fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d014      	beq.n	8003fee <USB_ActivateEndpoint+0x13e>
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	4413      	add	r3, r2
 8003fce:	881b      	ldrh	r3, [r3, #0]
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fda:	b29c      	uxth	r4, r3
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	781b      	ldrb	r3, [r3, #0]
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	441a      	add	r2, r3
 8003fe6:	4b6c      	ldr	r3, [pc, #432]	; (8004198 <USB_ActivateEndpoint+0x2e8>)
 8003fe8:	4323      	orrs	r3, r4
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	78db      	ldrb	r3, [r3, #3]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d018      	beq.n	8004028 <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	881b      	ldrh	r3, [r3, #0]
 8004002:	b29b      	uxth	r3, r3
 8004004:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004008:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800400c:	b29c      	uxth	r4, r3
 800400e:	f084 0320 	eor.w	r3, r4, #32
 8004012:	b29c      	uxth	r4, r3
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	441a      	add	r2, r3
 800401e:	4b5d      	ldr	r3, [pc, #372]	; (8004194 <USB_ActivateEndpoint+0x2e4>)
 8004020:	4323      	orrs	r3, r4
 8004022:	b29b      	uxth	r3, r3
 8004024:	8013      	strh	r3, [r2, #0]
 8004026:	e22b      	b.n	8004480 <USB_ActivateEndpoint+0x5d0>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	4413      	add	r3, r2
 8004032:	881b      	ldrh	r3, [r3, #0]
 8004034:	b29b      	uxth	r3, r3
 8004036:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800403a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800403e:	b29c      	uxth	r4, r3
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	441a      	add	r2, r3
 800404a:	4b52      	ldr	r3, [pc, #328]	; (8004194 <USB_ActivateEndpoint+0x2e4>)
 800404c:	4323      	orrs	r3, r4
 800404e:	b29b      	uxth	r3, r3
 8004050:	8013      	strh	r3, [r2, #0]
 8004052:	e215      	b.n	8004480 <USB_ActivateEndpoint+0x5d0>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004054:	687c      	ldr	r4, [r7, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800405c:	b29b      	uxth	r3, r3
 800405e:	441c      	add	r4, r3
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	4423      	add	r3, r4
 8004068:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800406c:	461c      	mov	r4, r3
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	88db      	ldrh	r3, [r3, #6]
 8004072:	085b      	lsrs	r3, r3, #1
 8004074:	b29b      	uxth	r3, r3
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	b29b      	uxth	r3, r3
 800407a:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800407c:	687c      	ldr	r4, [r7, #4]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004084:	b29b      	uxth	r3, r3
 8004086:	441c      	add	r4, r3
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	4423      	add	r3, r4
 8004090:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004094:	461c      	mov	r4, r3
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10e      	bne.n	80040bc <USB_ActivateEndpoint+0x20c>
 800409e:	8823      	ldrh	r3, [r4, #0]
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	8023      	strh	r3, [r4, #0]
 80040aa:	8823      	ldrh	r3, [r4, #0]
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	8023      	strh	r3, [r4, #0]
 80040ba:	e02d      	b.n	8004118 <USB_ActivateEndpoint+0x268>
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	2b3e      	cmp	r3, #62	; 0x3e
 80040c2:	d812      	bhi.n	80040ea <USB_ActivateEndpoint+0x23a>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	085b      	lsrs	r3, r3, #1
 80040ca:	60bb      	str	r3, [r7, #8]
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d002      	beq.n	80040de <USB_ActivateEndpoint+0x22e>
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	3301      	adds	r3, #1
 80040dc:	60bb      	str	r3, [r7, #8]
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	029b      	lsls	r3, r3, #10
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	8023      	strh	r3, [r4, #0]
 80040e8:	e016      	b.n	8004118 <USB_ActivateEndpoint+0x268>
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	095b      	lsrs	r3, r3, #5
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 031f 	and.w	r3, r3, #31
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d102      	bne.n	8004104 <USB_ActivateEndpoint+0x254>
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	3b01      	subs	r3, #1
 8004102:	60bb      	str	r3, [r7, #8]
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	b29b      	uxth	r3, r3
 8004108:	029b      	lsls	r3, r3, #10
 800410a:	b29b      	uxth	r3, r3
 800410c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004110:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004114:	b29b      	uxth	r3, r3
 8004116:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	b29c      	uxth	r4, r3
 8004126:	4623      	mov	r3, r4
 8004128:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d014      	beq.n	800415a <USB_ActivateEndpoint+0x2aa>
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4413      	add	r3, r2
 800413a:	881b      	ldrh	r3, [r3, #0]
 800413c:	b29b      	uxth	r3, r3
 800413e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004146:	b29c      	uxth	r4, r3
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	441a      	add	r2, r3
 8004152:	4b12      	ldr	r3, [pc, #72]	; (800419c <USB_ActivateEndpoint+0x2ec>)
 8004154:	4323      	orrs	r3, r4
 8004156:	b29b      	uxth	r3, r3
 8004158:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	4413      	add	r3, r2
 8004164:	881b      	ldrh	r3, [r3, #0]
 8004166:	b29b      	uxth	r3, r3
 8004168:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800416c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004170:	b29c      	uxth	r4, r3
 8004172:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004176:	b29c      	uxth	r4, r3
 8004178:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800417c:	b29c      	uxth	r4, r3
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	441a      	add	r2, r3
 8004188:	4b02      	ldr	r3, [pc, #8]	; (8004194 <USB_ActivateEndpoint+0x2e4>)
 800418a:	4323      	orrs	r3, r4
 800418c:	b29b      	uxth	r3, r3
 800418e:	8013      	strh	r3, [r2, #0]
 8004190:	e176      	b.n	8004480 <USB_ActivateEndpoint+0x5d0>
 8004192:	bf00      	nop
 8004194:	ffff8080 	.word	0xffff8080
 8004198:	ffff80c0 	.word	0xffff80c0
 800419c:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4413      	add	r3, r2
 80041aa:	881b      	ldrh	r3, [r3, #0]
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041b6:	b29c      	uxth	r4, r3
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	441a      	add	r2, r3
 80041c2:	4b96      	ldr	r3, [pc, #600]	; (800441c <USB_ActivateEndpoint+0x56c>)
 80041c4:	4323      	orrs	r3, r4
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80041ca:	687c      	ldr	r4, [r7, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	441c      	add	r4, r3
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	4423      	add	r3, r4
 80041de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041e2:	461c      	mov	r4, r3
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	891b      	ldrh	r3, [r3, #8]
 80041e8:	085b      	lsrs	r3, r3, #1
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	8023      	strh	r3, [r4, #0]
 80041f2:	687c      	ldr	r4, [r7, #4]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	441c      	add	r4, r3
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	4423      	add	r3, r4
 8004206:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800420a:	461c      	mov	r4, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	895b      	ldrh	r3, [r3, #10]
 8004210:	085b      	lsrs	r3, r3, #1
 8004212:	b29b      	uxth	r3, r3
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	b29b      	uxth	r3, r3
 8004218:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	785b      	ldrb	r3, [r3, #1]
 800421e:	2b00      	cmp	r3, #0
 8004220:	f040 8088 	bne.w	8004334 <USB_ActivateEndpoint+0x484>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	4413      	add	r3, r2
 800422e:	881b      	ldrh	r3, [r3, #0]
 8004230:	b29c      	uxth	r4, r3
 8004232:	4623      	mov	r3, r4
 8004234:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d014      	beq.n	8004266 <USB_ActivateEndpoint+0x3b6>
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	4413      	add	r3, r2
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	b29b      	uxth	r3, r3
 800424a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800424e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004252:	b29c      	uxth	r4, r3
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	781b      	ldrb	r3, [r3, #0]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	441a      	add	r2, r3
 800425e:	4b70      	ldr	r3, [pc, #448]	; (8004420 <USB_ActivateEndpoint+0x570>)
 8004260:	4323      	orrs	r3, r4
 8004262:	b29b      	uxth	r3, r3
 8004264:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	4413      	add	r3, r2
 8004270:	881b      	ldrh	r3, [r3, #0]
 8004272:	b29c      	uxth	r4, r3
 8004274:	4623      	mov	r3, r4
 8004276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800427a:	2b00      	cmp	r3, #0
 800427c:	d014      	beq.n	80042a8 <USB_ActivateEndpoint+0x3f8>
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	4413      	add	r3, r2
 8004288:	881b      	ldrh	r3, [r3, #0]
 800428a:	b29b      	uxth	r3, r3
 800428c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004290:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004294:	b29c      	uxth	r4, r3
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	009b      	lsls	r3, r3, #2
 800429e:	441a      	add	r2, r3
 80042a0:	4b60      	ldr	r3, [pc, #384]	; (8004424 <USB_ActivateEndpoint+0x574>)
 80042a2:	4323      	orrs	r3, r4
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	4413      	add	r3, r2
 80042b2:	881b      	ldrh	r3, [r3, #0]
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042be:	b29c      	uxth	r4, r3
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	441a      	add	r2, r3
 80042ca:	4b56      	ldr	r3, [pc, #344]	; (8004424 <USB_ActivateEndpoint+0x574>)
 80042cc:	4323      	orrs	r3, r4
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	881b      	ldrh	r3, [r3, #0]
 80042de:	b29b      	uxth	r3, r3
 80042e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042e8:	b29c      	uxth	r4, r3
 80042ea:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80042ee:	b29c      	uxth	r4, r3
 80042f0:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80042f4:	b29c      	uxth	r4, r3
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	441a      	add	r2, r3
 8004300:	4b49      	ldr	r3, [pc, #292]	; (8004428 <USB_ActivateEndpoint+0x578>)
 8004302:	4323      	orrs	r3, r4
 8004304:	b29b      	uxth	r3, r3
 8004306:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	781b      	ldrb	r3, [r3, #0]
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	881b      	ldrh	r3, [r3, #0]
 8004314:	b29b      	uxth	r3, r3
 8004316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800431a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800431e:	b29c      	uxth	r4, r3
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	441a      	add	r2, r3
 800432a:	4b3f      	ldr	r3, [pc, #252]	; (8004428 <USB_ActivateEndpoint+0x578>)
 800432c:	4323      	orrs	r3, r4
 800432e:	b29b      	uxth	r3, r3
 8004330:	8013      	strh	r3, [r2, #0]
 8004332:	e0a5      	b.n	8004480 <USB_ActivateEndpoint+0x5d0>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	881b      	ldrh	r3, [r3, #0]
 8004340:	b29c      	uxth	r4, r3
 8004342:	4623      	mov	r3, r4
 8004344:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d014      	beq.n	8004376 <USB_ActivateEndpoint+0x4c6>
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4413      	add	r3, r2
 8004356:	881b      	ldrh	r3, [r3, #0]
 8004358:	b29b      	uxth	r3, r3
 800435a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800435e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004362:	b29c      	uxth	r4, r3
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	441a      	add	r2, r3
 800436e:	4b2c      	ldr	r3, [pc, #176]	; (8004420 <USB_ActivateEndpoint+0x570>)
 8004370:	4323      	orrs	r3, r4
 8004372:	b29b      	uxth	r3, r3
 8004374:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4413      	add	r3, r2
 8004380:	881b      	ldrh	r3, [r3, #0]
 8004382:	b29c      	uxth	r4, r3
 8004384:	4623      	mov	r3, r4
 8004386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800438a:	2b00      	cmp	r3, #0
 800438c:	d014      	beq.n	80043b8 <USB_ActivateEndpoint+0x508>
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4413      	add	r3, r2
 8004398:	881b      	ldrh	r3, [r3, #0]
 800439a:	b29b      	uxth	r3, r3
 800439c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a4:	b29c      	uxth	r4, r3
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	441a      	add	r2, r3
 80043b0:	4b1c      	ldr	r3, [pc, #112]	; (8004424 <USB_ActivateEndpoint+0x574>)
 80043b2:	4323      	orrs	r3, r4
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	4413      	add	r3, r2
 80043c2:	881b      	ldrh	r3, [r3, #0]
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ce:	b29c      	uxth	r4, r3
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	441a      	add	r2, r3
 80043da:	4b11      	ldr	r3, [pc, #68]	; (8004420 <USB_ActivateEndpoint+0x570>)
 80043dc:	4323      	orrs	r3, r4
 80043de:	b29b      	uxth	r3, r3
 80043e0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	78db      	ldrb	r3, [r3, #3]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d020      	beq.n	800442c <USB_ActivateEndpoint+0x57c>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	4413      	add	r3, r2
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004400:	b29c      	uxth	r4, r3
 8004402:	f084 0320 	eor.w	r3, r4, #32
 8004406:	b29c      	uxth	r4, r3
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	441a      	add	r2, r3
 8004412:	4b05      	ldr	r3, [pc, #20]	; (8004428 <USB_ActivateEndpoint+0x578>)
 8004414:	4323      	orrs	r3, r4
 8004416:	b29b      	uxth	r3, r3
 8004418:	8013      	strh	r3, [r2, #0]
 800441a:	e01c      	b.n	8004456 <USB_ActivateEndpoint+0x5a6>
 800441c:	ffff8180 	.word	0xffff8180
 8004420:	ffffc080 	.word	0xffffc080
 8004424:	ffff80c0 	.word	0xffff80c0
 8004428:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	881b      	ldrh	r3, [r3, #0]
 8004438:	b29b      	uxth	r3, r3
 800443a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800443e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004442:	b29c      	uxth	r4, r3
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	441a      	add	r2, r3
 800444e:	4b0f      	ldr	r3, [pc, #60]	; (800448c <USB_ActivateEndpoint+0x5dc>)
 8004450:	4323      	orrs	r3, r4
 8004452:	b29b      	uxth	r3, r3
 8004454:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4413      	add	r3, r2
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	b29b      	uxth	r3, r3
 8004464:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004468:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800446c:	b29c      	uxth	r4, r3
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	781b      	ldrb	r3, [r3, #0]
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	441a      	add	r2, r3
 8004478:	4b04      	ldr	r3, [pc, #16]	; (800448c <USB_ActivateEndpoint+0x5dc>)
 800447a:	4323      	orrs	r3, r4
 800447c:	b29b      	uxth	r3, r3
 800447e:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8004480:	7bfb      	ldrb	r3, [r7, #15]
}
 8004482:	4618      	mov	r0, r3
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bc90      	pop	{r4, r7}
 800448a:	4770      	bx	lr
 800448c:	ffff8080 	.word	0xffff8080

08004490 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004490:	b490      	push	{r4, r7}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	7b1b      	ldrb	r3, [r3, #12]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d171      	bne.n	8004586 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	785b      	ldrb	r3, [r3, #1]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d036      	beq.n	8004518 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	4413      	add	r3, r2
 80044b4:	881b      	ldrh	r3, [r3, #0]
 80044b6:	b29c      	uxth	r4, r3
 80044b8:	4623      	mov	r3, r4
 80044ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d014      	beq.n	80044ec <USB_DeactivateEndpoint+0x5c>
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d8:	b29c      	uxth	r4, r3
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	441a      	add	r2, r3
 80044e4:	4b6b      	ldr	r3, [pc, #428]	; (8004694 <USB_DeactivateEndpoint+0x204>)
 80044e6:	4323      	orrs	r3, r4
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4413      	add	r3, r2
 80044f6:	881b      	ldrh	r3, [r3, #0]
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004502:	b29c      	uxth	r4, r3
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	441a      	add	r2, r3
 800450e:	4b62      	ldr	r3, [pc, #392]	; (8004698 <USB_DeactivateEndpoint+0x208>)
 8004510:	4323      	orrs	r3, r4
 8004512:	b29b      	uxth	r3, r3
 8004514:	8013      	strh	r3, [r2, #0]
 8004516:	e144      	b.n	80047a2 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	881b      	ldrh	r3, [r3, #0]
 8004524:	b29c      	uxth	r4, r3
 8004526:	4623      	mov	r3, r4
 8004528:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d014      	beq.n	800455a <USB_DeactivateEndpoint+0xca>
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	4413      	add	r3, r2
 800453a:	881b      	ldrh	r3, [r3, #0]
 800453c:	b29b      	uxth	r3, r3
 800453e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004546:	b29c      	uxth	r4, r3
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	441a      	add	r2, r3
 8004552:	4b52      	ldr	r3, [pc, #328]	; (800469c <USB_DeactivateEndpoint+0x20c>)
 8004554:	4323      	orrs	r3, r4
 8004556:	b29b      	uxth	r3, r3
 8004558:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	4413      	add	r3, r2
 8004564:	881b      	ldrh	r3, [r3, #0]
 8004566:	b29b      	uxth	r3, r3
 8004568:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800456c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004570:	b29c      	uxth	r4, r3
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	441a      	add	r2, r3
 800457c:	4b46      	ldr	r3, [pc, #280]	; (8004698 <USB_DeactivateEndpoint+0x208>)
 800457e:	4323      	orrs	r3, r4
 8004580:	b29b      	uxth	r3, r3
 8004582:	8013      	strh	r3, [r2, #0]
 8004584:	e10d      	b.n	80047a2 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	785b      	ldrb	r3, [r3, #1]
 800458a:	2b00      	cmp	r3, #0
 800458c:	f040 8088 	bne.w	80046a0 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	881b      	ldrh	r3, [r3, #0]
 800459c:	b29c      	uxth	r4, r3
 800459e:	4623      	mov	r3, r4
 80045a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d014      	beq.n	80045d2 <USB_DeactivateEndpoint+0x142>
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	881b      	ldrh	r3, [r3, #0]
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045be:	b29c      	uxth	r4, r3
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	441a      	add	r2, r3
 80045ca:	4b34      	ldr	r3, [pc, #208]	; (800469c <USB_DeactivateEndpoint+0x20c>)
 80045cc:	4323      	orrs	r3, r4
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	4413      	add	r3, r2
 80045dc:	881b      	ldrh	r3, [r3, #0]
 80045de:	b29c      	uxth	r4, r3
 80045e0:	4623      	mov	r3, r4
 80045e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d014      	beq.n	8004614 <USB_DeactivateEndpoint+0x184>
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	4413      	add	r3, r2
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80045fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004600:	b29c      	uxth	r4, r3
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	441a      	add	r2, r3
 800460c:	4b21      	ldr	r3, [pc, #132]	; (8004694 <USB_DeactivateEndpoint+0x204>)
 800460e:	4323      	orrs	r3, r4
 8004610:	b29b      	uxth	r3, r3
 8004612:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	881b      	ldrh	r3, [r3, #0]
 8004620:	b29b      	uxth	r3, r3
 8004622:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800462a:	b29c      	uxth	r4, r3
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	441a      	add	r2, r3
 8004636:	4b17      	ldr	r3, [pc, #92]	; (8004694 <USB_DeactivateEndpoint+0x204>)
 8004638:	4323      	orrs	r3, r4
 800463a:	b29b      	uxth	r3, r3
 800463c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4413      	add	r3, r2
 8004648:	881b      	ldrh	r3, [r3, #0]
 800464a:	b29b      	uxth	r3, r3
 800464c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004650:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004654:	b29c      	uxth	r4, r3
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	441a      	add	r2, r3
 8004660:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <USB_DeactivateEndpoint+0x208>)
 8004662:	4323      	orrs	r3, r4
 8004664:	b29b      	uxth	r3, r3
 8004666:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	4413      	add	r3, r2
 8004672:	881b      	ldrh	r3, [r3, #0]
 8004674:	b29b      	uxth	r3, r3
 8004676:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800467a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800467e:	b29c      	uxth	r4, r3
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	441a      	add	r2, r3
 800468a:	4b03      	ldr	r3, [pc, #12]	; (8004698 <USB_DeactivateEndpoint+0x208>)
 800468c:	4323      	orrs	r3, r4
 800468e:	b29b      	uxth	r3, r3
 8004690:	8013      	strh	r3, [r2, #0]
 8004692:	e086      	b.n	80047a2 <USB_DeactivateEndpoint+0x312>
 8004694:	ffff80c0 	.word	0xffff80c0
 8004698:	ffff8080 	.word	0xffff8080
 800469c:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4413      	add	r3, r2
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	b29c      	uxth	r4, r3
 80046ae:	4623      	mov	r3, r4
 80046b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d014      	beq.n	80046e2 <USB_DeactivateEndpoint+0x252>
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4413      	add	r3, r2
 80046c2:	881b      	ldrh	r3, [r3, #0]
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ce:	b29c      	uxth	r4, r3
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	441a      	add	r2, r3
 80046da:	4b35      	ldr	r3, [pc, #212]	; (80047b0 <USB_DeactivateEndpoint+0x320>)
 80046dc:	4323      	orrs	r3, r4
 80046de:	b29b      	uxth	r3, r3
 80046e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	009b      	lsls	r3, r3, #2
 80046ea:	4413      	add	r3, r2
 80046ec:	881b      	ldrh	r3, [r3, #0]
 80046ee:	b29c      	uxth	r4, r3
 80046f0:	4623      	mov	r3, r4
 80046f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d014      	beq.n	8004724 <USB_DeactivateEndpoint+0x294>
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	4413      	add	r3, r2
 8004704:	881b      	ldrh	r3, [r3, #0]
 8004706:	b29b      	uxth	r3, r3
 8004708:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800470c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004710:	b29c      	uxth	r4, r3
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	441a      	add	r2, r3
 800471c:	4b25      	ldr	r3, [pc, #148]	; (80047b4 <USB_DeactivateEndpoint+0x324>)
 800471e:	4323      	orrs	r3, r4
 8004720:	b29b      	uxth	r3, r3
 8004722:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	4413      	add	r3, r2
 800472e:	881b      	ldrh	r3, [r3, #0]
 8004730:	b29b      	uxth	r3, r3
 8004732:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800473a:	b29c      	uxth	r4, r3
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	441a      	add	r2, r3
 8004746:	4b1a      	ldr	r3, [pc, #104]	; (80047b0 <USB_DeactivateEndpoint+0x320>)
 8004748:	4323      	orrs	r3, r4
 800474a:	b29b      	uxth	r3, r3
 800474c:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	4413      	add	r3, r2
 8004758:	881b      	ldrh	r3, [r3, #0]
 800475a:	b29b      	uxth	r3, r3
 800475c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004760:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004764:	b29c      	uxth	r4, r3
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	441a      	add	r2, r3
 8004770:	4b11      	ldr	r3, [pc, #68]	; (80047b8 <USB_DeactivateEndpoint+0x328>)
 8004772:	4323      	orrs	r3, r4
 8004774:	b29b      	uxth	r3, r3
 8004776:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	881b      	ldrh	r3, [r3, #0]
 8004784:	b29b      	uxth	r3, r3
 8004786:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800478a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478e:	b29c      	uxth	r4, r3
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	441a      	add	r2, r3
 800479a:	4b07      	ldr	r3, [pc, #28]	; (80047b8 <USB_DeactivateEndpoint+0x328>)
 800479c:	4323      	orrs	r3, r4
 800479e:	b29b      	uxth	r3, r3
 80047a0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3708      	adds	r7, #8
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc90      	pop	{r4, r7}
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	ffffc080 	.word	0xffffc080
 80047b4:	ffff80c0 	.word	0xffff80c0
 80047b8:	ffff8080 	.word	0xffff8080

080047bc <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80047bc:	b590      	push	{r4, r7, lr}
 80047be:	b08d      	sub	sp, #52	; 0x34
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	785b      	ldrb	r3, [r3, #1]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	f040 8160 	bne.w	8004a90 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	699a      	ldr	r2, [r3, #24]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d909      	bls.n	80047f0 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	699a      	ldr	r2, [r3, #24]
 80047e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e8:	1ad2      	subs	r2, r2, r3
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	619a      	str	r2, [r3, #24]
 80047ee:	e005      	b.n	80047fc <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2200      	movs	r2, #0
 80047fa:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	7b1b      	ldrb	r3, [r3, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d119      	bne.n	8004838 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	6959      	ldr	r1, [r3, #20]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	88da      	ldrh	r2, [r3, #6]
 800480c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800480e:	b29b      	uxth	r3, r3
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f000 fbbd 	bl	8004f90 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004816:	687c      	ldr	r4, [r7, #4]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800481e:	b29b      	uxth	r3, r3
 8004820:	441c      	add	r4, r3
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	4423      	add	r3, r4
 800482a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800482e:	461c      	mov	r4, r3
 8004830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004832:	b29b      	uxth	r3, r3
 8004834:	8023      	strh	r3, [r4, #0]
 8004836:	e10f      	b.n	8004a58 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	4413      	add	r3, r2
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	b29b      	uxth	r3, r3
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b00      	cmp	r3, #0
 800484c:	d065      	beq.n	800491a <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800484e:	687c      	ldr	r4, [r7, #4]
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	785b      	ldrb	r3, [r3, #1]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d148      	bne.n	80048ea <USB_EPStartXfer+0x12e>
 8004858:	687c      	ldr	r4, [r7, #4]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004860:	b29b      	uxth	r3, r3
 8004862:	441c      	add	r4, r3
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	4423      	add	r3, r4
 800486c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004870:	461c      	mov	r4, r3
 8004872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10e      	bne.n	8004896 <USB_EPStartXfer+0xda>
 8004878:	8823      	ldrh	r3, [r4, #0]
 800487a:	b29b      	uxth	r3, r3
 800487c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004880:	b29b      	uxth	r3, r3
 8004882:	8023      	strh	r3, [r4, #0]
 8004884:	8823      	ldrh	r3, [r4, #0]
 8004886:	b29b      	uxth	r3, r3
 8004888:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800488c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004890:	b29b      	uxth	r3, r3
 8004892:	8023      	strh	r3, [r4, #0]
 8004894:	e03d      	b.n	8004912 <USB_EPStartXfer+0x156>
 8004896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004898:	2b3e      	cmp	r3, #62	; 0x3e
 800489a:	d810      	bhi.n	80048be <USB_EPStartXfer+0x102>
 800489c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489e:	085b      	lsrs	r3, r3, #1
 80048a0:	627b      	str	r3, [r7, #36]	; 0x24
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d002      	beq.n	80048b2 <USB_EPStartXfer+0xf6>
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	3301      	adds	r3, #1
 80048b0:	627b      	str	r3, [r7, #36]	; 0x24
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	029b      	lsls	r3, r3, #10
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	8023      	strh	r3, [r4, #0]
 80048bc:	e029      	b.n	8004912 <USB_EPStartXfer+0x156>
 80048be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c0:	095b      	lsrs	r3, r3, #5
 80048c2:	627b      	str	r3, [r7, #36]	; 0x24
 80048c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c6:	f003 031f 	and.w	r3, r3, #31
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d102      	bne.n	80048d4 <USB_EPStartXfer+0x118>
 80048ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d0:	3b01      	subs	r3, #1
 80048d2:	627b      	str	r3, [r7, #36]	; 0x24
 80048d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	029b      	lsls	r3, r3, #10
 80048da:	b29b      	uxth	r3, r3
 80048dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	8023      	strh	r3, [r4, #0]
 80048e8:	e013      	b.n	8004912 <USB_EPStartXfer+0x156>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	785b      	ldrb	r3, [r3, #1]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d10f      	bne.n	8004912 <USB_EPStartXfer+0x156>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	441c      	add	r4, r3
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	00db      	lsls	r3, r3, #3
 8004902:	4423      	add	r3, r4
 8004904:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800490c:	b29a      	uxth	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	895b      	ldrh	r3, [r3, #10]
 8004916:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004918:	e063      	b.n	80049e2 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	785b      	ldrb	r3, [r3, #1]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d148      	bne.n	80049b4 <USB_EPStartXfer+0x1f8>
 8004922:	687c      	ldr	r4, [r7, #4]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800492a:	b29b      	uxth	r3, r3
 800492c:	441c      	add	r4, r3
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	00db      	lsls	r3, r3, #3
 8004934:	4423      	add	r3, r4
 8004936:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800493a:	461c      	mov	r4, r3
 800493c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10e      	bne.n	8004960 <USB_EPStartXfer+0x1a4>
 8004942:	8823      	ldrh	r3, [r4, #0]
 8004944:	b29b      	uxth	r3, r3
 8004946:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800494a:	b29b      	uxth	r3, r3
 800494c:	8023      	strh	r3, [r4, #0]
 800494e:	8823      	ldrh	r3, [r4, #0]
 8004950:	b29b      	uxth	r3, r3
 8004952:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004956:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800495a:	b29b      	uxth	r3, r3
 800495c:	8023      	strh	r3, [r4, #0]
 800495e:	e03d      	b.n	80049dc <USB_EPStartXfer+0x220>
 8004960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004962:	2b3e      	cmp	r3, #62	; 0x3e
 8004964:	d810      	bhi.n	8004988 <USB_EPStartXfer+0x1cc>
 8004966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004968:	085b      	lsrs	r3, r3, #1
 800496a:	623b      	str	r3, [r7, #32]
 800496c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <USB_EPStartXfer+0x1c0>
 8004976:	6a3b      	ldr	r3, [r7, #32]
 8004978:	3301      	adds	r3, #1
 800497a:	623b      	str	r3, [r7, #32]
 800497c:	6a3b      	ldr	r3, [r7, #32]
 800497e:	b29b      	uxth	r3, r3
 8004980:	029b      	lsls	r3, r3, #10
 8004982:	b29b      	uxth	r3, r3
 8004984:	8023      	strh	r3, [r4, #0]
 8004986:	e029      	b.n	80049dc <USB_EPStartXfer+0x220>
 8004988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498a:	095b      	lsrs	r3, r3, #5
 800498c:	623b      	str	r3, [r7, #32]
 800498e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004990:	f003 031f 	and.w	r3, r3, #31
 8004994:	2b00      	cmp	r3, #0
 8004996:	d102      	bne.n	800499e <USB_EPStartXfer+0x1e2>
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	3b01      	subs	r3, #1
 800499c:	623b      	str	r3, [r7, #32]
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	029b      	lsls	r3, r3, #10
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	8023      	strh	r3, [r4, #0]
 80049b2:	e013      	b.n	80049dc <USB_EPStartXfer+0x220>
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	785b      	ldrb	r3, [r3, #1]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d10f      	bne.n	80049dc <USB_EPStartXfer+0x220>
 80049bc:	687c      	ldr	r4, [r7, #4]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	441c      	add	r4, r3
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	4423      	add	r3, r4
 80049d0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80049d4:	461c      	mov	r4, r3
 80049d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d8:	b29b      	uxth	r3, r3
 80049da:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	891b      	ldrh	r3, [r3, #8]
 80049e0:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6959      	ldr	r1, [r3, #20]
 80049e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 facf 	bl	8004f90 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	785b      	ldrb	r3, [r3, #1]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d115      	bne.n	8004a26 <USB_EPStartXfer+0x26a>
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4413      	add	r3, r2
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a10:	b29c      	uxth	r4, r3
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	441a      	add	r2, r3
 8004a1c:	4b9a      	ldr	r3, [pc, #616]	; (8004c88 <USB_EPStartXfer+0x4cc>)
 8004a1e:	4323      	orrs	r3, r4
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	8013      	strh	r3, [r2, #0]
 8004a24:	e018      	b.n	8004a58 <USB_EPStartXfer+0x29c>
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	785b      	ldrb	r3, [r3, #1]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d114      	bne.n	8004a58 <USB_EPStartXfer+0x29c>
 8004a2e:	687a      	ldr	r2, [r7, #4]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4413      	add	r3, r2
 8004a38:	881b      	ldrh	r3, [r3, #0]
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a44:	b29c      	uxth	r4, r3
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	441a      	add	r2, r3
 8004a50:	4b8e      	ldr	r3, [pc, #568]	; (8004c8c <USB_EPStartXfer+0x4d0>)
 8004a52:	4323      	orrs	r3, r4
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	881b      	ldrh	r3, [r3, #0]
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a6e:	b29c      	uxth	r4, r3
 8004a70:	f084 0310 	eor.w	r3, r4, #16
 8004a74:	b29c      	uxth	r4, r3
 8004a76:	f084 0320 	eor.w	r3, r4, #32
 8004a7a:	b29c      	uxth	r4, r3
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	441a      	add	r2, r3
 8004a86:	4b82      	ldr	r3, [pc, #520]	; (8004c90 <USB_EPStartXfer+0x4d4>)
 8004a88:	4323      	orrs	r3, r4
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	8013      	strh	r3, [r2, #0]
 8004a8e:	e146      	b.n	8004d1e <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	699a      	ldr	r2, [r3, #24]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d909      	bls.n	8004ab0 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	699a      	ldr	r2, [r3, #24]
 8004aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa8:	1ad2      	subs	r2, r2, r3
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	619a      	str	r2, [r3, #24]
 8004aae:	e005      	b.n	8004abc <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	7b1b      	ldrb	r3, [r3, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d148      	bne.n	8004b56 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004ac4:	687c      	ldr	r4, [r7, #4]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	441c      	add	r4, r3
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	4423      	add	r3, r4
 8004ad8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004adc:	461c      	mov	r4, r3
 8004ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10e      	bne.n	8004b02 <USB_EPStartXfer+0x346>
 8004ae4:	8823      	ldrh	r3, [r4, #0]
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	8023      	strh	r3, [r4, #0]
 8004af0:	8823      	ldrh	r3, [r4, #0]
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004af8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	8023      	strh	r3, [r4, #0]
 8004b00:	e0f2      	b.n	8004ce8 <USB_EPStartXfer+0x52c>
 8004b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b04:	2b3e      	cmp	r3, #62	; 0x3e
 8004b06:	d810      	bhi.n	8004b2a <USB_EPStartXfer+0x36e>
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	085b      	lsrs	r3, r3, #1
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <USB_EPStartXfer+0x362>
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	61fb      	str	r3, [r7, #28]
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	029b      	lsls	r3, r3, #10
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	8023      	strh	r3, [r4, #0]
 8004b28:	e0de      	b.n	8004ce8 <USB_EPStartXfer+0x52c>
 8004b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2c:	095b      	lsrs	r3, r3, #5
 8004b2e:	61fb      	str	r3, [r7, #28]
 8004b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b32:	f003 031f 	and.w	r3, r3, #31
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d102      	bne.n	8004b40 <USB_EPStartXfer+0x384>
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	61fb      	str	r3, [r7, #28]
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	029b      	lsls	r3, r3, #10
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	8023      	strh	r3, [r4, #0]
 8004b54:	e0c8      	b.n	8004ce8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	785b      	ldrb	r3, [r3, #1]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d148      	bne.n	8004bf0 <USB_EPStartXfer+0x434>
 8004b5e:	687c      	ldr	r4, [r7, #4]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	441c      	add	r4, r3
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4423      	add	r3, r4
 8004b72:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004b76:	461c      	mov	r4, r3
 8004b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10e      	bne.n	8004b9c <USB_EPStartXfer+0x3e0>
 8004b7e:	8823      	ldrh	r3, [r4, #0]
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	8023      	strh	r3, [r4, #0]
 8004b8a:	8823      	ldrh	r3, [r4, #0]
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	8023      	strh	r3, [r4, #0]
 8004b9a:	e03d      	b.n	8004c18 <USB_EPStartXfer+0x45c>
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	2b3e      	cmp	r3, #62	; 0x3e
 8004ba0:	d810      	bhi.n	8004bc4 <USB_EPStartXfer+0x408>
 8004ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba4:	085b      	lsrs	r3, r3, #1
 8004ba6:	61bb      	str	r3, [r7, #24]
 8004ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d002      	beq.n	8004bb8 <USB_EPStartXfer+0x3fc>
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	61bb      	str	r3, [r7, #24]
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	029b      	lsls	r3, r3, #10
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	8023      	strh	r3, [r4, #0]
 8004bc2:	e029      	b.n	8004c18 <USB_EPStartXfer+0x45c>
 8004bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc6:	095b      	lsrs	r3, r3, #5
 8004bc8:	61bb      	str	r3, [r7, #24]
 8004bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bcc:	f003 031f 	and.w	r3, r3, #31
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d102      	bne.n	8004bda <USB_EPStartXfer+0x41e>
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	029b      	lsls	r3, r3, #10
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004be6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	8023      	strh	r3, [r4, #0]
 8004bee:	e013      	b.n	8004c18 <USB_EPStartXfer+0x45c>
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	785b      	ldrb	r3, [r3, #1]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d10f      	bne.n	8004c18 <USB_EPStartXfer+0x45c>
 8004bf8:	687c      	ldr	r4, [r7, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	441c      	add	r4, r3
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	00db      	lsls	r3, r3, #3
 8004c0a:	4423      	add	r3, r4
 8004c0c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004c10:	461c      	mov	r4, r3
 8004c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	8023      	strh	r3, [r4, #0]
 8004c18:	687c      	ldr	r4, [r7, #4]
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	785b      	ldrb	r3, [r3, #1]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d14e      	bne.n	8004cc0 <USB_EPStartXfer+0x504>
 8004c22:	687c      	ldr	r4, [r7, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	441c      	add	r4, r3
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	00db      	lsls	r3, r3, #3
 8004c34:	4423      	add	r3, r4
 8004c36:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004c3a:	461c      	mov	r4, r3
 8004c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10e      	bne.n	8004c60 <USB_EPStartXfer+0x4a4>
 8004c42:	8823      	ldrh	r3, [r4, #0]
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	8023      	strh	r3, [r4, #0]
 8004c4e:	8823      	ldrh	r3, [r4, #0]
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	8023      	strh	r3, [r4, #0]
 8004c5e:	e043      	b.n	8004ce8 <USB_EPStartXfer+0x52c>
 8004c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c62:	2b3e      	cmp	r3, #62	; 0x3e
 8004c64:	d816      	bhi.n	8004c94 <USB_EPStartXfer+0x4d8>
 8004c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c68:	085b      	lsrs	r3, r3, #1
 8004c6a:	617b      	str	r3, [r7, #20]
 8004c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d002      	beq.n	8004c7c <USB_EPStartXfer+0x4c0>
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	617b      	str	r3, [r7, #20]
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	029b      	lsls	r3, r3, #10
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	8023      	strh	r3, [r4, #0]
 8004c86:	e02f      	b.n	8004ce8 <USB_EPStartXfer+0x52c>
 8004c88:	ffff80c0 	.word	0xffff80c0
 8004c8c:	ffffc080 	.word	0xffffc080
 8004c90:	ffff8080 	.word	0xffff8080
 8004c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c96:	095b      	lsrs	r3, r3, #5
 8004c98:	617b      	str	r3, [r7, #20]
 8004c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c9c:	f003 031f 	and.w	r3, r3, #31
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d102      	bne.n	8004caa <USB_EPStartXfer+0x4ee>
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	617b      	str	r3, [r7, #20]
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	029b      	lsls	r3, r3, #10
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	8023      	strh	r3, [r4, #0]
 8004cbe:	e013      	b.n	8004ce8 <USB_EPStartXfer+0x52c>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	785b      	ldrb	r3, [r3, #1]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d10f      	bne.n	8004ce8 <USB_EPStartXfer+0x52c>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	441c      	add	r4, r3
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	4423      	add	r3, r4
 8004cda:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004cde:	613b      	str	r3, [r7, #16]
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	881b      	ldrh	r3, [r3, #0]
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cfe:	b29c      	uxth	r4, r3
 8004d00:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004d04:	b29c      	uxth	r4, r3
 8004d06:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004d0a:	b29c      	uxth	r4, r3
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	441a      	add	r2, r3
 8004d16:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <USB_EPStartXfer+0x56c>)
 8004d18:	4323      	orrs	r3, r4
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3734      	adds	r7, #52	; 0x34
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd90      	pop	{r4, r7, pc}
 8004d28:	ffff8080 	.word	0xffff8080

08004d2c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004d2c:	b490      	push	{r4, r7}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	785b      	ldrb	r3, [r3, #1]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d018      	beq.n	8004d70 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	4413      	add	r3, r2
 8004d48:	881b      	ldrh	r3, [r3, #0]
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d54:	b29c      	uxth	r4, r3
 8004d56:	f084 0310 	eor.w	r3, r4, #16
 8004d5a:	b29c      	uxth	r4, r3
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	441a      	add	r2, r3
 8004d66:	4b11      	ldr	r3, [pc, #68]	; (8004dac <USB_EPSetStall+0x80>)
 8004d68:	4323      	orrs	r3, r4
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	8013      	strh	r3, [r2, #0]
 8004d6e:	e017      	b.n	8004da0 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	4413      	add	r3, r2
 8004d7a:	881b      	ldrh	r3, [r3, #0]
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d86:	b29c      	uxth	r4, r3
 8004d88:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004d8c:	b29c      	uxth	r4, r3
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	441a      	add	r2, r3
 8004d98:	4b04      	ldr	r3, [pc, #16]	; (8004dac <USB_EPSetStall+0x80>)
 8004d9a:	4323      	orrs	r3, r4
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3708      	adds	r7, #8
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bc90      	pop	{r4, r7}
 8004daa:	4770      	bx	lr
 8004dac:	ffff8080 	.word	0xffff8080

08004db0 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004db0:	b490      	push	{r4, r7}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	7b1b      	ldrb	r3, [r3, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d17d      	bne.n	8004ebe <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	785b      	ldrb	r3, [r3, #1]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d03d      	beq.n	8004e46 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	881b      	ldrh	r3, [r3, #0]
 8004dd6:	b29c      	uxth	r4, r3
 8004dd8:	4623      	mov	r3, r4
 8004dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d014      	beq.n	8004e0c <USB_EPClearStall+0x5c>
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4413      	add	r3, r2
 8004dec:	881b      	ldrh	r3, [r3, #0]
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004df4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004df8:	b29c      	uxth	r4, r3
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	441a      	add	r2, r3
 8004e04:	4b31      	ldr	r3, [pc, #196]	; (8004ecc <USB_EPClearStall+0x11c>)
 8004e06:	4323      	orrs	r3, r4
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	78db      	ldrb	r3, [r3, #3]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d054      	beq.n	8004ebe <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	881b      	ldrh	r3, [r3, #0]
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e2a:	b29c      	uxth	r4, r3
 8004e2c:	f084 0320 	eor.w	r3, r4, #32
 8004e30:	b29c      	uxth	r4, r3
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	441a      	add	r2, r3
 8004e3c:	4b24      	ldr	r3, [pc, #144]	; (8004ed0 <USB_EPClearStall+0x120>)
 8004e3e:	4323      	orrs	r3, r4
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	8013      	strh	r3, [r2, #0]
 8004e44:	e03b      	b.n	8004ebe <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4413      	add	r3, r2
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	b29c      	uxth	r4, r3
 8004e54:	4623      	mov	r3, r4
 8004e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d014      	beq.n	8004e88 <USB_EPClearStall+0xd8>
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4413      	add	r3, r2
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e74:	b29c      	uxth	r4, r3
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	441a      	add	r2, r3
 8004e80:	4b14      	ldr	r3, [pc, #80]	; (8004ed4 <USB_EPClearStall+0x124>)
 8004e82:	4323      	orrs	r3, r4
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	4413      	add	r3, r2
 8004e92:	881b      	ldrh	r3, [r3, #0]
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e9e:	b29c      	uxth	r4, r3
 8004ea0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004ea4:	b29c      	uxth	r4, r3
 8004ea6:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004eaa:	b29c      	uxth	r4, r3
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	441a      	add	r2, r3
 8004eb6:	4b06      	ldr	r3, [pc, #24]	; (8004ed0 <USB_EPClearStall+0x120>)
 8004eb8:	4323      	orrs	r3, r4
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3708      	adds	r7, #8
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bc90      	pop	{r4, r7}
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	ffff80c0 	.word	0xffff80c0
 8004ed0:	ffff8080 	.word	0xffff8080
 8004ed4:	ffffc080 	.word	0xffffc080

08004ed8 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8004ee4:	78fb      	ldrb	r3, [r7, #3]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d103      	bne.n	8004ef2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2280      	movs	r2, #128	; 0x80
 8004eee:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr

08004f2e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3714      	adds	r7, #20
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004f82:	2300      	movs	r3, #0
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b08d      	sub	sp, #52	; 0x34
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	4611      	mov	r1, r2
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	80fb      	strh	r3, [r7, #6]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004fa6:	88bb      	ldrh	r3, [r7, #4]
 8004fa8:	3301      	adds	r3, #1
 8004faa:	085b      	lsrs	r3, r3, #1
 8004fac:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004fb6:	88fa      	ldrh	r2, [r7, #6]
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	4413      	add	r3, r2
 8004fbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fc0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fc6:	e01b      	b.n	8005000 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8004fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd0:	3301      	adds	r3, #1
 8004fd2:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	021b      	lsls	r3, r3, #8
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	461a      	mov	r2, r3
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fec:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8004fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff0:	3302      	adds	r3, #2
 8004ff2:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8004ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8004ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005002:	2b00      	cmp	r3, #0
 8005004:	d1e0      	bne.n	8004fc8 <USB_WritePMA+0x38>
  }
}
 8005006:	bf00      	nop
 8005008:	3734      	adds	r7, #52	; 0x34
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr

08005012 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005012:	b480      	push	{r7}
 8005014:	b08b      	sub	sp, #44	; 0x2c
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	4611      	mov	r1, r2
 800501e:	461a      	mov	r2, r3
 8005020:	460b      	mov	r3, r1
 8005022:	80fb      	strh	r3, [r7, #6]
 8005024:	4613      	mov	r3, r2
 8005026:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005028:	88bb      	ldrh	r3, [r7, #4]
 800502a:	085b      	lsrs	r3, r3, #1
 800502c:	b29b      	uxth	r3, r3
 800502e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005038:	88fa      	ldrh	r2, [r7, #6]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	4413      	add	r3, r2
 800503e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005042:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	627b      	str	r3, [r7, #36]	; 0x24
 8005048:	e018      	b.n	800507c <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800504a:	6a3b      	ldr	r3, [r7, #32]
 800504c:	881b      	ldrh	r3, [r3, #0]
 800504e:	b29b      	uxth	r3, r3
 8005050:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	3302      	adds	r3, #2
 8005056:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	b2da      	uxtb	r2, r3
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	3301      	adds	r3, #1
 8005064:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	0a1b      	lsrs	r3, r3, #8
 800506a:	b2da      	uxtb	r2, r3
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	3301      	adds	r3, #1
 8005074:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8005076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005078:	3b01      	subs	r3, #1
 800507a:	627b      	str	r3, [r7, #36]	; 0x24
 800507c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1e3      	bne.n	800504a <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8005082:	88bb      	ldrh	r3, [r7, #4]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d007      	beq.n	800509e <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 800508e:	6a3b      	ldr	r3, [r7, #32]
 8005090:	881b      	ldrh	r3, [r3, #0]
 8005092:	b29b      	uxth	r3, r3
 8005094:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	b2da      	uxtb	r2, r3
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	701a      	strb	r2, [r3, #0]
  }
}
 800509e:	bf00      	nop
 80050a0:	372c      	adds	r7, #44	; 0x2c
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr

080050aa <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b084      	sub	sp, #16
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
 80050b2:	460b      	mov	r3, r1
 80050b4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	7c1b      	ldrb	r3, [r3, #16]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d115      	bne.n	80050ee <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80050c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050c6:	2202      	movs	r2, #2
 80050c8:	2181      	movs	r1, #129	; 0x81
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f001 feb0 	bl	8006e30 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80050d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050da:	2202      	movs	r2, #2
 80050dc:	2101      	movs	r1, #1
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f001 fea6 	bl	8006e30 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80050ec:	e012      	b.n	8005114 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80050ee:	2340      	movs	r3, #64	; 0x40
 80050f0:	2202      	movs	r2, #2
 80050f2:	2181      	movs	r1, #129	; 0x81
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f001 fe9b 	bl	8006e30 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005100:	2340      	movs	r3, #64	; 0x40
 8005102:	2202      	movs	r2, #2
 8005104:	2101      	movs	r1, #1
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f001 fe92 	bl	8006e30 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005114:	2308      	movs	r3, #8
 8005116:	2203      	movs	r2, #3
 8005118:	2182      	movs	r1, #130	; 0x82
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f001 fe88 	bl	8006e30 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2201      	movs	r2, #1
 8005124:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005126:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800512a:	f002 f87b 	bl	8007224 <USBD_static_malloc>
 800512e:	4602      	mov	r2, r0
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800513c:	2b00      	cmp	r3, #0
 800513e:	d102      	bne.n	8005146 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8005140:	2301      	movs	r3, #1
 8005142:	73fb      	strb	r3, [r7, #15]
 8005144:	e026      	b.n	8005194 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800514c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	2200      	movs	r2, #0
 800515c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	2200      	movs	r2, #0
 8005164:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	7c1b      	ldrb	r3, [r3, #16]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d109      	bne.n	8005184 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005176:	f44f 7300 	mov.w	r3, #512	; 0x200
 800517a:	2101      	movs	r1, #1
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f001 ffcd 	bl	800711c <USBD_LL_PrepareReceive>
 8005182:	e007      	b.n	8005194 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800518a:	2340      	movs	r3, #64	; 0x40
 800518c:	2101      	movs	r1, #1
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f001 ffc4 	bl	800711c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8005194:	7bfb      	ldrb	r3, [r7, #15]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b084      	sub	sp, #16
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	460b      	mov	r3, r1
 80051a8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80051ae:	2181      	movs	r1, #129	; 0x81
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f001 fe7b 	bl	8006eac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80051bc:	2101      	movs	r1, #1
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f001 fe74 	bl	8006eac <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80051cc:	2182      	movs	r1, #130	; 0x82
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f001 fe6c 	bl	8006eac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00e      	beq.n	8005202 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051f4:	4618      	mov	r0, r3
 80051f6:	f002 f823 	bl	8007240 <USBD_static_free>
    pdev->pClassData = NULL;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8005202:	7bfb      	ldrb	r3, [r7, #15]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800521c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800521e:	2300      	movs	r3, #0
 8005220:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005222:	2300      	movs	r3, #0
 8005224:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005232:	2b00      	cmp	r3, #0
 8005234:	d039      	beq.n	80052aa <USBD_CDC_Setup+0x9e>
 8005236:	2b20      	cmp	r3, #32
 8005238:	d17c      	bne.n	8005334 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	88db      	ldrh	r3, [r3, #6]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d029      	beq.n	8005296 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	b25b      	sxtb	r3, r3
 8005248:	2b00      	cmp	r3, #0
 800524a:	da11      	bge.n	8005270 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	683a      	ldr	r2, [r7, #0]
 8005256:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8005258:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	88d2      	ldrh	r2, [r2, #6]
 800525e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005260:	6939      	ldr	r1, [r7, #16]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	88db      	ldrh	r3, [r3, #6]
 8005266:	461a      	mov	r2, r3
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f001 f9fb 	bl	8006664 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800526e:	e068      	b.n	8005342 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	785a      	ldrb	r2, [r3, #1]
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	88db      	ldrh	r3, [r3, #6]
 800527e:	b2da      	uxtb	r2, r3
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005286:	6939      	ldr	r1, [r7, #16]
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	88db      	ldrh	r3, [r3, #6]
 800528c:	461a      	mov	r2, r3
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f001 fa16 	bl	80066c0 <USBD_CtlPrepareRx>
      break;
 8005294:	e055      	b.n	8005342 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	7850      	ldrb	r0, [r2, #1]
 80052a2:	2200      	movs	r2, #0
 80052a4:	6839      	ldr	r1, [r7, #0]
 80052a6:	4798      	blx	r3
      break;
 80052a8:	e04b      	b.n	8005342 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	785b      	ldrb	r3, [r3, #1]
 80052ae:	2b0a      	cmp	r3, #10
 80052b0:	d017      	beq.n	80052e2 <USBD_CDC_Setup+0xd6>
 80052b2:	2b0b      	cmp	r3, #11
 80052b4:	d029      	beq.n	800530a <USBD_CDC_Setup+0xfe>
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d133      	bne.n	8005322 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80052c0:	2b03      	cmp	r3, #3
 80052c2:	d107      	bne.n	80052d4 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80052c4:	f107 030c 	add.w	r3, r7, #12
 80052c8:	2202      	movs	r2, #2
 80052ca:	4619      	mov	r1, r3
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f001 f9c9 	bl	8006664 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80052d2:	e02e      	b.n	8005332 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80052d4:	6839      	ldr	r1, [r7, #0]
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f001 f959 	bl	800658e <USBD_CtlError>
            ret = USBD_FAIL;
 80052dc:	2302      	movs	r3, #2
 80052de:	75fb      	strb	r3, [r7, #23]
          break;
 80052e0:	e027      	b.n	8005332 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80052e8:	2b03      	cmp	r3, #3
 80052ea:	d107      	bne.n	80052fc <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80052ec:	f107 030f 	add.w	r3, r7, #15
 80052f0:	2201      	movs	r2, #1
 80052f2:	4619      	mov	r1, r3
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f001 f9b5 	bl	8006664 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80052fa:	e01a      	b.n	8005332 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 80052fc:	6839      	ldr	r1, [r7, #0]
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f001 f945 	bl	800658e <USBD_CtlError>
            ret = USBD_FAIL;
 8005304:	2302      	movs	r3, #2
 8005306:	75fb      	strb	r3, [r7, #23]
          break;
 8005308:	e013      	b.n	8005332 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005310:	2b03      	cmp	r3, #3
 8005312:	d00d      	beq.n	8005330 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8005314:	6839      	ldr	r1, [r7, #0]
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f001 f939 	bl	800658e <USBD_CtlError>
            ret = USBD_FAIL;
 800531c:	2302      	movs	r3, #2
 800531e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005320:	e006      	b.n	8005330 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8005322:	6839      	ldr	r1, [r7, #0]
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f001 f932 	bl	800658e <USBD_CtlError>
          ret = USBD_FAIL;
 800532a:	2302      	movs	r3, #2
 800532c:	75fb      	strb	r3, [r7, #23]
          break;
 800532e:	e000      	b.n	8005332 <USBD_CDC_Setup+0x126>
          break;
 8005330:	bf00      	nop
      }
      break;
 8005332:	e006      	b.n	8005342 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8005334:	6839      	ldr	r1, [r7, #0]
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f001 f929 	bl	800658e <USBD_CtlError>
      ret = USBD_FAIL;
 800533c:	2302      	movs	r3, #2
 800533e:	75fb      	strb	r3, [r7, #23]
      break;
 8005340:	bf00      	nop
  }

  return ret;
 8005342:	7dfb      	ldrb	r3, [r7, #23]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3718      	adds	r7, #24
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	460b      	mov	r3, r1
 8005356:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800535e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005366:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800536e:	2b00      	cmp	r3, #0
 8005370:	d037      	beq.n	80053e2 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005372:	78fa      	ldrb	r2, [r7, #3]
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	4613      	mov	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	440b      	add	r3, r1
 8005380:	331c      	adds	r3, #28
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d026      	beq.n	80053d6 <USBD_CDC_DataIn+0x8a>
 8005388:	78fa      	ldrb	r2, [r7, #3]
 800538a:	6879      	ldr	r1, [r7, #4]
 800538c:	4613      	mov	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4413      	add	r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	440b      	add	r3, r1
 8005396:	331c      	adds	r3, #28
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	78fa      	ldrb	r2, [r7, #3]
 800539c:	68b9      	ldr	r1, [r7, #8]
 800539e:	0152      	lsls	r2, r2, #5
 80053a0:	440a      	add	r2, r1
 80053a2:	3238      	adds	r2, #56	; 0x38
 80053a4:	6812      	ldr	r2, [r2, #0]
 80053a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80053aa:	fb02 f201 	mul.w	r2, r2, r1
 80053ae:	1a9b      	subs	r3, r3, r2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d110      	bne.n	80053d6 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80053b4:	78fa      	ldrb	r2, [r7, #3]
 80053b6:	6879      	ldr	r1, [r7, #4]
 80053b8:	4613      	mov	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	331c      	adds	r3, #28
 80053c4:	2200      	movs	r2, #0
 80053c6:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80053c8:	78f9      	ldrb	r1, [r7, #3]
 80053ca:	2300      	movs	r3, #0
 80053cc:	2200      	movs	r2, #0
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f001 fe6a 	bl	80070a8 <USBD_LL_Transmit>
 80053d4:	e003      	b.n	80053de <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80053de:	2300      	movs	r3, #0
 80053e0:	e000      	b.n	80053e4 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 80053e2:	2302      	movs	r3, #2
  }
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3710      	adds	r7, #16
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	460b      	mov	r3, r1
 80053f6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	4619      	mov	r1, r3
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f001 fec3 	bl	8007190 <USBD_LL_GetRxDataSize>
 800540a:	4602      	mov	r2, r0
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00d      	beq.n	8005438 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005430:	4611      	mov	r1, r2
 8005432:	4798      	blx	r3

    return USBD_OK;
 8005434:	2300      	movs	r3, #0
 8005436:	e000      	b.n	800543a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8005438:	2302      	movs	r3, #2
  }
}
 800543a:	4618      	mov	r0, r3
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005442:	b580      	push	{r7, lr}
 8005444:	b084      	sub	sp, #16
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005450:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005458:	2b00      	cmp	r3, #0
 800545a:	d015      	beq.n	8005488 <USBD_CDC_EP0_RxReady+0x46>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005462:	2bff      	cmp	r3, #255	; 0xff
 8005464:	d010      	beq.n	8005488 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8005474:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005476:	68fa      	ldr	r2, [r7, #12]
 8005478:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800547c:	b292      	uxth	r2, r2
 800547e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	22ff      	movs	r2, #255	; 0xff
 8005484:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2243      	movs	r2, #67	; 0x43
 80054a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80054a2:	4b03      	ldr	r3, [pc, #12]	; (80054b0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr
 80054b0:	20000094 	.word	0x20000094

080054b4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2243      	movs	r2, #67	; 0x43
 80054c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80054c2:	4b03      	ldr	r3, [pc, #12]	; (80054d0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	370c      	adds	r7, #12
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	20000050 	.word	0x20000050

080054d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2243      	movs	r2, #67	; 0x43
 80054e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80054e2:	4b03      	ldr	r3, [pc, #12]	; (80054f0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	200000d8 	.word	0x200000d8

080054f4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b083      	sub	sp, #12
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	220a      	movs	r2, #10
 8005500:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005502:	4b03      	ldr	r3, [pc, #12]	; (8005510 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005504:	4618      	mov	r0, r3
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	2000000c 	.word	0x2000000c

08005514 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800551e:	2302      	movs	r3, #2
 8005520:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d005      	beq.n	8005534 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	683a      	ldr	r2, [r7, #0]
 800552c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005530:	2300      	movs	r3, #0
 8005532:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005534:	7bfb      	ldrb	r3, [r7, #15]
}
 8005536:	4618      	mov	r0, r3
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8005542:	b480      	push	{r7}
 8005544:	b087      	sub	sp, #28
 8005546:	af00      	add	r7, sp, #0
 8005548:	60f8      	str	r0, [r7, #12]
 800554a:	60b9      	str	r1, [r7, #8]
 800554c:	4613      	mov	r3, r2
 800554e:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005556:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	68ba      	ldr	r2, [r7, #8]
 800555c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005560:	88fa      	ldrh	r2, [r7, #6]
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	371c      	adds	r7, #28
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8005576:	b480      	push	{r7}
 8005578:	b085      	sub	sp, #20
 800557a:	af00      	add	r7, sp, #0
 800557c:	6078      	str	r0, [r7, #4]
 800557e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005586:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3714      	adds	r7, #20
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr

0800559e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b084      	sub	sp, #16
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055ac:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d017      	beq.n	80055e8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	7c1b      	ldrb	r3, [r3, #16]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d109      	bne.n	80055d4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80055c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055ca:	2101      	movs	r1, #1
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f001 fda5 	bl	800711c <USBD_LL_PrepareReceive>
 80055d2:	e007      	b.n	80055e4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80055da:	2340      	movs	r3, #64	; 0x40
 80055dc:	2101      	movs	r1, #1
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f001 fd9c 	bl	800711c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80055e4:	2300      	movs	r3, #0
 80055e6:	e000      	b.n	80055ea <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80055e8:	2302      	movs	r3, #2
  }
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b084      	sub	sp, #16
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	60f8      	str	r0, [r7, #12]
 80055fa:	60b9      	str	r1, [r7, #8]
 80055fc:	4613      	mov	r3, r2
 80055fe:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005606:	2302      	movs	r3, #2
 8005608:	e01a      	b.n	8005640 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d003      	beq.n	800562a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	68ba      	ldr	r2, [r7, #8]
 8005626:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	79fa      	ldrb	r2, [r7, #7]
 8005636:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f001 fb65 	bl	8006d08 <USBD_LL_Init>

  return USBD_OK;
 800563e:	2300      	movs	r3, #0
}
 8005640:	4618      	mov	r0, r3
 8005642:	3710      	adds	r7, #16
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005648:	b480      	push	{r7}
 800564a:	b085      	sub	sp, #20
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8005652:	2300      	movs	r3, #0
 8005654:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d006      	beq.n	800566a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	683a      	ldr	r2, [r7, #0]
 8005660:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8005664:	2300      	movs	r3, #0
 8005666:	73fb      	strb	r3, [r7, #15]
 8005668:	e001      	b.n	800566e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800566a:	2302      	movs	r3, #2
 800566c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800566e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005670:	4618      	mov	r0, r3
 8005672:	3714      	adds	r7, #20
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f001 fba1 	bl	8006dcc <USBD_LL_Start>

  return USBD_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3708      	adds	r7, #8
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b084      	sub	sp, #16
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
 80056b2:	460b      	mov	r3, r1
 80056b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80056b6:	2302      	movs	r3, #2
 80056b8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00c      	beq.n	80056de <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	78fa      	ldrb	r2, [r7, #3]
 80056ce:	4611      	mov	r1, r2
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	4798      	blx	r3
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80056da:	2300      	movs	r3, #0
 80056dc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80056de:	7bfb      	ldrb	r3, [r7, #15]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	460b      	mov	r3, r1
 80056f2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	78fa      	ldrb	r2, [r7, #3]
 80056fe:	4611      	mov	r1, r2
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	4798      	blx	r3

  return USBD_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b082      	sub	sp, #8
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800571e:	6839      	ldr	r1, [r7, #0]
 8005720:	4618      	mov	r0, r3
 8005722:	f000 fef7 	bl	8006514 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005734:	461a      	mov	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005742:	f003 031f 	and.w	r3, r3, #31
 8005746:	2b01      	cmp	r3, #1
 8005748:	d00c      	beq.n	8005764 <USBD_LL_SetupStage+0x56>
 800574a:	2b01      	cmp	r3, #1
 800574c:	d302      	bcc.n	8005754 <USBD_LL_SetupStage+0x46>
 800574e:	2b02      	cmp	r3, #2
 8005750:	d010      	beq.n	8005774 <USBD_LL_SetupStage+0x66>
 8005752:	e017      	b.n	8005784 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800575a:	4619      	mov	r1, r3
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f9cd 	bl	8005afc <USBD_StdDevReq>
      break;
 8005762:	e01a      	b.n	800579a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800576a:	4619      	mov	r1, r3
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 fa2f 	bl	8005bd0 <USBD_StdItfReq>
      break;
 8005772:	e012      	b.n	800579a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800577a:	4619      	mov	r1, r3
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 fa6d 	bl	8005c5c <USBD_StdEPReq>
      break;
 8005782:	e00a      	b.n	800579a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800578a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800578e:	b2db      	uxtb	r3, r3
 8005790:	4619      	mov	r1, r3
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f001 fbc0 	bl	8006f18 <USBD_LL_StallEP>
      break;
 8005798:	bf00      	nop
  }

  return USBD_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	3708      	adds	r7, #8
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	460b      	mov	r3, r1
 80057ae:	607a      	str	r2, [r7, #4]
 80057b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80057b2:	7afb      	ldrb	r3, [r7, #11]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d14b      	bne.n	8005850 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80057be:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80057c6:	2b03      	cmp	r3, #3
 80057c8:	d134      	bne.n	8005834 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	68da      	ldr	r2, [r3, #12]
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d919      	bls.n	800580a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	68da      	ldr	r2, [r3, #12]
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	1ad2      	subs	r2, r2, r3
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	68da      	ldr	r2, [r3, #12]
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d203      	bcs.n	80057f8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	e002      	b.n	80057fe <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	461a      	mov	r2, r3
 8005800:	6879      	ldr	r1, [r7, #4]
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f000 ff7a 	bl	80066fc <USBD_CtlContinueRx>
 8005808:	e038      	b.n	800587c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800581c:	2b03      	cmp	r3, #3
 800581e:	d105      	bne.n	800582c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 ff77 	bl	8006720 <USBD_CtlSendStatus>
 8005832:	e023      	b.n	800587c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800583a:	2b05      	cmp	r3, #5
 800583c:	d11e      	bne.n	800587c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8005846:	2100      	movs	r1, #0
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f001 fb65 	bl	8006f18 <USBD_LL_StallEP>
 800584e:	e015      	b.n	800587c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00d      	beq.n	8005878 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005862:	2b03      	cmp	r3, #3
 8005864:	d108      	bne.n	8005878 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	7afa      	ldrb	r2, [r7, #11]
 8005870:	4611      	mov	r1, r2
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	4798      	blx	r3
 8005876:	e001      	b.n	800587c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005878:	2302      	movs	r3, #2
 800587a:	e000      	b.n	800587e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	3718      	adds	r7, #24
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}

08005886 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005886:	b580      	push	{r7, lr}
 8005888:	b086      	sub	sp, #24
 800588a:	af00      	add	r7, sp, #0
 800588c:	60f8      	str	r0, [r7, #12]
 800588e:	460b      	mov	r3, r1
 8005890:	607a      	str	r2, [r7, #4]
 8005892:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005894:	7afb      	ldrb	r3, [r7, #11]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d17f      	bne.n	800599a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	3314      	adds	r3, #20
 800589e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d15c      	bne.n	8005964 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d915      	bls.n	80058e2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	68da      	ldr	r2, [r3, #12]
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	1ad2      	subs	r2, r2, r3
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	461a      	mov	r2, r3
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 fee4 	bl	800669c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80058d4:	2300      	movs	r3, #0
 80058d6:	2200      	movs	r2, #0
 80058d8:	2100      	movs	r1, #0
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	f001 fc1e 	bl	800711c <USBD_LL_PrepareReceive>
 80058e0:	e04e      	b.n	8005980 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	6912      	ldr	r2, [r2, #16]
 80058ea:	fbb3 f1f2 	udiv	r1, r3, r2
 80058ee:	fb02 f201 	mul.w	r2, r2, r1
 80058f2:	1a9b      	subs	r3, r3, r2
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d11c      	bne.n	8005932 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005900:	429a      	cmp	r2, r3
 8005902:	d316      	bcc.n	8005932 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800590e:	429a      	cmp	r2, r3
 8005910:	d20f      	bcs.n	8005932 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005912:	2200      	movs	r2, #0
 8005914:	2100      	movs	r1, #0
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f000 fec0 	bl	800669c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005924:	2300      	movs	r3, #0
 8005926:	2200      	movs	r2, #0
 8005928:	2100      	movs	r1, #0
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f001 fbf6 	bl	800711c <USBD_LL_PrepareReceive>
 8005930:	e026      	b.n	8005980 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005944:	2b03      	cmp	r3, #3
 8005946:	d105      	bne.n	8005954 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8005954:	2180      	movs	r1, #128	; 0x80
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f001 fade 	bl	8006f18 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 fef2 	bl	8006746 <USBD_CtlReceiveStatus>
 8005962:	e00d      	b.n	8005980 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800596a:	2b04      	cmp	r3, #4
 800596c:	d004      	beq.n	8005978 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8005974:	2b00      	cmp	r3, #0
 8005976:	d103      	bne.n	8005980 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8005978:	2180      	movs	r1, #128	; 0x80
 800597a:	68f8      	ldr	r0, [r7, #12]
 800597c:	f001 facc 	bl	8006f18 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005986:	2b01      	cmp	r3, #1
 8005988:	d11d      	bne.n	80059c6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f7ff fe82 	bl	8005694 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005998:	e015      	b.n	80059c6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059a0:	695b      	ldr	r3, [r3, #20]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00d      	beq.n	80059c2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80059ac:	2b03      	cmp	r3, #3
 80059ae:	d108      	bne.n	80059c2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	7afa      	ldrb	r2, [r7, #11]
 80059ba:	4611      	mov	r1, r2
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	4798      	blx	r3
 80059c0:	e001      	b.n	80059c6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80059c2:	2302      	movs	r3, #2
 80059c4:	e000      	b.n	80059c8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80059c6:	2300      	movs	r3, #0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80059d8:	2340      	movs	r3, #64	; 0x40
 80059da:	2200      	movs	r2, #0
 80059dc:	2100      	movs	r1, #0
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f001 fa26 	bl	8006e30 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2240      	movs	r2, #64	; 0x40
 80059f0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80059f4:	2340      	movs	r3, #64	; 0x40
 80059f6:	2200      	movs	r2, #0
 80059f8:	2180      	movs	r1, #128	; 0x80
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f001 fa18 	bl	8006e30 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2240      	movs	r2, #64	; 0x40
 8005a0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d009      	beq.n	8005a48 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6852      	ldr	r2, [r2, #4]
 8005a40:	b2d2      	uxtb	r2, r2
 8005a42:	4611      	mov	r1, r2
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	4798      	blx	r3
  }

  return USBD_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3708      	adds	r7, #8
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005a52:	b480      	push	{r7}
 8005a54:	b083      	sub	sp, #12
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	78fa      	ldrb	r2, [r7, #3]
 8005a62:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr

08005a72 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b083      	sub	sp, #12
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2204      	movs	r2, #4
 8005a8a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d105      	bne.n	8005aba <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ad6:	2b03      	cmp	r3, #3
 8005ad8:	d10b      	bne.n	8005af2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d005      	beq.n	8005af2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b06:	2300      	movs	r3, #0
 8005b08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005b12:	2b20      	cmp	r3, #32
 8005b14:	d004      	beq.n	8005b20 <USBD_StdDevReq+0x24>
 8005b16:	2b40      	cmp	r3, #64	; 0x40
 8005b18:	d002      	beq.n	8005b20 <USBD_StdDevReq+0x24>
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d008      	beq.n	8005b30 <USBD_StdDevReq+0x34>
 8005b1e:	e04c      	b.n	8005bba <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	6839      	ldr	r1, [r7, #0]
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	4798      	blx	r3
      break;
 8005b2e:	e049      	b.n	8005bc4 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	785b      	ldrb	r3, [r3, #1]
 8005b34:	2b09      	cmp	r3, #9
 8005b36:	d83a      	bhi.n	8005bae <USBD_StdDevReq+0xb2>
 8005b38:	a201      	add	r2, pc, #4	; (adr r2, 8005b40 <USBD_StdDevReq+0x44>)
 8005b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b3e:	bf00      	nop
 8005b40:	08005b91 	.word	0x08005b91
 8005b44:	08005ba5 	.word	0x08005ba5
 8005b48:	08005baf 	.word	0x08005baf
 8005b4c:	08005b9b 	.word	0x08005b9b
 8005b50:	08005baf 	.word	0x08005baf
 8005b54:	08005b73 	.word	0x08005b73
 8005b58:	08005b69 	.word	0x08005b69
 8005b5c:	08005baf 	.word	0x08005baf
 8005b60:	08005b87 	.word	0x08005b87
 8005b64:	08005b7d 	.word	0x08005b7d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005b68:	6839      	ldr	r1, [r7, #0]
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 f9d4 	bl	8005f18 <USBD_GetDescriptor>
          break;
 8005b70:	e022      	b.n	8005bb8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005b72:	6839      	ldr	r1, [r7, #0]
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 fb61 	bl	800623c <USBD_SetAddress>
          break;
 8005b7a:	e01d      	b.n	8005bb8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005b7c:	6839      	ldr	r1, [r7, #0]
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 fb9e 	bl	80062c0 <USBD_SetConfig>
          break;
 8005b84:	e018      	b.n	8005bb8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005b86:	6839      	ldr	r1, [r7, #0]
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 fc27 	bl	80063dc <USBD_GetConfig>
          break;
 8005b8e:	e013      	b.n	8005bb8 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005b90:	6839      	ldr	r1, [r7, #0]
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 fc56 	bl	8006444 <USBD_GetStatus>
          break;
 8005b98:	e00e      	b.n	8005bb8 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005b9a:	6839      	ldr	r1, [r7, #0]
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 fc84 	bl	80064aa <USBD_SetFeature>
          break;
 8005ba2:	e009      	b.n	8005bb8 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005ba4:	6839      	ldr	r1, [r7, #0]
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 fc93 	bl	80064d2 <USBD_ClrFeature>
          break;
 8005bac:	e004      	b.n	8005bb8 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005bae:	6839      	ldr	r1, [r7, #0]
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 fcec 	bl	800658e <USBD_CtlError>
          break;
 8005bb6:	bf00      	nop
      }
      break;
 8005bb8:	e004      	b.n	8005bc4 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005bba:	6839      	ldr	r1, [r7, #0]
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 fce6 	bl	800658e <USBD_CtlError>
      break;
 8005bc2:	bf00      	nop
  }

  return ret;
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop

08005bd0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	781b      	ldrb	r3, [r3, #0]
 8005be2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005be6:	2b20      	cmp	r3, #32
 8005be8:	d003      	beq.n	8005bf2 <USBD_StdItfReq+0x22>
 8005bea:	2b40      	cmp	r3, #64	; 0x40
 8005bec:	d001      	beq.n	8005bf2 <USBD_StdItfReq+0x22>
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d12a      	bne.n	8005c48 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005bf8:	3b01      	subs	r3, #1
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	d81d      	bhi.n	8005c3a <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	889b      	ldrh	r3, [r3, #4]
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d813      	bhi.n	8005c30 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	6839      	ldr	r1, [r7, #0]
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	4798      	blx	r3
 8005c16:	4603      	mov	r3, r0
 8005c18:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	88db      	ldrh	r3, [r3, #6]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d110      	bne.n	8005c44 <USBD_StdItfReq+0x74>
 8005c22:	7bfb      	ldrb	r3, [r7, #15]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10d      	bne.n	8005c44 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 fd79 	bl	8006720 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005c2e:	e009      	b.n	8005c44 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005c30:	6839      	ldr	r1, [r7, #0]
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 fcab 	bl	800658e <USBD_CtlError>
          break;
 8005c38:	e004      	b.n	8005c44 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005c3a:	6839      	ldr	r1, [r7, #0]
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 fca6 	bl	800658e <USBD_CtlError>
          break;
 8005c42:	e000      	b.n	8005c46 <USBD_StdItfReq+0x76>
          break;
 8005c44:	bf00      	nop
      }
      break;
 8005c46:	e004      	b.n	8005c52 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005c48:	6839      	ldr	r1, [r7, #0]
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 fc9f 	bl	800658e <USBD_CtlError>
      break;
 8005c50:	bf00      	nop
  }

  return USBD_OK;
 8005c52:	2300      	movs	r3, #0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3710      	adds	r7, #16
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005c66:	2300      	movs	r3, #0
 8005c68:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	889b      	ldrh	r3, [r3, #4]
 8005c6e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c78:	2b20      	cmp	r3, #32
 8005c7a:	d004      	beq.n	8005c86 <USBD_StdEPReq+0x2a>
 8005c7c:	2b40      	cmp	r3, #64	; 0x40
 8005c7e:	d002      	beq.n	8005c86 <USBD_StdEPReq+0x2a>
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d008      	beq.n	8005c96 <USBD_StdEPReq+0x3a>
 8005c84:	e13d      	b.n	8005f02 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	6839      	ldr	r1, [r7, #0]
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	4798      	blx	r3
      break;
 8005c94:	e13a      	b.n	8005f0c <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c9e:	2b20      	cmp	r3, #32
 8005ca0:	d10a      	bne.n	8005cb8 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	6839      	ldr	r1, [r7, #0]
 8005cac:	6878      	ldr	r0, [r7, #4]
 8005cae:	4798      	blx	r3
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005cb4:	7bfb      	ldrb	r3, [r7, #15]
 8005cb6:	e12a      	b.n	8005f0e <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	785b      	ldrb	r3, [r3, #1]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d03e      	beq.n	8005d3e <USBD_StdEPReq+0xe2>
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d002      	beq.n	8005cca <USBD_StdEPReq+0x6e>
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d070      	beq.n	8005daa <USBD_StdEPReq+0x14e>
 8005cc8:	e115      	b.n	8005ef6 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d002      	beq.n	8005cda <USBD_StdEPReq+0x7e>
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d015      	beq.n	8005d04 <USBD_StdEPReq+0xa8>
 8005cd8:	e02b      	b.n	8005d32 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005cda:	7bbb      	ldrb	r3, [r7, #14]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00c      	beq.n	8005cfa <USBD_StdEPReq+0x9e>
 8005ce0:	7bbb      	ldrb	r3, [r7, #14]
 8005ce2:	2b80      	cmp	r3, #128	; 0x80
 8005ce4:	d009      	beq.n	8005cfa <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005ce6:	7bbb      	ldrb	r3, [r7, #14]
 8005ce8:	4619      	mov	r1, r3
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f001 f914 	bl	8006f18 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005cf0:	2180      	movs	r1, #128	; 0x80
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f001 f910 	bl	8006f18 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005cf8:	e020      	b.n	8005d3c <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005cfa:	6839      	ldr	r1, [r7, #0]
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 fc46 	bl	800658e <USBD_CtlError>
              break;
 8005d02:	e01b      	b.n	8005d3c <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	885b      	ldrh	r3, [r3, #2]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d10e      	bne.n	8005d2a <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005d0c:	7bbb      	ldrb	r3, [r7, #14]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00b      	beq.n	8005d2a <USBD_StdEPReq+0xce>
 8005d12:	7bbb      	ldrb	r3, [r7, #14]
 8005d14:	2b80      	cmp	r3, #128	; 0x80
 8005d16:	d008      	beq.n	8005d2a <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	88db      	ldrh	r3, [r3, #6]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d104      	bne.n	8005d2a <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005d20:	7bbb      	ldrb	r3, [r7, #14]
 8005d22:	4619      	mov	r1, r3
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f001 f8f7 	bl	8006f18 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 fcf8 	bl	8006720 <USBD_CtlSendStatus>

              break;
 8005d30:	e004      	b.n	8005d3c <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005d32:	6839      	ldr	r1, [r7, #0]
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 fc2a 	bl	800658e <USBD_CtlError>
              break;
 8005d3a:	bf00      	nop
          }
          break;
 8005d3c:	e0e0      	b.n	8005f00 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d44:	2b02      	cmp	r3, #2
 8005d46:	d002      	beq.n	8005d4e <USBD_StdEPReq+0xf2>
 8005d48:	2b03      	cmp	r3, #3
 8005d4a:	d015      	beq.n	8005d78 <USBD_StdEPReq+0x11c>
 8005d4c:	e026      	b.n	8005d9c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005d4e:	7bbb      	ldrb	r3, [r7, #14]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d00c      	beq.n	8005d6e <USBD_StdEPReq+0x112>
 8005d54:	7bbb      	ldrb	r3, [r7, #14]
 8005d56:	2b80      	cmp	r3, #128	; 0x80
 8005d58:	d009      	beq.n	8005d6e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005d5a:	7bbb      	ldrb	r3, [r7, #14]
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f001 f8da 	bl	8006f18 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005d64:	2180      	movs	r1, #128	; 0x80
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f001 f8d6 	bl	8006f18 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005d6c:	e01c      	b.n	8005da8 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8005d6e:	6839      	ldr	r1, [r7, #0]
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f000 fc0c 	bl	800658e <USBD_CtlError>
              break;
 8005d76:	e017      	b.n	8005da8 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	885b      	ldrh	r3, [r3, #2]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d112      	bne.n	8005da6 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005d80:	7bbb      	ldrb	r3, [r7, #14]
 8005d82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d004      	beq.n	8005d94 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005d8a:	7bbb      	ldrb	r3, [r7, #14]
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f001 f8f8 	bl	8006f84 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 fcc3 	bl	8006720 <USBD_CtlSendStatus>
              }
              break;
 8005d9a:	e004      	b.n	8005da6 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005d9c:	6839      	ldr	r1, [r7, #0]
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 fbf5 	bl	800658e <USBD_CtlError>
              break;
 8005da4:	e000      	b.n	8005da8 <USBD_StdEPReq+0x14c>
              break;
 8005da6:	bf00      	nop
          }
          break;
 8005da8:	e0aa      	b.n	8005f00 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d002      	beq.n	8005dba <USBD_StdEPReq+0x15e>
 8005db4:	2b03      	cmp	r3, #3
 8005db6:	d032      	beq.n	8005e1e <USBD_StdEPReq+0x1c2>
 8005db8:	e097      	b.n	8005eea <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005dba:	7bbb      	ldrb	r3, [r7, #14]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d007      	beq.n	8005dd0 <USBD_StdEPReq+0x174>
 8005dc0:	7bbb      	ldrb	r3, [r7, #14]
 8005dc2:	2b80      	cmp	r3, #128	; 0x80
 8005dc4:	d004      	beq.n	8005dd0 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005dc6:	6839      	ldr	r1, [r7, #0]
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f000 fbe0 	bl	800658e <USBD_CtlError>
                break;
 8005dce:	e091      	b.n	8005ef4 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005dd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	da0b      	bge.n	8005df0 <USBD_StdEPReq+0x194>
 8005dd8:	7bbb      	ldrb	r3, [r7, #14]
 8005dda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005dde:	4613      	mov	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	4413      	add	r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	3310      	adds	r3, #16
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	4413      	add	r3, r2
 8005dec:	3304      	adds	r3, #4
 8005dee:	e00b      	b.n	8005e08 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005df0:	7bbb      	ldrb	r3, [r7, #14]
 8005df2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005df6:	4613      	mov	r3, r2
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	4413      	add	r3, r2
 8005dfc:	009b      	lsls	r3, r3, #2
 8005dfe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	4413      	add	r3, r2
 8005e06:	3304      	adds	r3, #4
 8005e08:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2202      	movs	r2, #2
 8005e14:	4619      	mov	r1, r3
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 fc24 	bl	8006664 <USBD_CtlSendData>
              break;
 8005e1c:	e06a      	b.n	8005ef4 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005e1e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	da11      	bge.n	8005e4a <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005e26:	7bbb      	ldrb	r3, [r7, #14]
 8005e28:	f003 020f 	and.w	r2, r3, #15
 8005e2c:	6879      	ldr	r1, [r7, #4]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	4413      	add	r3, r2
 8005e34:	009b      	lsls	r3, r3, #2
 8005e36:	440b      	add	r3, r1
 8005e38:	3318      	adds	r3, #24
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d117      	bne.n	8005e70 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005e40:	6839      	ldr	r1, [r7, #0]
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 fba3 	bl	800658e <USBD_CtlError>
                  break;
 8005e48:	e054      	b.n	8005ef4 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005e4a:	7bbb      	ldrb	r3, [r7, #14]
 8005e4c:	f003 020f 	and.w	r2, r3, #15
 8005e50:	6879      	ldr	r1, [r7, #4]
 8005e52:	4613      	mov	r3, r2
 8005e54:	009b      	lsls	r3, r3, #2
 8005e56:	4413      	add	r3, r2
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	440b      	add	r3, r1
 8005e5c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d104      	bne.n	8005e70 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005e66:	6839      	ldr	r1, [r7, #0]
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 fb90 	bl	800658e <USBD_CtlError>
                  break;
 8005e6e:	e041      	b.n	8005ef4 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005e70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	da0b      	bge.n	8005e90 <USBD_StdEPReq+0x234>
 8005e78:	7bbb      	ldrb	r3, [r7, #14]
 8005e7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005e7e:	4613      	mov	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4413      	add	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	3310      	adds	r3, #16
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	3304      	adds	r3, #4
 8005e8e:	e00b      	b.n	8005ea8 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005e90:	7bbb      	ldrb	r3, [r7, #14]
 8005e92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005e96:	4613      	mov	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	4413      	add	r3, r2
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	3304      	adds	r3, #4
 8005ea8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005eaa:	7bbb      	ldrb	r3, [r7, #14]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d002      	beq.n	8005eb6 <USBD_StdEPReq+0x25a>
 8005eb0:	7bbb      	ldrb	r3, [r7, #14]
 8005eb2:	2b80      	cmp	r3, #128	; 0x80
 8005eb4:	d103      	bne.n	8005ebe <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	e00e      	b.n	8005edc <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005ebe:	7bbb      	ldrb	r3, [r7, #14]
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f001 f894 	bl	8006ff0 <USBD_LL_IsStallEP>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]
 8005ed4:	e002      	b.n	8005edc <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2202      	movs	r2, #2
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fbbe 	bl	8006664 <USBD_CtlSendData>
              break;
 8005ee8:	e004      	b.n	8005ef4 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005eea:	6839      	ldr	r1, [r7, #0]
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 fb4e 	bl	800658e <USBD_CtlError>
              break;
 8005ef2:	bf00      	nop
          }
          break;
 8005ef4:	e004      	b.n	8005f00 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8005ef6:	6839      	ldr	r1, [r7, #0]
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f000 fb48 	bl	800658e <USBD_CtlError>
          break;
 8005efe:	bf00      	nop
      }
      break;
 8005f00:	e004      	b.n	8005f0c <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005f02:	6839      	ldr	r1, [r7, #0]
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f000 fb42 	bl	800658e <USBD_CtlError>
      break;
 8005f0a:	bf00      	nop
  }

  return ret;
 8005f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
	...

08005f18 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	885b      	ldrh	r3, [r3, #2]
 8005f32:	0a1b      	lsrs	r3, r3, #8
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	3b01      	subs	r3, #1
 8005f38:	2b0e      	cmp	r3, #14
 8005f3a:	f200 8152 	bhi.w	80061e2 <USBD_GetDescriptor+0x2ca>
 8005f3e:	a201      	add	r2, pc, #4	; (adr r2, 8005f44 <USBD_GetDescriptor+0x2c>)
 8005f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f44:	08005fb5 	.word	0x08005fb5
 8005f48:	08005fcd 	.word	0x08005fcd
 8005f4c:	0800600d 	.word	0x0800600d
 8005f50:	080061e3 	.word	0x080061e3
 8005f54:	080061e3 	.word	0x080061e3
 8005f58:	08006183 	.word	0x08006183
 8005f5c:	080061af 	.word	0x080061af
 8005f60:	080061e3 	.word	0x080061e3
 8005f64:	080061e3 	.word	0x080061e3
 8005f68:	080061e3 	.word	0x080061e3
 8005f6c:	080061e3 	.word	0x080061e3
 8005f70:	080061e3 	.word	0x080061e3
 8005f74:	080061e3 	.word	0x080061e3
 8005f78:	080061e3 	.word	0x080061e3
 8005f7c:	08005f81 	.word	0x08005f81
  {
#if (USBD_LPM_ENABLED == 1U)
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00b      	beq.n	8005fa4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005f92:	69db      	ldr	r3, [r3, #28]
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	7c12      	ldrb	r2, [r2, #16]
 8005f98:	f107 0108 	add.w	r1, r7, #8
 8005f9c:	4610      	mov	r0, r2
 8005f9e:	4798      	blx	r3
 8005fa0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005fa2:	e126      	b.n	80061f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8005fa4:	6839      	ldr	r1, [r7, #0]
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 faf1 	bl	800658e <USBD_CtlError>
        err++;
 8005fac:	7afb      	ldrb	r3, [r7, #11]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	72fb      	strb	r3, [r7, #11]
      break;
 8005fb2:	e11e      	b.n	80061f2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	7c12      	ldrb	r2, [r2, #16]
 8005fc0:	f107 0108 	add.w	r1, r7, #8
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	4798      	blx	r3
 8005fc8:	60f8      	str	r0, [r7, #12]
      break;
 8005fca:	e112      	b.n	80061f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	7c1b      	ldrb	r3, [r3, #16]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10d      	bne.n	8005ff0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fdc:	f107 0208 	add.w	r2, r7, #8
 8005fe0:	4610      	mov	r0, r2
 8005fe2:	4798      	blx	r3
 8005fe4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	2202      	movs	r2, #2
 8005fec:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8005fee:	e100      	b.n	80061f2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff8:	f107 0208 	add.w	r2, r7, #8
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	4798      	blx	r3
 8006000:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	3301      	adds	r3, #1
 8006006:	2202      	movs	r2, #2
 8006008:	701a      	strb	r2, [r3, #0]
      break;
 800600a:	e0f2      	b.n	80061f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	885b      	ldrh	r3, [r3, #2]
 8006010:	b2db      	uxtb	r3, r3
 8006012:	2b05      	cmp	r3, #5
 8006014:	f200 80ac 	bhi.w	8006170 <USBD_GetDescriptor+0x258>
 8006018:	a201      	add	r2, pc, #4	; (adr r2, 8006020 <USBD_GetDescriptor+0x108>)
 800601a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601e:	bf00      	nop
 8006020:	08006039 	.word	0x08006039
 8006024:	0800606d 	.word	0x0800606d
 8006028:	080060a1 	.word	0x080060a1
 800602c:	080060d5 	.word	0x080060d5
 8006030:	08006109 	.word	0x08006109
 8006034:	0800613d 	.word	0x0800613d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d00b      	beq.n	800605c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	7c12      	ldrb	r2, [r2, #16]
 8006050:	f107 0108 	add.w	r1, r7, #8
 8006054:	4610      	mov	r0, r2
 8006056:	4798      	blx	r3
 8006058:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800605a:	e091      	b.n	8006180 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800605c:	6839      	ldr	r1, [r7, #0]
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 fa95 	bl	800658e <USBD_CtlError>
            err++;
 8006064:	7afb      	ldrb	r3, [r7, #11]
 8006066:	3301      	adds	r3, #1
 8006068:	72fb      	strb	r3, [r7, #11]
          break;
 800606a:	e089      	b.n	8006180 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00b      	beq.n	8006090 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	7c12      	ldrb	r2, [r2, #16]
 8006084:	f107 0108 	add.w	r1, r7, #8
 8006088:	4610      	mov	r0, r2
 800608a:	4798      	blx	r3
 800608c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800608e:	e077      	b.n	8006180 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006090:	6839      	ldr	r1, [r7, #0]
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 fa7b 	bl	800658e <USBD_CtlError>
            err++;
 8006098:	7afb      	ldrb	r3, [r7, #11]
 800609a:	3301      	adds	r3, #1
 800609c:	72fb      	strb	r3, [r7, #11]
          break;
 800609e:	e06f      	b.n	8006180 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d00b      	beq.n	80060c4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	7c12      	ldrb	r2, [r2, #16]
 80060b8:	f107 0108 	add.w	r1, r7, #8
 80060bc:	4610      	mov	r0, r2
 80060be:	4798      	blx	r3
 80060c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80060c2:	e05d      	b.n	8006180 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80060c4:	6839      	ldr	r1, [r7, #0]
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 fa61 	bl	800658e <USBD_CtlError>
            err++;
 80060cc:	7afb      	ldrb	r3, [r7, #11]
 80060ce:	3301      	adds	r3, #1
 80060d0:	72fb      	strb	r3, [r7, #11]
          break;
 80060d2:	e055      	b.n	8006180 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00b      	beq.n	80060f8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060e6:	691b      	ldr	r3, [r3, #16]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	7c12      	ldrb	r2, [r2, #16]
 80060ec:	f107 0108 	add.w	r1, r7, #8
 80060f0:	4610      	mov	r0, r2
 80060f2:	4798      	blx	r3
 80060f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80060f6:	e043      	b.n	8006180 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80060f8:	6839      	ldr	r1, [r7, #0]
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 fa47 	bl	800658e <USBD_CtlError>
            err++;
 8006100:	7afb      	ldrb	r3, [r7, #11]
 8006102:	3301      	adds	r3, #1
 8006104:	72fb      	strb	r3, [r7, #11]
          break;
 8006106:	e03b      	b.n	8006180 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00b      	beq.n	800612c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800611a:	695b      	ldr	r3, [r3, #20]
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	7c12      	ldrb	r2, [r2, #16]
 8006120:	f107 0108 	add.w	r1, r7, #8
 8006124:	4610      	mov	r0, r2
 8006126:	4798      	blx	r3
 8006128:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800612a:	e029      	b.n	8006180 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800612c:	6839      	ldr	r1, [r7, #0]
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fa2d 	bl	800658e <USBD_CtlError>
            err++;
 8006134:	7afb      	ldrb	r3, [r7, #11]
 8006136:	3301      	adds	r3, #1
 8006138:	72fb      	strb	r3, [r7, #11]
          break;
 800613a:	e021      	b.n	8006180 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00b      	beq.n	8006160 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	7c12      	ldrb	r2, [r2, #16]
 8006154:	f107 0108 	add.w	r1, r7, #8
 8006158:	4610      	mov	r0, r2
 800615a:	4798      	blx	r3
 800615c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800615e:	e00f      	b.n	8006180 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006160:	6839      	ldr	r1, [r7, #0]
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 fa13 	bl	800658e <USBD_CtlError>
            err++;
 8006168:	7afb      	ldrb	r3, [r7, #11]
 800616a:	3301      	adds	r3, #1
 800616c:	72fb      	strb	r3, [r7, #11]
          break;
 800616e:	e007      	b.n	8006180 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006170:	6839      	ldr	r1, [r7, #0]
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 fa0b 	bl	800658e <USBD_CtlError>
          err++;
 8006178:	7afb      	ldrb	r3, [r7, #11]
 800617a:	3301      	adds	r3, #1
 800617c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800617e:	e038      	b.n	80061f2 <USBD_GetDescriptor+0x2da>
 8006180:	e037      	b.n	80061f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	7c1b      	ldrb	r3, [r3, #16]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d109      	bne.n	800619e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006192:	f107 0208 	add.w	r2, r7, #8
 8006196:	4610      	mov	r0, r2
 8006198:	4798      	blx	r3
 800619a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800619c:	e029      	b.n	80061f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800619e:	6839      	ldr	r1, [r7, #0]
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f9f4 	bl	800658e <USBD_CtlError>
        err++;
 80061a6:	7afb      	ldrb	r3, [r7, #11]
 80061a8:	3301      	adds	r3, #1
 80061aa:	72fb      	strb	r3, [r7, #11]
      break;
 80061ac:	e021      	b.n	80061f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	7c1b      	ldrb	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10d      	bne.n	80061d2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061be:	f107 0208 	add.w	r2, r7, #8
 80061c2:	4610      	mov	r0, r2
 80061c4:	4798      	blx	r3
 80061c6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	3301      	adds	r3, #1
 80061cc:	2207      	movs	r2, #7
 80061ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80061d0:	e00f      	b.n	80061f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80061d2:	6839      	ldr	r1, [r7, #0]
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f9da 	bl	800658e <USBD_CtlError>
        err++;
 80061da:	7afb      	ldrb	r3, [r7, #11]
 80061dc:	3301      	adds	r3, #1
 80061de:	72fb      	strb	r3, [r7, #11]
      break;
 80061e0:	e007      	b.n	80061f2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80061e2:	6839      	ldr	r1, [r7, #0]
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 f9d2 	bl	800658e <USBD_CtlError>
      err++;
 80061ea:	7afb      	ldrb	r3, [r7, #11]
 80061ec:	3301      	adds	r3, #1
 80061ee:	72fb      	strb	r3, [r7, #11]
      break;
 80061f0:	bf00      	nop
  }

  if (err != 0U)
 80061f2:	7afb      	ldrb	r3, [r7, #11]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d11c      	bne.n	8006232 <USBD_GetDescriptor+0x31a>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80061f8:	893b      	ldrh	r3, [r7, #8]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d011      	beq.n	8006222 <USBD_GetDescriptor+0x30a>
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	88db      	ldrh	r3, [r3, #6]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00d      	beq.n	8006222 <USBD_GetDescriptor+0x30a>
    {
      len = MIN(len, req->wLength);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	88da      	ldrh	r2, [r3, #6]
 800620a:	893b      	ldrh	r3, [r7, #8]
 800620c:	4293      	cmp	r3, r2
 800620e:	bf28      	it	cs
 8006210:	4613      	movcs	r3, r2
 8006212:	b29b      	uxth	r3, r3
 8006214:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006216:	893b      	ldrh	r3, [r7, #8]
 8006218:	461a      	mov	r2, r3
 800621a:	68f9      	ldr	r1, [r7, #12]
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fa21 	bl	8006664 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	88db      	ldrh	r3, [r3, #6]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d104      	bne.n	8006234 <USBD_GetDescriptor+0x31c>
    {
      (void)USBD_CtlSendStatus(pdev);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 fa78 	bl	8006720 <USBD_CtlSendStatus>
 8006230:	e000      	b.n	8006234 <USBD_GetDescriptor+0x31c>
    return;
 8006232:	bf00      	nop
    }
  }
}
 8006234:	3710      	adds	r7, #16
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop

0800623c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	889b      	ldrh	r3, [r3, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d130      	bne.n	80062b0 <USBD_SetAddress+0x74>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	88db      	ldrh	r3, [r3, #6]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d12c      	bne.n	80062b0 <USBD_SetAddress+0x74>
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	885b      	ldrh	r3, [r3, #2]
 800625a:	2b7f      	cmp	r3, #127	; 0x7f
 800625c:	d828      	bhi.n	80062b0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	885b      	ldrh	r3, [r3, #2]
 8006262:	b2db      	uxtb	r3, r3
 8006264:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006268:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006270:	2b03      	cmp	r3, #3
 8006272:	d104      	bne.n	800627e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006274:	6839      	ldr	r1, [r7, #0]
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 f989 	bl	800658e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800627c:	e01c      	b.n	80062b8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	7bfa      	ldrb	r2, [r7, #15]
 8006282:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006286:	7bfb      	ldrb	r3, [r7, #15]
 8006288:	4619      	mov	r1, r3
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 fed6 	bl	800703c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 fa45 	bl	8006720 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006296:	7bfb      	ldrb	r3, [r7, #15]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d004      	beq.n	80062a6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062a4:	e008      	b.n	80062b8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2201      	movs	r2, #1
 80062aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062ae:	e003      	b.n	80062b8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80062b0:	6839      	ldr	r1, [r7, #0]
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 f96b 	bl	800658e <USBD_CtlError>
  }
}
 80062b8:	bf00      	nop
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	885b      	ldrh	r3, [r3, #2]
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	4b41      	ldr	r3, [pc, #260]	; (80063d8 <USBD_SetConfig+0x118>)
 80062d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80062d4:	4b40      	ldr	r3, [pc, #256]	; (80063d8 <USBD_SetConfig+0x118>)
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d904      	bls.n	80062e6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80062dc:	6839      	ldr	r1, [r7, #0]
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f955 	bl	800658e <USBD_CtlError>
 80062e4:	e075      	b.n	80063d2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d002      	beq.n	80062f6 <USBD_SetConfig+0x36>
 80062f0:	2b03      	cmp	r3, #3
 80062f2:	d023      	beq.n	800633c <USBD_SetConfig+0x7c>
 80062f4:	e062      	b.n	80063bc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80062f6:	4b38      	ldr	r3, [pc, #224]	; (80063d8 <USBD_SetConfig+0x118>)
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d01a      	beq.n	8006334 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80062fe:	4b36      	ldr	r3, [pc, #216]	; (80063d8 <USBD_SetConfig+0x118>)
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	461a      	mov	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2203      	movs	r2, #3
 800630c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006310:	4b31      	ldr	r3, [pc, #196]	; (80063d8 <USBD_SetConfig+0x118>)
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	4619      	mov	r1, r3
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f7ff f9c7 	bl	80056aa <USBD_SetClassConfig>
 800631c:	4603      	mov	r3, r0
 800631e:	2b02      	cmp	r3, #2
 8006320:	d104      	bne.n	800632c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006322:	6839      	ldr	r1, [r7, #0]
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 f932 	bl	800658e <USBD_CtlError>
            return;
 800632a:	e052      	b.n	80063d2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 f9f7 	bl	8006720 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006332:	e04e      	b.n	80063d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 f9f3 	bl	8006720 <USBD_CtlSendStatus>
        break;
 800633a:	e04a      	b.n	80063d2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800633c:	4b26      	ldr	r3, [pc, #152]	; (80063d8 <USBD_SetConfig+0x118>)
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d112      	bne.n	800636a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2202      	movs	r2, #2
 8006348:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800634c:	4b22      	ldr	r3, [pc, #136]	; (80063d8 <USBD_SetConfig+0x118>)
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	461a      	mov	r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006356:	4b20      	ldr	r3, [pc, #128]	; (80063d8 <USBD_SetConfig+0x118>)
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	4619      	mov	r1, r3
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7ff f9c3 	bl	80056e8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f9dc 	bl	8006720 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006368:	e033      	b.n	80063d2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800636a:	4b1b      	ldr	r3, [pc, #108]	; (80063d8 <USBD_SetConfig+0x118>)
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	461a      	mov	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	429a      	cmp	r2, r3
 8006376:	d01d      	beq.n	80063b4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	b2db      	uxtb	r3, r3
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f7ff f9b1 	bl	80056e8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006386:	4b14      	ldr	r3, [pc, #80]	; (80063d8 <USBD_SetConfig+0x118>)
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	461a      	mov	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006390:	4b11      	ldr	r3, [pc, #68]	; (80063d8 <USBD_SetConfig+0x118>)
 8006392:	781b      	ldrb	r3, [r3, #0]
 8006394:	4619      	mov	r1, r3
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7ff f987 	bl	80056aa <USBD_SetClassConfig>
 800639c:	4603      	mov	r3, r0
 800639e:	2b02      	cmp	r3, #2
 80063a0:	d104      	bne.n	80063ac <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80063a2:	6839      	ldr	r1, [r7, #0]
 80063a4:	6878      	ldr	r0, [r7, #4]
 80063a6:	f000 f8f2 	bl	800658e <USBD_CtlError>
            return;
 80063aa:	e012      	b.n	80063d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 f9b7 	bl	8006720 <USBD_CtlSendStatus>
        break;
 80063b2:	e00e      	b.n	80063d2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 f9b3 	bl	8006720 <USBD_CtlSendStatus>
        break;
 80063ba:	e00a      	b.n	80063d2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80063bc:	6839      	ldr	r1, [r7, #0]
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f8e5 	bl	800658e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80063c4:	4b04      	ldr	r3, [pc, #16]	; (80063d8 <USBD_SetConfig+0x118>)
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	4619      	mov	r1, r3
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7ff f98c 	bl	80056e8 <USBD_ClrClassConfig>
        break;
 80063d0:	bf00      	nop
    }
  }
}
 80063d2:	3708      	adds	r7, #8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	200001a8 	.word	0x200001a8

080063dc <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	88db      	ldrh	r3, [r3, #6]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d004      	beq.n	80063f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80063ee:	6839      	ldr	r1, [r7, #0]
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 f8cc 	bl	800658e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80063f6:	e021      	b.n	800643c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063fe:	2b01      	cmp	r3, #1
 8006400:	db17      	blt.n	8006432 <USBD_GetConfig+0x56>
 8006402:	2b02      	cmp	r3, #2
 8006404:	dd02      	ble.n	800640c <USBD_GetConfig+0x30>
 8006406:	2b03      	cmp	r3, #3
 8006408:	d00b      	beq.n	8006422 <USBD_GetConfig+0x46>
 800640a:	e012      	b.n	8006432 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	3308      	adds	r3, #8
 8006416:	2201      	movs	r2, #1
 8006418:	4619      	mov	r1, r3
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f922 	bl	8006664 <USBD_CtlSendData>
        break;
 8006420:	e00c      	b.n	800643c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	3304      	adds	r3, #4
 8006426:	2201      	movs	r2, #1
 8006428:	4619      	mov	r1, r3
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 f91a 	bl	8006664 <USBD_CtlSendData>
        break;
 8006430:	e004      	b.n	800643c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8006432:	6839      	ldr	r1, [r7, #0]
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 f8aa 	bl	800658e <USBD_CtlError>
        break;
 800643a:	bf00      	nop
}
 800643c:	bf00      	nop
 800643e:	3708      	adds	r7, #8
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006454:	3b01      	subs	r3, #1
 8006456:	2b02      	cmp	r3, #2
 8006458:	d81e      	bhi.n	8006498 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	88db      	ldrh	r3, [r3, #6]
 800645e:	2b02      	cmp	r3, #2
 8006460:	d004      	beq.n	800646c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8006462:	6839      	ldr	r1, [r7, #0]
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f892 	bl	800658e <USBD_CtlError>
        break;
 800646a:	e01a      	b.n	80064a2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006478:	2b00      	cmp	r3, #0
 800647a:	d005      	beq.n	8006488 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	68db      	ldr	r3, [r3, #12]
 8006480:	f043 0202 	orr.w	r2, r3, #2
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	330c      	adds	r3, #12
 800648c:	2202      	movs	r2, #2
 800648e:	4619      	mov	r1, r3
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f8e7 	bl	8006664 <USBD_CtlSendData>
      break;
 8006496:	e004      	b.n	80064a2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8006498:	6839      	ldr	r1, [r7, #0]
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f877 	bl	800658e <USBD_CtlError>
      break;
 80064a0:	bf00      	nop
  }
}
 80064a2:	bf00      	nop
 80064a4:	3708      	adds	r7, #8
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b082      	sub	sp, #8
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
 80064b2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	885b      	ldrh	r3, [r3, #2]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d106      	bne.n	80064ca <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f92b 	bl	8006720 <USBD_CtlSendStatus>
  }
}
 80064ca:	bf00      	nop
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b082      	sub	sp, #8
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
 80064da:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064e2:	3b01      	subs	r3, #1
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d80b      	bhi.n	8006500 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	885b      	ldrh	r3, [r3, #2]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d10c      	bne.n	800650a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f000 f911 	bl	8006720 <USBD_CtlSendStatus>
      }
      break;
 80064fe:	e004      	b.n	800650a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006500:	6839      	ldr	r1, [r7, #0]
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 f843 	bl	800658e <USBD_CtlError>
      break;
 8006508:	e000      	b.n	800650c <USBD_ClrFeature+0x3a>
      break;
 800650a:	bf00      	nop
  }
}
 800650c:	bf00      	nop
 800650e:	3708      	adds	r7, #8
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	781a      	ldrb	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	785a      	ldrb	r2, [r3, #1]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	3302      	adds	r3, #2
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	b29a      	uxth	r2, r3
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	3303      	adds	r3, #3
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	b29b      	uxth	r3, r3
 800653e:	021b      	lsls	r3, r3, #8
 8006540:	b29b      	uxth	r3, r3
 8006542:	4413      	add	r3, r2
 8006544:	b29a      	uxth	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	3304      	adds	r3, #4
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	b29a      	uxth	r2, r3
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	3305      	adds	r3, #5
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	b29b      	uxth	r3, r3
 800655a:	021b      	lsls	r3, r3, #8
 800655c:	b29b      	uxth	r3, r3
 800655e:	4413      	add	r3, r2
 8006560:	b29a      	uxth	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	3306      	adds	r3, #6
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	b29a      	uxth	r2, r3
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	3307      	adds	r3, #7
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	b29b      	uxth	r3, r3
 8006576:	021b      	lsls	r3, r3, #8
 8006578:	b29b      	uxth	r3, r3
 800657a:	4413      	add	r3, r2
 800657c:	b29a      	uxth	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	80da      	strh	r2, [r3, #6]

}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b082      	sub	sp, #8
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
 8006596:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8006598:	2180      	movs	r1, #128	; 0x80
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fcbc 	bl	8006f18 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80065a0:	2100      	movs	r1, #0
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 fcb8 	bl	8006f18 <USBD_LL_StallEP>
}
 80065a8:	bf00      	nop
 80065aa:	3708      	adds	r7, #8
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80065bc:	2300      	movs	r3, #0
 80065be:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d032      	beq.n	800662c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	f000 f834 	bl	8006634 <USBD_GetLen>
 80065cc:	4603      	mov	r3, r0
 80065ce:	3301      	adds	r3, #1
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	005b      	lsls	r3, r3, #1
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80065da:	7dfb      	ldrb	r3, [r7, #23]
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	75fa      	strb	r2, [r7, #23]
 80065e0:	461a      	mov	r2, r3
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	4413      	add	r3, r2
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	7812      	ldrb	r2, [r2, #0]
 80065ea:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80065ec:	7dfb      	ldrb	r3, [r7, #23]
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	75fa      	strb	r2, [r7, #23]
 80065f2:	461a      	mov	r2, r3
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	4413      	add	r3, r2
 80065f8:	2203      	movs	r2, #3
 80065fa:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80065fc:	e012      	b.n	8006624 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	1c5a      	adds	r2, r3, #1
 8006602:	60fa      	str	r2, [r7, #12]
 8006604:	7dfa      	ldrb	r2, [r7, #23]
 8006606:	1c51      	adds	r1, r2, #1
 8006608:	75f9      	strb	r1, [r7, #23]
 800660a:	4611      	mov	r1, r2
 800660c:	68ba      	ldr	r2, [r7, #8]
 800660e:	440a      	add	r2, r1
 8006610:	781b      	ldrb	r3, [r3, #0]
 8006612:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8006614:	7dfb      	ldrb	r3, [r7, #23]
 8006616:	1c5a      	adds	r2, r3, #1
 8006618:	75fa      	strb	r2, [r7, #23]
 800661a:	461a      	mov	r2, r3
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	4413      	add	r3, r2
 8006620:	2200      	movs	r2, #0
 8006622:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1e8      	bne.n	80065fe <USBD_GetString+0x4e>
    }
  }
}
 800662c:	bf00      	nop
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800663c:	2300      	movs	r3, #0
 800663e:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8006640:	e005      	b.n	800664e <USBD_GetLen+0x1a>
  {
    len++;
 8006642:	7bfb      	ldrb	r3, [r7, #15]
 8006644:	3301      	adds	r3, #1
 8006646:	73fb      	strb	r3, [r7, #15]
    buf++;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	3301      	adds	r3, #1
 800664c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1f5      	bne.n	8006642 <USBD_GetLen+0xe>
  }

  return len;
 8006656:	7bfb      	ldrb	r3, [r7, #15]
}
 8006658:	4618      	mov	r0, r3
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	4613      	mov	r3, r2
 8006670:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2202      	movs	r2, #2
 8006676:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800667a:	88fa      	ldrh	r2, [r7, #6]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8006680:	88fa      	ldrh	r2, [r7, #6]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006686:	88fb      	ldrh	r3, [r7, #6]
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	2100      	movs	r1, #0
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 fd0b 	bl	80070a8 <USBD_LL_Transmit>

  return USBD_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3710      	adds	r7, #16
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	4613      	mov	r3, r2
 80066a8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80066aa:	88fb      	ldrh	r3, [r7, #6]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	2100      	movs	r1, #0
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	f000 fcf9 	bl	80070a8 <USBD_LL_Transmit>

  return USBD_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3710      	adds	r7, #16
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	4613      	mov	r3, r2
 80066cc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2203      	movs	r2, #3
 80066d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80066d6:	88fa      	ldrh	r2, [r7, #6]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80066de:	88fa      	ldrh	r2, [r7, #6]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80066e6:	88fb      	ldrh	r3, [r7, #6]
 80066e8:	68ba      	ldr	r2, [r7, #8]
 80066ea:	2100      	movs	r1, #0
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 fd15 	bl	800711c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80066f2:	2300      	movs	r3, #0
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	4613      	mov	r3, r2
 8006708:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800670a:	88fb      	ldrh	r3, [r7, #6]
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	2100      	movs	r1, #0
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f000 fd03 	bl	800711c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2204      	movs	r2, #4
 800672c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006730:	2300      	movs	r3, #0
 8006732:	2200      	movs	r2, #0
 8006734:	2100      	movs	r1, #0
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fcb6 	bl	80070a8 <USBD_LL_Transmit>

  return USBD_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	3708      	adds	r7, #8
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}

08006746 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006746:	b580      	push	{r7, lr}
 8006748:	b082      	sub	sp, #8
 800674a:	af00      	add	r7, sp, #0
 800674c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2205      	movs	r2, #5
 8006752:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006756:	2300      	movs	r3, #0
 8006758:	2200      	movs	r2, #0
 800675a:	2100      	movs	r1, #0
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 fcdd 	bl	800711c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3708      	adds	r7, #8
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006770:	2200      	movs	r2, #0
 8006772:	4912      	ldr	r1, [pc, #72]	; (80067bc <MX_USB_DEVICE_Init+0x50>)
 8006774:	4812      	ldr	r0, [pc, #72]	; (80067c0 <MX_USB_DEVICE_Init+0x54>)
 8006776:	f7fe ff3c 	bl	80055f2 <USBD_Init>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d001      	beq.n	8006784 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006780:	f7fa f842 	bl	8000808 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006784:	490f      	ldr	r1, [pc, #60]	; (80067c4 <MX_USB_DEVICE_Init+0x58>)
 8006786:	480e      	ldr	r0, [pc, #56]	; (80067c0 <MX_USB_DEVICE_Init+0x54>)
 8006788:	f7fe ff5e 	bl	8005648 <USBD_RegisterClass>
 800678c:	4603      	mov	r3, r0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d001      	beq.n	8006796 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006792:	f7fa f839 	bl	8000808 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006796:	490c      	ldr	r1, [pc, #48]	; (80067c8 <MX_USB_DEVICE_Init+0x5c>)
 8006798:	4809      	ldr	r0, [pc, #36]	; (80067c0 <MX_USB_DEVICE_Init+0x54>)
 800679a:	f7fe febb 	bl	8005514 <USBD_CDC_RegisterInterface>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d001      	beq.n	80067a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80067a4:	f7fa f830 	bl	8000808 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80067a8:	4805      	ldr	r0, [pc, #20]	; (80067c0 <MX_USB_DEVICE_Init+0x54>)
 80067aa:	f7fe ff67 	bl	800567c <USBD_Start>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d001      	beq.n	80067b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80067b4:	f7fa f828 	bl	8000808 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80067b8:	bf00      	nop
 80067ba:	bd80      	pop	{r7, pc}
 80067bc:	2000012c 	.word	0x2000012c
 80067c0:	20000500 	.word	0x20000500
 80067c4:	20000018 	.word	0x20000018
 80067c8:	2000011c 	.word	0x2000011c

080067cc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80067d0:	2200      	movs	r2, #0
 80067d2:	4905      	ldr	r1, [pc, #20]	; (80067e8 <CDC_Init_FS+0x1c>)
 80067d4:	4805      	ldr	r0, [pc, #20]	; (80067ec <CDC_Init_FS+0x20>)
 80067d6:	f7fe feb4 	bl	8005542 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80067da:	4905      	ldr	r1, [pc, #20]	; (80067f0 <CDC_Init_FS+0x24>)
 80067dc:	4803      	ldr	r0, [pc, #12]	; (80067ec <CDC_Init_FS+0x20>)
 80067de:	f7fe feca 	bl	8005576 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80067e2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	20000bac 	.word	0x20000bac
 80067ec:	20000500 	.word	0x20000500
 80067f0:	200007c4 	.word	0x200007c4

080067f4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80067f4:	b480      	push	{r7}
 80067f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80067f8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	4603      	mov	r3, r0
 800680c:	6039      	str	r1, [r7, #0]
 800680e:	71fb      	strb	r3, [r7, #7]
 8006810:	4613      	mov	r3, r2
 8006812:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006814:	79fb      	ldrb	r3, [r7, #7]
 8006816:	2b23      	cmp	r3, #35	; 0x23
 8006818:	d84a      	bhi.n	80068b0 <CDC_Control_FS+0xac>
 800681a:	a201      	add	r2, pc, #4	; (adr r2, 8006820 <CDC_Control_FS+0x1c>)
 800681c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006820:	080068b1 	.word	0x080068b1
 8006824:	080068b1 	.word	0x080068b1
 8006828:	080068b1 	.word	0x080068b1
 800682c:	080068b1 	.word	0x080068b1
 8006830:	080068b1 	.word	0x080068b1
 8006834:	080068b1 	.word	0x080068b1
 8006838:	080068b1 	.word	0x080068b1
 800683c:	080068b1 	.word	0x080068b1
 8006840:	080068b1 	.word	0x080068b1
 8006844:	080068b1 	.word	0x080068b1
 8006848:	080068b1 	.word	0x080068b1
 800684c:	080068b1 	.word	0x080068b1
 8006850:	080068b1 	.word	0x080068b1
 8006854:	080068b1 	.word	0x080068b1
 8006858:	080068b1 	.word	0x080068b1
 800685c:	080068b1 	.word	0x080068b1
 8006860:	080068b1 	.word	0x080068b1
 8006864:	080068b1 	.word	0x080068b1
 8006868:	080068b1 	.word	0x080068b1
 800686c:	080068b1 	.word	0x080068b1
 8006870:	080068b1 	.word	0x080068b1
 8006874:	080068b1 	.word	0x080068b1
 8006878:	080068b1 	.word	0x080068b1
 800687c:	080068b1 	.word	0x080068b1
 8006880:	080068b1 	.word	0x080068b1
 8006884:	080068b1 	.word	0x080068b1
 8006888:	080068b1 	.word	0x080068b1
 800688c:	080068b1 	.word	0x080068b1
 8006890:	080068b1 	.word	0x080068b1
 8006894:	080068b1 	.word	0x080068b1
 8006898:	080068b1 	.word	0x080068b1
 800689c:	080068b1 	.word	0x080068b1
 80068a0:	080068b1 	.word	0x080068b1
 80068a4:	080068b1 	.word	0x080068b1
 80068a8:	080068b1 	.word	0x080068b1
 80068ac:	080068b1 	.word	0x080068b1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80068b0:	bf00      	nop
  }

  return (USBD_OK);
 80068b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80068ca:	6879      	ldr	r1, [r7, #4]
 80068cc:	4805      	ldr	r0, [pc, #20]	; (80068e4 <CDC_Receive_FS+0x24>)
 80068ce:	f7fe fe52 	bl	8005576 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80068d2:	4804      	ldr	r0, [pc, #16]	; (80068e4 <CDC_Receive_FS+0x24>)
 80068d4:	f7fe fe63 	bl	800559e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80068d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3708      	adds	r7, #8
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	20000500 	.word	0x20000500

080068e8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	4603      	mov	r3, r0
 80068f0:	6039      	str	r1, [r7, #0]
 80068f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	2212      	movs	r2, #18
 80068f8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80068fa:	4b03      	ldr	r3, [pc, #12]	; (8006908 <USBD_FS_DeviceDescriptor+0x20>)
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr
 8006908:	2000014c 	.word	0x2000014c

0800690c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	4603      	mov	r3, r0
 8006914:	6039      	str	r1, [r7, #0]
 8006916:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	2204      	movs	r2, #4
 800691c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800691e:	4b03      	ldr	r3, [pc, #12]	; (800692c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8006920:	4618      	mov	r0, r3
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr
 800692c:	2000016c 	.word	0x2000016c

08006930 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b082      	sub	sp, #8
 8006934:	af00      	add	r7, sp, #0
 8006936:	4603      	mov	r3, r0
 8006938:	6039      	str	r1, [r7, #0]
 800693a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800693c:	79fb      	ldrb	r3, [r7, #7]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d105      	bne.n	800694e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	4907      	ldr	r1, [pc, #28]	; (8006964 <USBD_FS_ProductStrDescriptor+0x34>)
 8006946:	4808      	ldr	r0, [pc, #32]	; (8006968 <USBD_FS_ProductStrDescriptor+0x38>)
 8006948:	f7ff fe32 	bl	80065b0 <USBD_GetString>
 800694c:	e004      	b.n	8006958 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800694e:	683a      	ldr	r2, [r7, #0]
 8006950:	4904      	ldr	r1, [pc, #16]	; (8006964 <USBD_FS_ProductStrDescriptor+0x34>)
 8006952:	4805      	ldr	r0, [pc, #20]	; (8006968 <USBD_FS_ProductStrDescriptor+0x38>)
 8006954:	f7ff fe2c 	bl	80065b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006958:	4b02      	ldr	r3, [pc, #8]	; (8006964 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800695a:	4618      	mov	r0, r3
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	20000f94 	.word	0x20000f94
 8006968:	080072d0 	.word	0x080072d0

0800696c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	4603      	mov	r3, r0
 8006974:	6039      	str	r1, [r7, #0]
 8006976:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	4904      	ldr	r1, [pc, #16]	; (800698c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800697c:	4804      	ldr	r0, [pc, #16]	; (8006990 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800697e:	f7ff fe17 	bl	80065b0 <USBD_GetString>
  return USBD_StrDesc;
 8006982:	4b02      	ldr	r3, [pc, #8]	; (800698c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8006984:	4618      	mov	r0, r3
 8006986:	3708      	adds	r7, #8
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}
 800698c:	20000f94 	.word	0x20000f94
 8006990:	080072e8 	.word	0x080072e8

08006994 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	4603      	mov	r3, r0
 800699c:	6039      	str	r1, [r7, #0]
 800699e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	221a      	movs	r2, #26
 80069a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80069a6:	f000 f855 	bl	8006a54 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80069aa:	4b02      	ldr	r3, [pc, #8]	; (80069b4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	20000170 	.word	0x20000170

080069b8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
 80069be:	4603      	mov	r3, r0
 80069c0:	6039      	str	r1, [r7, #0]
 80069c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80069c4:	79fb      	ldrb	r3, [r7, #7]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d105      	bne.n	80069d6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80069ca:	683a      	ldr	r2, [r7, #0]
 80069cc:	4907      	ldr	r1, [pc, #28]	; (80069ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80069ce:	4808      	ldr	r0, [pc, #32]	; (80069f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80069d0:	f7ff fdee 	bl	80065b0 <USBD_GetString>
 80069d4:	e004      	b.n	80069e0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80069d6:	683a      	ldr	r2, [r7, #0]
 80069d8:	4904      	ldr	r1, [pc, #16]	; (80069ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80069da:	4805      	ldr	r0, [pc, #20]	; (80069f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80069dc:	f7ff fde8 	bl	80065b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80069e0:	4b02      	ldr	r3, [pc, #8]	; (80069ec <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3708      	adds	r7, #8
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000f94 	.word	0x20000f94
 80069f0:	080072fc 	.word	0x080072fc

080069f4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	4603      	mov	r3, r0
 80069fc:	6039      	str	r1, [r7, #0]
 80069fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006a00:	79fb      	ldrb	r3, [r7, #7]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d105      	bne.n	8006a12 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006a06:	683a      	ldr	r2, [r7, #0]
 8006a08:	4907      	ldr	r1, [pc, #28]	; (8006a28 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006a0a:	4808      	ldr	r0, [pc, #32]	; (8006a2c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006a0c:	f7ff fdd0 	bl	80065b0 <USBD_GetString>
 8006a10:	e004      	b.n	8006a1c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8006a12:	683a      	ldr	r2, [r7, #0]
 8006a14:	4904      	ldr	r1, [pc, #16]	; (8006a28 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8006a16:	4805      	ldr	r0, [pc, #20]	; (8006a2c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8006a18:	f7ff fdca 	bl	80065b0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006a1c:	4b02      	ldr	r3, [pc, #8]	; (8006a28 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3708      	adds	r7, #8
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20000f94 	.word	0x20000f94
 8006a2c:	08007308 	.word	0x08007308

08006a30 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	4603      	mov	r3, r0
 8006a38:	6039      	str	r1, [r7, #0]
 8006a3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	220c      	movs	r2, #12
 8006a40:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8006a42:	4b03      	ldr	r3, [pc, #12]	; (8006a50 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr
 8006a50:	20000160 	.word	0x20000160

08006a54 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006a5a:	4b0f      	ldr	r3, [pc, #60]	; (8006a98 <Get_SerialNum+0x44>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006a60:	4b0e      	ldr	r3, [pc, #56]	; (8006a9c <Get_SerialNum+0x48>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006a66:	4b0e      	ldr	r3, [pc, #56]	; (8006aa0 <Get_SerialNum+0x4c>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4413      	add	r3, r2
 8006a72:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d009      	beq.n	8006a8e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006a7a:	2208      	movs	r2, #8
 8006a7c:	4909      	ldr	r1, [pc, #36]	; (8006aa4 <Get_SerialNum+0x50>)
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f000 f814 	bl	8006aac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8006a84:	2204      	movs	r2, #4
 8006a86:	4908      	ldr	r1, [pc, #32]	; (8006aa8 <Get_SerialNum+0x54>)
 8006a88:	68b8      	ldr	r0, [r7, #8]
 8006a8a:	f000 f80f 	bl	8006aac <IntToUnicode>
  }
}
 8006a8e:	bf00      	nop
 8006a90:	3710      	adds	r7, #16
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
 8006a96:	bf00      	nop
 8006a98:	1fff7590 	.word	0x1fff7590
 8006a9c:	1fff7594 	.word	0x1fff7594
 8006aa0:	1fff7598 	.word	0x1fff7598
 8006aa4:	20000172 	.word	0x20000172
 8006aa8:	20000182 	.word	0x20000182

08006aac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b087      	sub	sp, #28
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	4613      	mov	r3, r2
 8006ab8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006aba:	2300      	movs	r3, #0
 8006abc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006abe:	2300      	movs	r3, #0
 8006ac0:	75fb      	strb	r3, [r7, #23]
 8006ac2:	e027      	b.n	8006b14 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	0f1b      	lsrs	r3, r3, #28
 8006ac8:	2b09      	cmp	r3, #9
 8006aca:	d80b      	bhi.n	8006ae4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	0f1b      	lsrs	r3, r3, #28
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	7dfb      	ldrb	r3, [r7, #23]
 8006ad4:	005b      	lsls	r3, r3, #1
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	440b      	add	r3, r1
 8006adc:	3230      	adds	r2, #48	; 0x30
 8006ade:	b2d2      	uxtb	r2, r2
 8006ae0:	701a      	strb	r2, [r3, #0]
 8006ae2:	e00a      	b.n	8006afa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	0f1b      	lsrs	r3, r3, #28
 8006ae8:	b2da      	uxtb	r2, r3
 8006aea:	7dfb      	ldrb	r3, [r7, #23]
 8006aec:	005b      	lsls	r3, r3, #1
 8006aee:	4619      	mov	r1, r3
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	440b      	add	r3, r1
 8006af4:	3237      	adds	r2, #55	; 0x37
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	011b      	lsls	r3, r3, #4
 8006afe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8006b00:	7dfb      	ldrb	r3, [r7, #23]
 8006b02:	005b      	lsls	r3, r3, #1
 8006b04:	3301      	adds	r3, #1
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	4413      	add	r3, r2
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8006b0e:	7dfb      	ldrb	r3, [r7, #23]
 8006b10:	3301      	adds	r3, #1
 8006b12:	75fb      	strb	r3, [r7, #23]
 8006b14:	7dfa      	ldrb	r2, [r7, #23]
 8006b16:	79fb      	ldrb	r3, [r7, #7]
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d3d3      	bcc.n	8006ac4 <IntToUnicode+0x18>
  }
}
 8006b1c:	bf00      	nop
 8006b1e:	371c      	adds	r7, #28
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b08a      	sub	sp, #40	; 0x28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b30:	f107 0314 	add.w	r3, r7, #20
 8006b34:	2200      	movs	r2, #0
 8006b36:	601a      	str	r2, [r3, #0]
 8006b38:	605a      	str	r2, [r3, #4]
 8006b3a:	609a      	str	r2, [r3, #8]
 8006b3c:	60da      	str	r2, [r3, #12]
 8006b3e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a1c      	ldr	r2, [pc, #112]	; (8006bb8 <HAL_PCD_MspInit+0x90>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d131      	bne.n	8006bae <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b4a:	4b1c      	ldr	r3, [pc, #112]	; (8006bbc <HAL_PCD_MspInit+0x94>)
 8006b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b4e:	4a1b      	ldr	r2, [pc, #108]	; (8006bbc <HAL_PCD_MspInit+0x94>)
 8006b50:	f043 0301 	orr.w	r3, r3, #1
 8006b54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006b56:	4b19      	ldr	r3, [pc, #100]	; (8006bbc <HAL_PCD_MspInit+0x94>)
 8006b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b5a:	f003 0301 	and.w	r3, r3, #1
 8006b5e:	613b      	str	r3, [r7, #16]
 8006b60:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006b62:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006b66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b68:	2302      	movs	r3, #2
 8006b6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b70:	2303      	movs	r3, #3
 8006b72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 8006b74:	230a      	movs	r3, #10
 8006b76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b78:	f107 0314 	add.w	r3, r7, #20
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b82:	f7fa f979 	bl	8000e78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006b86:	4b0d      	ldr	r3, [pc, #52]	; (8006bbc <HAL_PCD_MspInit+0x94>)
 8006b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8a:	4a0c      	ldr	r2, [pc, #48]	; (8006bbc <HAL_PCD_MspInit+0x94>)
 8006b8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006b90:	6593      	str	r3, [r2, #88]	; 0x58
 8006b92:	4b0a      	ldr	r3, [pc, #40]	; (8006bbc <HAL_PCD_MspInit+0x94>)
 8006b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b96:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006b9a:	60fb      	str	r3, [r7, #12]
 8006b9c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	2043      	movs	r0, #67	; 0x43
 8006ba4:	f7fa f931 	bl	8000e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8006ba8:	2043      	movs	r0, #67	; 0x43
 8006baa:	f7fa f94a 	bl	8000e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006bae:	bf00      	nop
 8006bb0:	3728      	adds	r7, #40	; 0x28
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	40006800 	.word	0x40006800
 8006bbc:	40021000 	.word	0x40021000

08006bc0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	4610      	mov	r0, r2
 8006bd8:	f7fe fd99 	bl	800570e <USBD_LL_SetupStage>
}
 8006bdc:	bf00      	nop
 8006bde:	3708      	adds	r7, #8
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b082      	sub	sp, #8
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	460b      	mov	r3, r1
 8006bee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 8006bf6:	78fb      	ldrb	r3, [r7, #3]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	015b      	lsls	r3, r3, #5
 8006bfc:	4413      	add	r3, r2
 8006bfe:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	78fb      	ldrb	r3, [r7, #3]
 8006c06:	4619      	mov	r1, r3
 8006c08:	f7fe fdcc 	bl	80057a4 <USBD_LL_DataOutStage>
}
 8006c0c:	bf00      	nop
 8006c0e:	3708      	adds	r7, #8
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 8006c26:	78fb      	ldrb	r3, [r7, #3]
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	015b      	lsls	r3, r3, #5
 8006c2c:	4413      	add	r3, r2
 8006c2e:	333c      	adds	r3, #60	; 0x3c
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	78fb      	ldrb	r3, [r7, #3]
 8006c34:	4619      	mov	r1, r3
 8006c36:	f7fe fe26 	bl	8005886 <USBD_LL_DataInStage>
}
 8006c3a:	bf00      	nop
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c42:	b580      	push	{r7, lr}
 8006c44:	b082      	sub	sp, #8
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8006c50:	4618      	mov	r0, r3
 8006c52:	f7fe ff39 	bl	8005ac8 <USBD_LL_SOF>
}
 8006c56:	bf00      	nop
 8006c58:	3708      	adds	r7, #8
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}

08006c5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8006c5e:	b580      	push	{r7, lr}
 8006c60:	b084      	sub	sp, #16
 8006c62:	af00      	add	r7, sp, #0
 8006c64:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006c66:	2301      	movs	r3, #1
 8006c68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d001      	beq.n	8006c76 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006c72:	f7f9 fdc9 	bl	8000808 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8006c7c:	7bfa      	ldrb	r2, [r7, #15]
 8006c7e:	4611      	mov	r1, r2
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7fe fee6 	bl	8005a52 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7fe fe9f 	bl	80059d0 <USBD_LL_Reset>
}
 8006c92:	bf00      	nop
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fe fee1 	bl	8005a72 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d005      	beq.n	8006cc4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006cb8:	4b04      	ldr	r3, [pc, #16]	; (8006ccc <HAL_PCD_SuspendCallback+0x30>)
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	4a03      	ldr	r2, [pc, #12]	; (8006ccc <HAL_PCD_SuspendCallback+0x30>)
 8006cbe:	f043 0306 	orr.w	r3, r3, #6
 8006cc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006cc4:	bf00      	nop
 8006cc6:	3708      	adds	r7, #8
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	e000ed00 	.word	0xe000ed00

08006cd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d007      	beq.n	8006cf0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006ce0:	4b08      	ldr	r3, [pc, #32]	; (8006d04 <HAL_PCD_ResumeCallback+0x34>)
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	4a07      	ldr	r2, [pc, #28]	; (8006d04 <HAL_PCD_ResumeCallback+0x34>)
 8006ce6:	f023 0306 	bic.w	r3, r3, #6
 8006cea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8006cec:	f000 fab2 	bl	8007254 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7fe fed0 	bl	8005a9c <USBD_LL_Resume>
}
 8006cfc:	bf00      	nop
 8006cfe:	3708      	adds	r7, #8
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	e000ed00 	.word	0xe000ed00

08006d08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8006d10:	f7fb fb0a 	bl	8002328 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8006d14:	4a2b      	ldr	r2, [pc, #172]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f8c2 3270 	str.w	r3, [r2, #624]	; 0x270
  pdev->pData = &hpcd_USB_FS;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a29      	ldr	r2, [pc, #164]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d20:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8006d24:	4b27      	ldr	r3, [pc, #156]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d26:	4a28      	ldr	r2, [pc, #160]	; (8006dc8 <USBD_LL_Init+0xc0>)
 8006d28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006d2a:	4b26      	ldr	r3, [pc, #152]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d2c:	2208      	movs	r2, #8
 8006d2e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006d30:	4b24      	ldr	r3, [pc, #144]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d32:	2202      	movs	r2, #2
 8006d34:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006d36:	4b23      	ldr	r3, [pc, #140]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d38:	2202      	movs	r2, #2
 8006d3a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8006d3c:	4b21      	ldr	r3, [pc, #132]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d3e:	2200      	movs	r2, #0
 8006d40:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006d42:	4b20      	ldr	r3, [pc, #128]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006d48:	4b1e      	ldr	r3, [pc, #120]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006d4e:	4b1d      	ldr	r3, [pc, #116]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d50:	2200      	movs	r2, #0
 8006d52:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006d54:	481b      	ldr	r0, [pc, #108]	; (8006dc4 <USBD_LL_Init+0xbc>)
 8006d56:	f7fa fb3f 	bl	80013d8 <HAL_PCD_Init>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d001      	beq.n	8006d64 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8006d60:	f7f9 fd52 	bl	8000808 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006d6a:	2318      	movs	r3, #24
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	2100      	movs	r1, #0
 8006d70:	f7fb fa0e 	bl	8002190 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006d7a:	2358      	movs	r3, #88	; 0x58
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	2180      	movs	r1, #128	; 0x80
 8006d80:	f7fb fa06 	bl	8002190 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006d8a:	23c0      	movs	r3, #192	; 0xc0
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	2181      	movs	r1, #129	; 0x81
 8006d90:	f7fb f9fe 	bl	8002190 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006d9a:	f44f 7388 	mov.w	r3, #272	; 0x110
 8006d9e:	2200      	movs	r2, #0
 8006da0:	2101      	movs	r1, #1
 8006da2:	f7fb f9f5 	bl	8002190 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006dac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006db0:	2200      	movs	r2, #0
 8006db2:	2182      	movs	r1, #130	; 0x82
 8006db4:	f7fb f9ec 	bl	8002190 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8006db8:	2300      	movs	r3, #0
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3708      	adds	r7, #8
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	20001194 	.word	0x20001194
 8006dc8:	40006800 	.word	0x40006800

08006dcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fa fbe0 	bl	80015a8 <HAL_PCD_Start>
 8006de8:	4603      	mov	r3, r0
 8006dea:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006dec:	7bbb      	ldrb	r3, [r7, #14]
 8006dee:	2b03      	cmp	r3, #3
 8006df0:	d816      	bhi.n	8006e20 <USBD_LL_Start+0x54>
 8006df2:	a201      	add	r2, pc, #4	; (adr r2, 8006df8 <USBD_LL_Start+0x2c>)
 8006df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006df8:	08006e09 	.word	0x08006e09
 8006dfc:	08006e0f 	.word	0x08006e0f
 8006e00:	08006e15 	.word	0x08006e15
 8006e04:	08006e1b 	.word	0x08006e1b
    case HAL_OK :
      usb_status = USBD_OK;
 8006e08:	2300      	movs	r3, #0
 8006e0a:	73fb      	strb	r3, [r7, #15]
    break;
 8006e0c:	e00b      	b.n	8006e26 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006e0e:	2302      	movs	r3, #2
 8006e10:	73fb      	strb	r3, [r7, #15]
    break;
 8006e12:	e008      	b.n	8006e26 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006e14:	2301      	movs	r3, #1
 8006e16:	73fb      	strb	r3, [r7, #15]
    break;
 8006e18:	e005      	b.n	8006e26 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006e1a:	2302      	movs	r3, #2
 8006e1c:	73fb      	strb	r3, [r7, #15]
    break;
 8006e1e:	e002      	b.n	8006e26 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8006e20:	2302      	movs	r3, #2
 8006e22:	73fb      	strb	r3, [r7, #15]
    break;
 8006e24:	bf00      	nop
  }
  return usb_status;
 8006e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	4608      	mov	r0, r1
 8006e3a:	4611      	mov	r1, r2
 8006e3c:	461a      	mov	r2, r3
 8006e3e:	4603      	mov	r3, r0
 8006e40:	70fb      	strb	r3, [r7, #3]
 8006e42:	460b      	mov	r3, r1
 8006e44:	70bb      	strb	r3, [r7, #2]
 8006e46:	4613      	mov	r3, r2
 8006e48:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8006e58:	78bb      	ldrb	r3, [r7, #2]
 8006e5a:	883a      	ldrh	r2, [r7, #0]
 8006e5c:	78f9      	ldrb	r1, [r7, #3]
 8006e5e:	f7fa fd38 	bl	80018d2 <HAL_PCD_EP_Open>
 8006e62:	4603      	mov	r3, r0
 8006e64:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006e66:	7bbb      	ldrb	r3, [r7, #14]
 8006e68:	2b03      	cmp	r3, #3
 8006e6a:	d817      	bhi.n	8006e9c <USBD_LL_OpenEP+0x6c>
 8006e6c:	a201      	add	r2, pc, #4	; (adr r2, 8006e74 <USBD_LL_OpenEP+0x44>)
 8006e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e72:	bf00      	nop
 8006e74:	08006e85 	.word	0x08006e85
 8006e78:	08006e8b 	.word	0x08006e8b
 8006e7c:	08006e91 	.word	0x08006e91
 8006e80:	08006e97 	.word	0x08006e97
    case HAL_OK :
      usb_status = USBD_OK;
 8006e84:	2300      	movs	r3, #0
 8006e86:	73fb      	strb	r3, [r7, #15]
    break;
 8006e88:	e00b      	b.n	8006ea2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006e8a:	2302      	movs	r3, #2
 8006e8c:	73fb      	strb	r3, [r7, #15]
    break;
 8006e8e:	e008      	b.n	8006ea2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006e90:	2301      	movs	r3, #1
 8006e92:	73fb      	strb	r3, [r7, #15]
    break;
 8006e94:	e005      	b.n	8006ea2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006e96:	2302      	movs	r3, #2
 8006e98:	73fb      	strb	r3, [r7, #15]
    break;
 8006e9a:	e002      	b.n	8006ea2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	73fb      	strb	r3, [r7, #15]
    break;
 8006ea0:	bf00      	nop
  }
  return usb_status;
 8006ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006ec6:	78fa      	ldrb	r2, [r7, #3]
 8006ec8:	4611      	mov	r1, r2
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7fa fd61 	bl	8001992 <HAL_PCD_EP_Close>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 8006ed4:	7bbb      	ldrb	r3, [r7, #14]
 8006ed6:	2b03      	cmp	r3, #3
 8006ed8:	d816      	bhi.n	8006f08 <USBD_LL_CloseEP+0x5c>
 8006eda:	a201      	add	r2, pc, #4	; (adr r2, 8006ee0 <USBD_LL_CloseEP+0x34>)
 8006edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee0:	08006ef1 	.word	0x08006ef1
 8006ee4:	08006ef7 	.word	0x08006ef7
 8006ee8:	08006efd 	.word	0x08006efd
 8006eec:	08006f03 	.word	0x08006f03
    case HAL_OK :
      usb_status = USBD_OK;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	73fb      	strb	r3, [r7, #15]
    break;
 8006ef4:	e00b      	b.n	8006f0e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	73fb      	strb	r3, [r7, #15]
    break;
 8006efa:	e008      	b.n	8006f0e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006efc:	2301      	movs	r3, #1
 8006efe:	73fb      	strb	r3, [r7, #15]
    break;
 8006f00:	e005      	b.n	8006f0e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006f02:	2302      	movs	r3, #2
 8006f04:	73fb      	strb	r3, [r7, #15]
    break;
 8006f06:	e002      	b.n	8006f0e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006f08:	2302      	movs	r3, #2
 8006f0a:	73fb      	strb	r3, [r7, #15]
    break;
 8006f0c:	bf00      	nop
  }
  return usb_status;  
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3710      	adds	r7, #16
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	460b      	mov	r3, r1
 8006f22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f24:	2300      	movs	r3, #0
 8006f26:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f32:	78fa      	ldrb	r2, [r7, #3]
 8006f34:	4611      	mov	r1, r2
 8006f36:	4618      	mov	r0, r3
 8006f38:	f7fa fdf5 	bl	8001b26 <HAL_PCD_EP_SetStall>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006f40:	7bbb      	ldrb	r3, [r7, #14]
 8006f42:	2b03      	cmp	r3, #3
 8006f44:	d816      	bhi.n	8006f74 <USBD_LL_StallEP+0x5c>
 8006f46:	a201      	add	r2, pc, #4	; (adr r2, 8006f4c <USBD_LL_StallEP+0x34>)
 8006f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f4c:	08006f5d 	.word	0x08006f5d
 8006f50:	08006f63 	.word	0x08006f63
 8006f54:	08006f69 	.word	0x08006f69
 8006f58:	08006f6f 	.word	0x08006f6f
    case HAL_OK :
      usb_status = USBD_OK;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	73fb      	strb	r3, [r7, #15]
    break;
 8006f60:	e00b      	b.n	8006f7a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006f62:	2302      	movs	r3, #2
 8006f64:	73fb      	strb	r3, [r7, #15]
    break;
 8006f66:	e008      	b.n	8006f7a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	73fb      	strb	r3, [r7, #15]
    break;
 8006f6c:	e005      	b.n	8006f7a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006f6e:	2302      	movs	r3, #2
 8006f70:	73fb      	strb	r3, [r7, #15]
    break;
 8006f72:	e002      	b.n	8006f7a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006f74:	2302      	movs	r3, #2
 8006f76:	73fb      	strb	r3, [r7, #15]
    break;
 8006f78:	bf00      	nop
  }
  return usb_status;  
 8006f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006f9e:	78fa      	ldrb	r2, [r7, #3]
 8006fa0:	4611      	mov	r1, r2
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fa fe19 	bl	8001bda <HAL_PCD_EP_ClrStall>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006fac:	7bbb      	ldrb	r3, [r7, #14]
 8006fae:	2b03      	cmp	r3, #3
 8006fb0:	d816      	bhi.n	8006fe0 <USBD_LL_ClearStallEP+0x5c>
 8006fb2:	a201      	add	r2, pc, #4	; (adr r2, 8006fb8 <USBD_LL_ClearStallEP+0x34>)
 8006fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb8:	08006fc9 	.word	0x08006fc9
 8006fbc:	08006fcf 	.word	0x08006fcf
 8006fc0:	08006fd5 	.word	0x08006fd5
 8006fc4:	08006fdb 	.word	0x08006fdb
    case HAL_OK :
      usb_status = USBD_OK;
 8006fc8:	2300      	movs	r3, #0
 8006fca:	73fb      	strb	r3, [r7, #15]
    break;
 8006fcc:	e00b      	b.n	8006fe6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006fce:	2302      	movs	r3, #2
 8006fd0:	73fb      	strb	r3, [r7, #15]
    break;
 8006fd2:	e008      	b.n	8006fe6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	73fb      	strb	r3, [r7, #15]
    break;
 8006fd8:	e005      	b.n	8006fe6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006fda:	2302      	movs	r3, #2
 8006fdc:	73fb      	strb	r3, [r7, #15]
    break;
 8006fde:	e002      	b.n	8006fe6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	73fb      	strb	r3, [r7, #15]
    break;
 8006fe4:	bf00      	nop
  }
  return usb_status; 
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007002:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8007004:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007008:	2b00      	cmp	r3, #0
 800700a:	da08      	bge.n	800701e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800700c:	78fb      	ldrb	r3, [r7, #3]
 800700e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007012:	68fa      	ldr	r2, [r7, #12]
 8007014:	015b      	lsls	r3, r3, #5
 8007016:	4413      	add	r3, r2
 8007018:	332a      	adds	r3, #42	; 0x2a
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	e008      	b.n	8007030 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800701e:	78fb      	ldrb	r3, [r7, #3]
 8007020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	015b      	lsls	r3, r3, #5
 8007028:	4413      	add	r3, r2
 800702a:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800702e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007030:	4618      	mov	r0, r3
 8007032:	3714      	adds	r7, #20
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	460b      	mov	r3, r1
 8007046:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007048:	2300      	movs	r3, #0
 800704a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800704c:	2300      	movs	r3, #0
 800704e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007056:	78fa      	ldrb	r2, [r7, #3]
 8007058:	4611      	mov	r1, r2
 800705a:	4618      	mov	r0, r3
 800705c:	f7fa fc14 	bl	8001888 <HAL_PCD_SetAddress>
 8007060:	4603      	mov	r3, r0
 8007062:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8007064:	7bbb      	ldrb	r3, [r7, #14]
 8007066:	2b03      	cmp	r3, #3
 8007068:	d816      	bhi.n	8007098 <USBD_LL_SetUSBAddress+0x5c>
 800706a:	a201      	add	r2, pc, #4	; (adr r2, 8007070 <USBD_LL_SetUSBAddress+0x34>)
 800706c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007070:	08007081 	.word	0x08007081
 8007074:	08007087 	.word	0x08007087
 8007078:	0800708d 	.word	0x0800708d
 800707c:	08007093 	.word	0x08007093
    case HAL_OK :
      usb_status = USBD_OK;
 8007080:	2300      	movs	r3, #0
 8007082:	73fb      	strb	r3, [r7, #15]
    break;
 8007084:	e00b      	b.n	800709e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007086:	2302      	movs	r3, #2
 8007088:	73fb      	strb	r3, [r7, #15]
    break;
 800708a:	e008      	b.n	800709e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800708c:	2301      	movs	r3, #1
 800708e:	73fb      	strb	r3, [r7, #15]
    break;
 8007090:	e005      	b.n	800709e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007092:	2302      	movs	r3, #2
 8007094:	73fb      	strb	r3, [r7, #15]
    break;
 8007096:	e002      	b.n	800709e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007098:	2302      	movs	r3, #2
 800709a:	73fb      	strb	r3, [r7, #15]
    break;
 800709c:	bf00      	nop
  }
  return usb_status;  
 800709e:	7bfb      	ldrb	r3, [r7, #15]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b086      	sub	sp, #24
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	607a      	str	r2, [r7, #4]
 80070b2:	461a      	mov	r2, r3
 80070b4:	460b      	mov	r3, r1
 80070b6:	72fb      	strb	r3, [r7, #11]
 80070b8:	4613      	mov	r3, r2
 80070ba:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80070bc:	2300      	movs	r3, #0
 80070be:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070c0:	2300      	movs	r3, #0
 80070c2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80070ca:	893b      	ldrh	r3, [r7, #8]
 80070cc:	7af9      	ldrb	r1, [r7, #11]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	f7fa fcf0 	bl	8001ab4 <HAL_PCD_EP_Transmit>
 80070d4:	4603      	mov	r3, r0
 80070d6:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 80070d8:	7dbb      	ldrb	r3, [r7, #22]
 80070da:	2b03      	cmp	r3, #3
 80070dc:	d816      	bhi.n	800710c <USBD_LL_Transmit+0x64>
 80070de:	a201      	add	r2, pc, #4	; (adr r2, 80070e4 <USBD_LL_Transmit+0x3c>)
 80070e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e4:	080070f5 	.word	0x080070f5
 80070e8:	080070fb 	.word	0x080070fb
 80070ec:	08007101 	.word	0x08007101
 80070f0:	08007107 	.word	0x08007107
    case HAL_OK :
      usb_status = USBD_OK;
 80070f4:	2300      	movs	r3, #0
 80070f6:	75fb      	strb	r3, [r7, #23]
    break;
 80070f8:	e00b      	b.n	8007112 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80070fa:	2302      	movs	r3, #2
 80070fc:	75fb      	strb	r3, [r7, #23]
    break;
 80070fe:	e008      	b.n	8007112 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007100:	2301      	movs	r3, #1
 8007102:	75fb      	strb	r3, [r7, #23]
    break;
 8007104:	e005      	b.n	8007112 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007106:	2302      	movs	r3, #2
 8007108:	75fb      	strb	r3, [r7, #23]
    break;
 800710a:	e002      	b.n	8007112 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 800710c:	2302      	movs	r3, #2
 800710e:	75fb      	strb	r3, [r7, #23]
    break;
 8007110:	bf00      	nop
  }
  return usb_status;    
 8007112:	7dfb      	ldrb	r3, [r7, #23]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3718      	adds	r7, #24
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b086      	sub	sp, #24
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	607a      	str	r2, [r7, #4]
 8007126:	461a      	mov	r2, r3
 8007128:	460b      	mov	r3, r1
 800712a:	72fb      	strb	r3, [r7, #11]
 800712c:	4613      	mov	r3, r2
 800712e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007130:	2300      	movs	r3, #0
 8007132:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800713e:	893b      	ldrh	r3, [r7, #8]
 8007140:	7af9      	ldrb	r1, [r7, #11]
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	f7fa fc67 	bl	8001a16 <HAL_PCD_EP_Receive>
 8007148:	4603      	mov	r3, r0
 800714a:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800714c:	7dbb      	ldrb	r3, [r7, #22]
 800714e:	2b03      	cmp	r3, #3
 8007150:	d816      	bhi.n	8007180 <USBD_LL_PrepareReceive+0x64>
 8007152:	a201      	add	r2, pc, #4	; (adr r2, 8007158 <USBD_LL_PrepareReceive+0x3c>)
 8007154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007158:	08007169 	.word	0x08007169
 800715c:	0800716f 	.word	0x0800716f
 8007160:	08007175 	.word	0x08007175
 8007164:	0800717b 	.word	0x0800717b
    case HAL_OK :
      usb_status = USBD_OK;
 8007168:	2300      	movs	r3, #0
 800716a:	75fb      	strb	r3, [r7, #23]
    break;
 800716c:	e00b      	b.n	8007186 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800716e:	2302      	movs	r3, #2
 8007170:	75fb      	strb	r3, [r7, #23]
    break;
 8007172:	e008      	b.n	8007186 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007174:	2301      	movs	r3, #1
 8007176:	75fb      	strb	r3, [r7, #23]
    break;
 8007178:	e005      	b.n	8007186 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800717a:	2302      	movs	r3, #2
 800717c:	75fb      	strb	r3, [r7, #23]
    break;
 800717e:	e002      	b.n	8007186 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 8007180:	2302      	movs	r3, #2
 8007182:	75fb      	strb	r3, [r7, #23]
    break;
 8007184:	bf00      	nop
  }
  return usb_status; 
 8007186:	7dfb      	ldrb	r3, [r7, #23]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3718      	adds	r7, #24
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	460b      	mov	r3, r1
 800719a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80071a2:	78fa      	ldrb	r2, [r7, #3]
 80071a4:	4611      	mov	r1, r2
 80071a6:	4618      	mov	r0, r3
 80071a8:	f7fa fc6f 	bl	8001a8a <HAL_PCD_EP_GetRxCount>
 80071ac:	4603      	mov	r3, r0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3708      	adds	r7, #8
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
	...

080071b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	460b      	mov	r3, r1
 80071c2:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80071c4:	78fb      	ldrb	r3, [r7, #3]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d002      	beq.n	80071d0 <HAL_PCDEx_LPM_Callback+0x18>
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d013      	beq.n	80071f6 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 80071ce:	e023      	b.n	8007218 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	699b      	ldr	r3, [r3, #24]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d007      	beq.n	80071e8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80071d8:	f000 f83c 	bl	8007254 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80071dc:	4b10      	ldr	r3, [pc, #64]	; (8007220 <HAL_PCDEx_LPM_Callback+0x68>)
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	4a0f      	ldr	r2, [pc, #60]	; (8007220 <HAL_PCDEx_LPM_Callback+0x68>)
 80071e2:	f023 0306 	bic.w	r3, r3, #6
 80071e6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7fe fc54 	bl	8005a9c <USBD_LL_Resume>
    break;
 80071f4:	e010      	b.n	8007218 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7fe fc38 	bl	8005a72 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d005      	beq.n	8007216 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800720a:	4b05      	ldr	r3, [pc, #20]	; (8007220 <HAL_PCDEx_LPM_Callback+0x68>)
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	4a04      	ldr	r2, [pc, #16]	; (8007220 <HAL_PCDEx_LPM_Callback+0x68>)
 8007210:	f043 0306 	orr.w	r3, r3, #6
 8007214:	6113      	str	r3, [r2, #16]
    break;   
 8007216:	bf00      	nop
}
 8007218:	bf00      	nop
 800721a:	3708      	adds	r7, #8
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}
 8007220:	e000ed00 	.word	0xe000ed00

08007224 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800722c:	4b03      	ldr	r3, [pc, #12]	; (800723c <USBD_static_malloc+0x18>)
}
 800722e:	4618      	mov	r0, r3
 8007230:	370c      	adds	r7, #12
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr
 800723a:	bf00      	nop
 800723c:	200001ac 	.word	0x200001ac

08007240 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]

}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007258:	f7f9 fa67 	bl	800072a <SystemClock_Config>
}
 800725c:	bf00      	nop
 800725e:	bd80      	pop	{r7, pc}

08007260 <__libc_init_array>:
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	4e0d      	ldr	r6, [pc, #52]	; (8007298 <__libc_init_array+0x38>)
 8007264:	4c0d      	ldr	r4, [pc, #52]	; (800729c <__libc_init_array+0x3c>)
 8007266:	1ba4      	subs	r4, r4, r6
 8007268:	10a4      	asrs	r4, r4, #2
 800726a:	2500      	movs	r5, #0
 800726c:	42a5      	cmp	r5, r4
 800726e:	d109      	bne.n	8007284 <__libc_init_array+0x24>
 8007270:	4e0b      	ldr	r6, [pc, #44]	; (80072a0 <__libc_init_array+0x40>)
 8007272:	4c0c      	ldr	r4, [pc, #48]	; (80072a4 <__libc_init_array+0x44>)
 8007274:	f000 f820 	bl	80072b8 <_init>
 8007278:	1ba4      	subs	r4, r4, r6
 800727a:	10a4      	asrs	r4, r4, #2
 800727c:	2500      	movs	r5, #0
 800727e:	42a5      	cmp	r5, r4
 8007280:	d105      	bne.n	800728e <__libc_init_array+0x2e>
 8007282:	bd70      	pop	{r4, r5, r6, pc}
 8007284:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007288:	4798      	blx	r3
 800728a:	3501      	adds	r5, #1
 800728c:	e7ee      	b.n	800726c <__libc_init_array+0xc>
 800728e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007292:	4798      	blx	r3
 8007294:	3501      	adds	r5, #1
 8007296:	e7f2      	b.n	800727e <__libc_init_array+0x1e>
 8007298:	08007368 	.word	0x08007368
 800729c:	08007368 	.word	0x08007368
 80072a0:	08007368 	.word	0x08007368
 80072a4:	0800736c 	.word	0x0800736c

080072a8 <memset>:
 80072a8:	4402      	add	r2, r0
 80072aa:	4603      	mov	r3, r0
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d100      	bne.n	80072b2 <memset+0xa>
 80072b0:	4770      	bx	lr
 80072b2:	f803 1b01 	strb.w	r1, [r3], #1
 80072b6:	e7f9      	b.n	80072ac <memset+0x4>

080072b8 <_init>:
 80072b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ba:	bf00      	nop
 80072bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072be:	bc08      	pop	{r3}
 80072c0:	469e      	mov	lr, r3
 80072c2:	4770      	bx	lr

080072c4 <_fini>:
 80072c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c6:	bf00      	nop
 80072c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ca:	bc08      	pop	{r3}
 80072cc:	469e      	mov	lr, r3
 80072ce:	4770      	bx	lr
