INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/INSTRUCTION_PATTERNS.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/INSTRUCTION_MEM.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/OPCODES.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_barrel_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_barrel_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_branch_logic_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_branch_logic_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_decode_fetch_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_decode_fetch_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_execute_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_execute_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_function_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_function_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_instruction_fetch_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_instruction_fetch_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sources_1/new/homework5_risc_writeback_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_writeback_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacob/Desktop/Vivado/mpa/mpa.srcs/sim_1/new/homework5_risc_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework5_risc_top_tb
