Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 23 15:07:23 2024
| Host         : dx3qOb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35tl-fgg484
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
DPIR-1     Warning           Asynchronous driver check      37          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cnt1/clk_o_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.872        0.000                      0                 1400        0.083        0.000                      0                 1400        4.500        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.872        0.000                      0                 1400        0.083        0.000                      0                 1400        4.500        0.000                       0                   253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.365ns  (logic 8.560ns (59.589%)  route 5.805ns (40.411%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.900    20.265    ecr/w_addr[19]_i_1_n_0
    SLICE_X55Y53         FDCE                                         r  ecr/w_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X55Y53         FDCE                                         r  ecr/w_addr_reg[0]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X55Y53         FDCE (Setup_fdce_C_CE)      -0.592    25.136    ecr/w_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_data_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.365ns  (logic 8.560ns (59.589%)  route 5.805ns (40.411%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.900    20.265    ecr/w_addr[19]_i_1_n_0
    SLICE_X55Y53         FDCE                                         r  ecr/w_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X55Y53         FDCE                                         r  ecr/w_data_reg/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X55Y53         FDCE (Setup_fdce_C_CE)      -0.592    25.136    ecr/w_data_reg
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.265    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 8.560ns (59.763%)  route 5.763ns (40.237%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.858    20.223    ecr/w_addr[19]_i_1_n_0
    SLICE_X54Y52         FDCE                                         r  ecr/w_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X54Y52         FDCE                                         r  ecr/w_addr_reg[6]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X54Y52         FDCE (Setup_fdce_C_CE)      -0.550    25.178    ecr/w_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -20.223    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 8.560ns (59.763%)  route 5.763ns (40.237%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.858    20.223    ecr/w_addr[19]_i_1_n_0
    SLICE_X54Y52         FDCE                                         r  ecr/w_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X54Y52         FDCE                                         r  ecr/w_addr_reg[7]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X54Y52         FDCE (Setup_fdce_C_CE)      -0.550    25.178    ecr/w_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -20.223    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 8.560ns (60.123%)  route 5.677ns (39.877%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.772    20.137    ecr/w_addr[19]_i_1_n_0
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[10]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.592    25.136    ecr/w_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 8.560ns (60.123%)  route 5.677ns (39.877%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.772    20.137    ecr/w_addr[19]_i_1_n_0
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[12]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.592    25.136    ecr/w_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 8.560ns (60.123%)  route 5.677ns (39.877%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.772    20.137    ecr/w_addr[19]_i_1_n_0
    SLICE_X57Y52         FDPE                                         r  ecr/w_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X57Y52         FDPE                                         r  ecr/w_addr_reg[1]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X57Y52         FDPE (Setup_fdpe_C_CE)      -0.592    25.136    ecr/w_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 8.560ns (60.123%)  route 5.677ns (39.877%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.772    20.137    ecr/w_addr[19]_i_1_n_0
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[2]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.592    25.136    ecr/w_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 8.560ns (60.123%)  route 5.677ns (39.877%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.772    20.137    ecr/w_addr[19]_i_1_n_0
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[3]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.592    25.136    ecr/w_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 ecr/index_prime_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 8.560ns (60.123%)  route 5.677ns (39.877%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=3 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 25.300 - 20.000 ) 
    Source Clock Delay      (SCD):    5.900ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.901     5.900    ecr/CLK
    SLICE_X60Y57         FDCE                                         r  ecr/index_prime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDCE (Prop_fdce_C_Q)         0.567     6.467 r  ecr/index_prime_reg[16]/Q
                         net (fo=12, routed)          1.078     7.545    ecr/index_prime__0[16]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[16]_P[18])
                                                      4.875    12.420 r  ecr/index_prime_square/P[18]
                         net (fo=2, routed)           0.968    13.388    ecr/index_prime_square_n_87
    SLICE_X55Y54         LUT2 (Prop_lut2_I0_O)        0.148    13.536 r  ecr/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    13.536    ecr/i__carry_i_3__1_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.189 r  ecr/index_prime_square_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.189    ecr/index_prime_square_inferred__0/i__carry_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.328 r  ecr/index_prime_square_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.328    ecr/index_prime_square_inferred__0/i__carry__0_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.467 r  ecr/index_prime_square_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.467    ecr/index_prime_square_inferred__0/i__carry__1_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.606 r  ecr/index_prime_square_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.606    ecr/index_prime_square_inferred__0/i__carry__2_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.745 r  ecr/index_prime_square_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.745    ecr/index_prime_square_inferred__0/i__carry__3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.149 f  ecr/index_prime_square_inferred__0/i__carry__4/O[1]
                         net (fo=3, routed)           0.733    15.883    ecr/index_prime_square_inferred__0/i__carry__4_n_6
    SLICE_X57Y58         LUT2 (Prop_lut2_I0_O)        0.340    16.223 r  ecr/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    16.223    ecr/i__carry__3_i_5_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    16.697 f  ecr/w_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=2, routed)           0.800    17.497    ecr/w_addr29_in
    SLICE_X56Y58         LUT2 (Prop_lut2_I1_O)        0.151    17.648 r  ecr/index_prime[19]_i_3/O
                         net (fo=26, routed)          1.325    18.973    ecr/w_addr0__0
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.392    19.365 r  ecr/w_addr[19]_i_1/O
                         net (fo=21, routed)          0.772    20.137    ecr/w_addr[19]_i_1_n_0
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564    21.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984    23.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    23.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.628    25.300    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[4]/C
                         clock pessimism              0.464    25.764    
                         clock uncertainty           -0.035    25.728    
    SLICE_X57Y52         FDCE (Setup_fdce_C_CE)      -0.592    25.136    ecr/w_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.177ns (23.375%)  route 0.580ns (76.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.767     1.740    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.177     1.917 r  ecr/w_addr_reg[5]/Q
                         net (fo=31, routed)          0.580     2.498    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.145     2.419    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.300     2.119    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.296     2.415    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.193ns (22.903%)  route 0.650ns (77.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.767     1.740    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.193     1.933 r  ecr/w_addr_reg[10]/Q
                         net (fo=31, routed)          0.650     2.583    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.145     2.419    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.300     2.119    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.362     2.481    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.223ns (40.281%)  route 0.331ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.765     1.738    ecr/CLK
    SLICE_X56Y58         FDCE                                         r  ecr/w_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDCE (Prop_fdce_C_Q)         0.223     1.961 r  ecr/w_addr_reg[13]/Q
                         net (fo=31, routed)          0.331     2.292    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y12         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.136     2.410    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.602     1.808    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.362     2.170    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.193ns (22.302%)  route 0.672ns (77.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.767     1.740    ecr/CLK
    SLICE_X57Y52         FDPE                                         r  ecr/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.193     1.933 r  ecr/w_addr_reg[1]/Q
                         net (fo=31, routed)          0.672     2.606    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.147     2.421    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.300     2.121    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.362     2.483    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.177ns (21.933%)  route 0.630ns (78.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.767     1.740    ecr/CLK
    SLICE_X57Y52         FDCE                                         r  ecr/w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.177     1.917 r  ecr/w_addr_reg[3]/Q
                         net (fo=31, routed)          0.630     2.547    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.147     2.421    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.300     2.121    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.296     2.417    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.223ns (44.852%)  route 0.274ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.765     1.738    ecr/CLK
    SLICE_X56Y59         FDCE                                         r  ecr/w_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDCE (Prop_fdce_C_Q)         0.223     1.961 r  ecr/w_addr_reg[15]/Q
                         net (fo=61, routed)          0.274     2.236    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y11         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.140     2.414    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.602     1.812    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.287     2.099    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.193ns (21.280%)  route 0.714ns (78.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.767     1.740    ecr/CLK
    SLICE_X57Y52         FDPE                                         r  ecr/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.193     1.933 r  ecr/w_addr_reg[1]/Q
                         net (fo=31, routed)          0.714     2.647    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.145     2.419    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.300     2.119    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.362     2.481    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ecr/index_kill_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/w_addr_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.255ns (73.963%)  route 0.090ns (26.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.765     1.738    ecr/CLK
    SLICE_X57Y59         FDCE                                         r  ecr/index_kill_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.193     1.931 r  ecr/index_kill_reg[19]/Q
                         net (fo=5, routed)           0.090     2.021    ecr/index_kill__0[19]
    SLICE_X56Y59         LUT2 (Prop_lut2_I0_O)        0.062     2.083 r  ecr/w_addr[19]_i_2/O
                         net (fo=1, routed)           0.000     2.083    ecr/w_addr[19]_i_2_n_0
    SLICE_X56Y59         FDCE                                         r  ecr/w_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.087     2.361    ecr/CLK
    SLICE_X56Y59         FDCE                                         r  ecr/w_addr_reg[19]/C
                         clock pessimism             -0.605     1.755    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.160     1.915    ecr/w_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.223ns (34.849%)  route 0.417ns (65.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.765     1.738    ecr/CLK
    SLICE_X54Y57         FDCE                                         r  ecr/w_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.223     1.961 r  ecr/w_addr_reg[8]/Q
                         net (fo=31, routed)          0.417     2.378    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y11         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.140     2.414    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.589     1.825    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.362     2.187    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ecr/w_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.203ns (34.731%)  route 0.381ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.767     1.740    ecr/CLK
    SLICE_X54Y52         FDCE                                         r  ecr/w_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDCE (Prop_fdce_C_Q)         0.203     1.943 r  ecr/w_addr_reg[7]/Q
                         net (fo=31, routed)          0.381     2.325    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y11         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.140     2.414    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.589     1.825    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.298     2.123    ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.659         20.000      16.341     RAMB36_X1Y15  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.659         20.000      16.341     RAMB36_X1Y15  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.659         20.000      16.341     RAMB36_X1Y16  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.659         20.000      16.341     RAMB36_X1Y16  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.659         20.000      16.341     RAMB36_X2Y10  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.659         20.000      16.341     RAMB36_X2Y10  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.659         20.000      16.341     RAMB36_X2Y11  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.659         20.000      16.341     RAMB36_X2Y11  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.659         20.000      16.341     RAMB36_X2Y14  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.659         20.000      16.341     RAMB36_X2Y14  ecr/blk_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y64  cnt1/clk_o_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y64  cnt1/clk_o_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y64  cnt1/cnt_1s_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y64  cnt1/cnt_1s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y66  cnt1/cnt_1s_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y66  cnt1/cnt_1s_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y65  cnt1/cnt_1s_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y65  cnt1/cnt_1s_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y66  cnt1/cnt_1s_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X57Y66  cnt1/cnt_1s_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64  cnt1/clk_o_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64  cnt1/clk_o_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64  cnt1/cnt_1s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y64  cnt1/cnt_1s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y66  cnt1/cnt_1s_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y66  cnt1/cnt_1s_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y65  cnt1/cnt_1s_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y65  cnt1/cnt_1s_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y66  cnt1/cnt_1s_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y66  cnt1/cnt_1s_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.187ns  (logic 5.958ns (31.050%)  route 13.229ns (68.950%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[16]/C
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.567     0.567 r  ecr/prime_num_reg_reg[16]/Q
                         net (fo=12, routed)          1.111     1.678    ecr/prime_o[16]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.979 r  ecr/seg_dig_OBUF[6]_inst_i_132/O
                         net (fo=5, routed)           0.880     2.859    ecr/seg_dig_OBUF[6]_inst_i_132_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.148     3.007 r  ecr/seg_dig_OBUF[6]_inst_i_122/O
                         net (fo=5, routed)           1.094     4.102    ecr/seg_dig_OBUF[6]_inst_i_122_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.148     4.250 r  ecr/seg_dig_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           1.981     6.231    ecr/seg_dig_OBUF[6]_inst_i_89_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.148     6.379 r  ecr/seg_dig_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           1.031     7.409    ecr/seg_dig_OBUF[6]_inst_i_75_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.148     7.557 r  ecr/seg_dig_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.762     8.319    ecr/seg_dig_OBUF[6]_inst_i_78_n_0
    SLICE_X61Y63         LUT5 (Prop_lut5_I2_O)        0.148     8.467 r  ecr/seg_dig_OBUF[6]_inst_i_34/O
                         net (fo=5, routed)           0.926     9.394    ecr/seg_dig_OBUF[6]_inst_i_34_n_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I3_O)        0.148     9.542 r  ecr/seg_dig_OBUF[6]_inst_i_8/O
                         net (fo=8, routed)           1.328    10.870    ecr/seg_dig_OBUF[6]_inst_i_8_n_0
    SLICE_X64Y64         LUT4 (Prop_lut4_I2_O)        0.148    11.018 r  ecr/seg_dig_OBUF[6]_inst_i_21/O
                         net (fo=7, routed)           1.214    12.231    ecr/btd/register__11[15]
    SLICE_X65Y65         LUT6 (Prop_lut6_I3_O)        0.148    12.379 f  ecr/seg_dig_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.568    12.948    ecr/seg_dig_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.148    13.096 r  ecr/seg_dig_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.334    15.429    seg_dig_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.758    19.187 r  seg_dig_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.187    seg_dig[0]
    J5                                                                r  seg_dig[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.010ns  (logic 6.541ns (34.408%)  route 12.469ns (65.592%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[14]/C
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  ecr/prime_num_reg_reg[14]/Q
                         net (fo=14, routed)          1.373     1.983    ecr/prime_o[14]
    SLICE_X58Y61         LUT6 (Prop_lut6_I5_O)        0.148     2.131 r  ecr/seg_dig_OBUF[6]_inst_i_136/O
                         net (fo=5, routed)           1.209     3.339    ecr/seg_dig_OBUF[6]_inst_i_136_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.148     3.487 r  ecr/seg_dig_OBUF[6]_inst_i_123/O
                         net (fo=8, routed)           0.954     4.441    ecr/seg_dig_OBUF[6]_inst_i_123_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.159     4.600 r  ecr/seg_dig_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.895     5.495    ecr/seg_dig_OBUF[6]_inst_i_116_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.362     5.857 r  ecr/seg_dig_OBUF[6]_inst_i_93/O
                         net (fo=6, routed)           1.241     7.098    ecr/seg_dig_OBUF[6]_inst_i_93_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.148     7.246 r  ecr/seg_dig_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           1.069     8.316    ecr/seg_dig_OBUF[6]_inst_i_66_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.158     8.474 r  ecr/seg_dig_OBUF[6]_inst_i_40/O
                         net (fo=6, routed)           0.620     9.094    ecr/seg_dig_OBUF[6]_inst_i_40_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.387     9.481 r  ecr/seg_dig_OBUF[6]_inst_i_45/O
                         net (fo=4, routed)           0.964    10.445    ecr/seg_dig_OBUF[6]_inst_i_45_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.362    10.807 r  ecr/seg_dig_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           0.935    11.742    ecr/seg_dig_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I3_O)        0.148    11.890 f  ecr/seg_dig_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.903    12.792    ecr/seg_dig_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.148    12.940 r  ecr/seg_dig_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.307    15.247    seg_dig_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.763    19.010 r  seg_dig_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.010    seg_dig[3]
    H5                                                                r  seg_dig[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.619ns  (logic 6.225ns (33.433%)  route 12.394ns (66.567%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[16]/C
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.567     0.567 r  ecr/prime_num_reg_reg[16]/Q
                         net (fo=12, routed)          1.111     1.678    ecr/prime_o[16]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.979 r  ecr/seg_dig_OBUF[6]_inst_i_132/O
                         net (fo=5, routed)           0.880     2.859    ecr/seg_dig_OBUF[6]_inst_i_132_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.148     3.007 r  ecr/seg_dig_OBUF[6]_inst_i_122/O
                         net (fo=5, routed)           1.094     4.102    ecr/seg_dig_OBUF[6]_inst_i_122_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.148     4.250 r  ecr/seg_dig_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           1.981     6.231    ecr/seg_dig_OBUF[6]_inst_i_89_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.148     6.379 r  ecr/seg_dig_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           1.031     7.409    ecr/seg_dig_OBUF[6]_inst_i_75_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.148     7.557 r  ecr/seg_dig_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.761     8.318    ecr/seg_dig_OBUF[6]_inst_i_78_n_0
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.160     8.478 r  ecr/seg_dig_OBUF[6]_inst_i_51/O
                         net (fo=5, routed)           0.751     9.229    ecr/seg_dig_OBUF[6]_inst_i_51_n_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I0_O)        0.378     9.607 r  ecr/seg_dig_OBUF[6]_inst_i_36/O
                         net (fo=4, routed)           0.766    10.373    ecr/seg_dig_OBUF[6]_inst_i_36_n_0
    SLICE_X63Y62         LUT6 (Prop_lut6_I5_O)        0.148    10.521 f  ecr/seg_dig_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.901    11.422    ecr/btd/register1_out[10]
    SLICE_X63Y63         LUT5 (Prop_lut5_I3_O)        0.148    11.570 f  ecr/seg_dig_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.001    12.571    ecr/seg_dig_OBUF[4]_inst_i_4_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.148    12.719 r  ecr/seg_dig_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.118    14.836    seg_dig_OBUF[4]
    G4                   OBUF (Prop_obuf_I_O)         3.783    18.619 r  seg_dig_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.619    seg_dig[4]
    G4                                                                r  seg_dig[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.555ns  (logic 6.535ns (35.219%)  route 12.020ns (64.781%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[14]/C
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  ecr/prime_num_reg_reg[14]/Q
                         net (fo=14, routed)          1.373     1.983    ecr/prime_o[14]
    SLICE_X58Y61         LUT6 (Prop_lut6_I5_O)        0.148     2.131 r  ecr/seg_dig_OBUF[6]_inst_i_136/O
                         net (fo=5, routed)           1.209     3.339    ecr/seg_dig_OBUF[6]_inst_i_136_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.148     3.487 r  ecr/seg_dig_OBUF[6]_inst_i_123/O
                         net (fo=8, routed)           0.954     4.441    ecr/seg_dig_OBUF[6]_inst_i_123_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.159     4.600 r  ecr/seg_dig_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.895     5.495    ecr/seg_dig_OBUF[6]_inst_i_116_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.362     5.857 r  ecr/seg_dig_OBUF[6]_inst_i_93/O
                         net (fo=6, routed)           1.241     7.098    ecr/seg_dig_OBUF[6]_inst_i_93_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.148     7.246 r  ecr/seg_dig_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           1.069     8.316    ecr/seg_dig_OBUF[6]_inst_i_66_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.158     8.474 r  ecr/seg_dig_OBUF[6]_inst_i_40/O
                         net (fo=6, routed)           0.620     9.094    ecr/seg_dig_OBUF[6]_inst_i_40_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.387     9.481 r  ecr/seg_dig_OBUF[6]_inst_i_45/O
                         net (fo=4, routed)           0.964    10.445    ecr/seg_dig_OBUF[6]_inst_i_45_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.362    10.807 f  ecr/seg_dig_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           0.945    11.752    ecr/seg_dig_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.148    11.900 f  ecr/seg_dig_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.887    12.787    ecr/seg_dig_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I1_O)        0.148    12.935 r  ecr/seg_dig_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863    14.798    seg_dig_OBUF[2]
    J6                   OBUF (Prop_obuf_I_O)         3.757    18.555 r  seg_dig_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.555    seg_dig[2]
    J6                                                                r  seg_dig[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.521ns  (logic 6.457ns (34.861%)  route 12.065ns (65.139%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=1 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[16]/C
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.567     0.567 r  ecr/prime_num_reg_reg[16]/Q
                         net (fo=12, routed)          1.111     1.678    ecr/prime_o[16]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.979 r  ecr/seg_dig_OBUF[6]_inst_i_132/O
                         net (fo=5, routed)           0.880     2.859    ecr/seg_dig_OBUF[6]_inst_i_132_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.148     3.007 r  ecr/seg_dig_OBUF[6]_inst_i_122/O
                         net (fo=5, routed)           1.094     4.102    ecr/seg_dig_OBUF[6]_inst_i_122_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.148     4.250 r  ecr/seg_dig_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           1.981     6.231    ecr/seg_dig_OBUF[6]_inst_i_89_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.148     6.379 r  ecr/seg_dig_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           1.031     7.409    ecr/seg_dig_OBUF[6]_inst_i_75_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.148     7.557 r  ecr/seg_dig_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.761     8.318    ecr/seg_dig_OBUF[6]_inst_i_78_n_0
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.160     8.478 r  ecr/seg_dig_OBUF[6]_inst_i_51/O
                         net (fo=5, routed)           1.105     9.583    ecr/seg_dig_OBUF[6]_inst_i_51_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.378     9.961 r  ecr/seg_dig_OBUF[6]_inst_i_47/O
                         net (fo=7, routed)           0.704    10.664    ecr/seg_dig_OBUF[6]_inst_i_47_n_0
    SLICE_X62Y64         LUT4 (Prop_lut4_I0_O)        0.170    10.834 f  ecr/seg_dig_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.755    11.590    ecr/seg_dig_OBUF[6]_inst_i_15_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.362    11.952 f  ecr/seg_dig_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.590    12.541    ecr/seg_dig_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I1_O)        0.148    12.689 r  ecr/seg_dig_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.053    14.743    seg_dig_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         3.779    18.521 r  seg_dig_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.521    seg_dig[6]
    K3                                                                r  seg_dig[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.458ns  (logic 6.429ns (34.831%)  route 12.029ns (65.169%))
  Logic Levels:           12  (FDCE=1 LUT3=1 LUT4=1 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[16]/C
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.567     0.567 r  ecr/prime_num_reg_reg[16]/Q
                         net (fo=12, routed)          1.111     1.678    ecr/prime_o[16]
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.301     1.979 r  ecr/seg_dig_OBUF[6]_inst_i_132/O
                         net (fo=5, routed)           0.880     2.859    ecr/seg_dig_OBUF[6]_inst_i_132_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I2_O)        0.148     3.007 r  ecr/seg_dig_OBUF[6]_inst_i_122/O
                         net (fo=5, routed)           1.094     4.102    ecr/seg_dig_OBUF[6]_inst_i_122_n_0
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.148     4.250 r  ecr/seg_dig_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           1.981     6.231    ecr/seg_dig_OBUF[6]_inst_i_89_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I5_O)        0.148     6.379 r  ecr/seg_dig_OBUF[6]_inst_i_75/O
                         net (fo=2, routed)           1.031     7.409    ecr/seg_dig_OBUF[6]_inst_i_75_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.148     7.557 r  ecr/seg_dig_OBUF[6]_inst_i_78/O
                         net (fo=4, routed)           0.761     8.318    ecr/seg_dig_OBUF[6]_inst_i_78_n_0
    SLICE_X61Y63         LUT3 (Prop_lut3_I1_O)        0.160     8.478 r  ecr/seg_dig_OBUF[6]_inst_i_51/O
                         net (fo=5, routed)           1.100     9.578    ecr/seg_dig_OBUF[6]_inst_i_51_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I3_O)        0.378     9.956 r  ecr/seg_dig_OBUF[6]_inst_i_50/O
                         net (fo=7, routed)           0.923    10.879    ecr/seg_dig_OBUF[6]_inst_i_50_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.158    11.037 f  ecr/seg_dig_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.893    11.930    ecr/seg_dig_OBUF[1]_inst_i_6_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I5_O)        0.362    12.292 f  ecr/seg_dig_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.289    12.581    ecr/seg_dig_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I1_O)        0.148    12.729 r  ecr/seg_dig_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.966    14.695    seg_dig_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         3.763    18.458 r  seg_dig_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.458    seg_dig[1]
    M3                                                                r  seg_dig[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.364ns  (logic 6.548ns (35.655%)  route 11.816ns (64.345%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT5=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[14]/C
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.610     0.610 r  ecr/prime_num_reg_reg[14]/Q
                         net (fo=14, routed)          1.373     1.983    ecr/prime_o[14]
    SLICE_X58Y61         LUT6 (Prop_lut6_I5_O)        0.148     2.131 r  ecr/seg_dig_OBUF[6]_inst_i_136/O
                         net (fo=5, routed)           1.209     3.339    ecr/seg_dig_OBUF[6]_inst_i_136_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.148     3.487 r  ecr/seg_dig_OBUF[6]_inst_i_123/O
                         net (fo=8, routed)           0.954     4.441    ecr/seg_dig_OBUF[6]_inst_i_123_n_0
    SLICE_X59Y62         LUT5 (Prop_lut5_I4_O)        0.159     4.600 r  ecr/seg_dig_OBUF[6]_inst_i_116/O
                         net (fo=4, routed)           0.895     5.495    ecr/seg_dig_OBUF[6]_inst_i_116_n_0
    SLICE_X62Y64         LUT5 (Prop_lut5_I0_O)        0.362     5.857 r  ecr/seg_dig_OBUF[6]_inst_i_93/O
                         net (fo=6, routed)           1.241     7.098    ecr/seg_dig_OBUF[6]_inst_i_93_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.148     7.246 r  ecr/seg_dig_OBUF[6]_inst_i_66/O
                         net (fo=6, routed)           1.069     8.316    ecr/seg_dig_OBUF[6]_inst_i_66_n_0
    SLICE_X61Y64         LUT5 (Prop_lut5_I0_O)        0.158     8.474 r  ecr/seg_dig_OBUF[6]_inst_i_40/O
                         net (fo=6, routed)           0.620     9.094    ecr/seg_dig_OBUF[6]_inst_i_40_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.387     9.481 r  ecr/seg_dig_OBUF[6]_inst_i_45/O
                         net (fo=4, routed)           0.950    10.431    ecr/seg_dig_OBUF[6]_inst_i_45_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.362    10.793 r  ecr/seg_dig_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           1.049    11.842    ecr/seg_dig_OBUF[6]_inst_i_20_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.148    11.990 f  ecr/seg_dig_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.608    12.598    ecr/seg_dig_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.148    12.746 r  ecr/seg_dig_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.848    14.594    seg_dig_OBUF[5]
    K6                   OBUF (Prop_obuf_I_O)         3.770    18.364 r  seg_dig_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.364    seg_dig[5]
    K6                                                                r  seg_dig[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 1.843ns (22.960%)  route 6.185ns (77.040%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         2.653     8.029    ecr/rstn
    SLICE_X62Y57         FDCE                                         f  ecr/prime_num_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 1.843ns (23.011%)  route 6.168ns (76.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         2.636     8.011    ecr/rstn
    SLICE_X62Y58         FDCE                                         f  ecr/prime_num_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 1.843ns (23.011%)  route 6.168ns (76.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         2.636     8.011    ecr/rstn
    SLICE_X62Y58         FDCE                                         f  ecr/prime_num_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.192ns  (logic 1.815ns (56.852%)  route 1.377ns (43.148%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[0]/C
    SLICE_X63Y58         FDCE (Prop_fdce_C_Q)         0.193     0.193 f  ecr/prime_num_reg_reg[0]/Q
                         net (fo=8, routed)           0.277     0.470    ecr/prime_o[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.062     0.532 f  ecr/seg_dig_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.360     0.892    ecr/seg_dig_OBUF[2]_inst_i_7_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.062     0.954 f  ecr/seg_dig_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.179     1.133    ecr/seg_dig_OBUF[2]_inst_i_5_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I4_O)        0.062     1.195 r  ecr/seg_dig_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.561     1.756    seg_dig_OBUF[2]
    J6                   OBUF (Prop_obuf_I_O)         1.436     3.192 r  seg_dig_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.192    seg_dig[2]
    J6                                                                r  seg_dig[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.268ns  (logic 1.837ns (56.194%)  route 1.432ns (43.806%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[2]/C
    SLICE_X63Y58         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  ecr/prime_num_reg_reg[2]/Q
                         net (fo=13, routed)          0.413     0.606    ecr/prime_o[2]
    SLICE_X65Y60         LUT6 (Prop_lut6_I4_O)        0.062     0.668 f  ecr/seg_dig_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.251     0.919    ecr/seg_dig_OBUF[6]_inst_i_24_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I5_O)        0.062     0.981 f  ecr/seg_dig_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.104     1.085    ecr/seg_dig_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I4_O)        0.062     1.147 r  ecr/seg_dig_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.663     1.811    seg_dig_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         1.458     3.268 r  seg_dig_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.268    seg_dig[6]
    K3                                                                r  seg_dig[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_dig[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.421ns  (logic 1.827ns (53.422%)  route 1.593ns (46.578%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[0]/C
    SLICE_X63Y58         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  ecr/prime_num_reg_reg[0]/Q
                         net (fo=8, routed)           0.470     0.663    ecr/prime_o[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.062     0.725 f  ecr/seg_dig_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.331     1.056    ecr/seg_dig_OBUF[5]_inst_i_7_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.062     1.118 f  ecr/seg_dig_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.238     1.356    ecr/seg_dig_OBUF[5]_inst_i_5_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.062     1.418 r  ecr/seg_dig_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.554     1.972    seg_dig_OBUF[5]
    K6                   OBUF (Prop_obuf_I_O)         1.448     3.421 r  seg_dig_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.421    seg_dig[5]
    K6                                                                r  seg_dig[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 0.408ns (11.576%)  route 3.117ns (88.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.929     2.275    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.062     2.337 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         1.188     3.525    ecr/rstn
    SLICE_X60Y59         FDCE                                         f  ecr/prime_num_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 0.408ns (11.576%)  route 3.117ns (88.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.929     2.275    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.062     2.337 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         1.188     3.525    ecr/rstn
    SLICE_X60Y59         FDCE                                         f  ecr/prime_num_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 0.408ns (11.576%)  route 3.117ns (88.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.929     2.275    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.062     2.337 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         1.188     3.525    ecr/rstn
    SLICE_X60Y59         FDCE                                         f  ecr/prime_num_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 0.408ns (11.576%)  route 3.117ns (88.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.929     2.275    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.062     2.337 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         1.188     3.525    ecr/rstn
    SLICE_X60Y59         FDCE                                         f  ecr/prime_num_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 0.408ns (11.576%)  route 3.117ns (88.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.929     2.275    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.062     2.337 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         1.188     3.525    ecr/rstn
    SLICE_X60Y59         FDCE                                         f  ecr/prime_num_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 0.408ns (11.576%)  route 3.117ns (88.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.929     2.275    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.062     2.337 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         1.188     3.525    ecr/rstn
    SLICE_X60Y59         FDCE                                         f  ecr/prime_num_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            ecr/prime_num_reg_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 0.408ns (11.576%)  route 3.117ns (88.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         0.346     0.346 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.929     2.275    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.062     2.337 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         1.188     3.525    ecr/rstn
    SLICE_X61Y59         FDCE                                         f  ecr/prime_num_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_dig[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 4.669ns (48.221%)  route 5.013ns (51.779%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.804     8.313    ecr/Q[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I4_O)        0.148     8.461 f  ecr/seg_dig_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.903     9.363    ecr/seg_dig_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y65         LUT6 (Prop_lut6_I1_O)        0.148     9.511 r  ecr/seg_dig_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.307    11.818    seg_dig_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.763    15.581 r  seg_dig_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.581    seg_dig[3]
    H5                                                                r  seg_dig[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_dig[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.545ns  (logic 4.664ns (48.859%)  route 4.881ns (51.141%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.640     8.149    ecr/Q[2]
    SLICE_X62Y66         LUT6 (Prop_lut6_I4_O)        0.148     8.297 f  ecr/seg_dig_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.908     9.205    ecr/seg_dig_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I1_O)        0.148     9.352 r  ecr/seg_dig_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.334    11.686    seg_dig_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         3.758    15.444 r  seg_dig_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.444    seg_dig[0]
    J5                                                                r  seg_dig[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.509ns (49.595%)  route 4.582ns (50.405%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 f  driver/sel_reg[2]/Q
                         net (fo=39, routed)          0.936     7.445    driver/Q[2]
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.148     7.593 r  driver/seg_sel_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.647    11.239    seg_sel_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.751    14.990 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.990    seg_sel[4]
    M16                                                               r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_dig[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 4.689ns (51.919%)  route 4.342ns (48.081%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.492     8.001    ecr/Q[2]
    SLICE_X62Y65         LUT6 (Prop_lut6_I4_O)        0.148     8.149 f  ecr/seg_dig_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.733     8.882    ecr/seg_dig_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.148     9.030 r  ecr/seg_dig_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.118    11.147    seg_dig_OBUF[4]
    G4                   OBUF (Prop_obuf_I_O)         3.783    14.930 r  seg_dig_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.930    seg_dig[4]
    G4                                                                r  seg_dig[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_dig[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.906ns  (logic 4.669ns (52.426%)  route 4.237ns (47.574%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.476     7.984    ecr/Q[2]
    SLICE_X65Y65         LUT6 (Prop_lut6_I4_O)        0.148     8.132 f  ecr/seg_dig_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.795     8.928    ecr/seg_dig_OBUF[1]_inst_i_5_n_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.148     9.076 r  ecr/seg_dig_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.966    11.042    seg_dig_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         3.763    14.805 r  seg_dig_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.805    seg_dig[1]
    M3                                                                r  seg_dig[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_dig[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.676ns (52.545%)  route 4.223ns (47.455%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.621     8.130    ecr/Q[2]
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.148     8.278 f  ecr/seg_dig_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.753     9.031    ecr/seg_dig_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I1_O)        0.148     9.179 r  ecr/seg_dig_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.848    11.027    seg_dig_OBUF[5]
    K6                   OBUF (Prop_obuf_I_O)         3.770    14.797 r  seg_dig_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.797    seg_dig[5]
    K6                                                                r  seg_dig[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_dig[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.786ns  (logic 4.663ns (53.070%)  route 4.123ns (46.930%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.373     7.882    ecr/Q[2]
    SLICE_X62Y64         LUT6 (Prop_lut6_I4_O)        0.148     8.030 f  ecr/seg_dig_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.887     8.917    ecr/seg_dig_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I1_O)        0.148     9.065 r  ecr/seg_dig_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.928    seg_dig_OBUF[2]
    J6                   OBUF (Prop_obuf_I_O)         3.757    14.685 r  seg_dig_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.685    seg_dig[2]
    J6                                                                r  seg_dig[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 4.599ns (52.519%)  route 4.158ns (47.481%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.902     5.901    driver/CLK
    SLICE_X64Y59         FDCE                                         r  driver/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.567     6.468 r  driver/sel_reg[4]/Q
                         net (fo=10, routed)          0.957     7.425    driver/sel_reg_n_0_[4]
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.301     7.726 r  driver/seg_sel_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.201    10.927    seg_sel_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         3.731    14.658 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.658    seg_sel[5]
    M17                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_dig[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 4.685ns (53.863%)  route 4.013ns (46.137%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.370     7.879    ecr/Q[2]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.148     8.027 f  ecr/seg_dig_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.590     8.616    ecr/seg_dig_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y64         LUT6 (Prop_lut6_I1_O)        0.148     8.764 r  ecr/seg_dig_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.053    10.818    seg_dig_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         3.779    14.596 r  seg_dig_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.596    seg_dig[6]
    K3                                                                r  seg_dig[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.523ns (57.888%)  route 3.290ns (42.112%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.158     3.861    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.999 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.900     5.899    driver/CLK
    SLICE_X64Y61         FDCE                                         r  driver/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.610     6.509 r  driver/sel_reg[2]/Q
                         net (fo=39, routed)          1.274     7.783    driver/Q[2]
    SLICE_X64Y62         LUT6 (Prop_lut6_I3_O)        0.148     7.931 r  driver/seg_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.016     9.947    seg_sel_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.765    13.712 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.712    seg_sel[0]
    M2                                                                r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecr/index_output_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.193ns (43.760%)  route 0.248ns (56.240%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.193     1.974 r  ecr/index_output_reg[11]/Q
                         net (fo=6, routed)           0.248     2.222    ecr/index_output_reg[11]
    SLICE_X61Y57         FDCE                                         r  ecr/prime_num_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.193ns (43.238%)  route 0.253ns (56.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.807     1.780    ecr/CLK
    SLICE_X63Y57         FDCE                                         r  ecr/index_output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.193     1.973 r  ecr/index_output_reg[16]/Q
                         net (fo=6, routed)           0.253     2.227    ecr/index_output_reg[16]
    SLICE_X60Y59         FDCE                                         r  ecr/prime_num_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.193ns (40.231%)  route 0.287ns (59.769%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.193     1.974 r  ecr/index_output_reg[10]/Q
                         net (fo=6, routed)           0.287     2.261    ecr/index_output_reg[10]
    SLICE_X63Y58         FDCE                                         r  ecr/prime_num_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.193ns (38.506%)  route 0.308ns (61.494%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.807     1.780    ecr/CLK
    SLICE_X63Y57         FDCE                                         r  ecr/index_output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.193     1.973 r  ecr/index_output_reg[17]/Q
                         net (fo=6, routed)           0.308     2.282    ecr/index_output_reg[17]
    SLICE_X60Y59         FDCE                                         r  ecr/prime_num_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.193ns (38.549%)  route 0.308ns (61.451%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.193     1.974 r  ecr/index_output_reg[8]/Q
                         net (fo=6, routed)           0.308     2.282    ecr/index_output_reg[8]
    SLICE_X62Y58         FDCE                                         r  ecr/prime_num_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.193ns (37.159%)  route 0.326ns (62.841%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y53         FDCE                                         r  ecr/index_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.193     1.974 r  ecr/index_output_reg[0]/Q
                         net (fo=6, routed)           0.326     2.301    ecr/index_output_reg[0]
    SLICE_X63Y58         FDCE                                         r  ecr/prime_num_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.193ns (37.151%)  route 0.327ns (62.849%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.193     1.974 r  ecr/index_output_reg[15]/Q
                         net (fo=6, routed)           0.327     2.301    ecr/index_output_reg[15]
    SLICE_X60Y59         FDCE                                         r  ecr/prime_num_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.193ns (36.948%)  route 0.329ns (63.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y53         FDCE                                         r  ecr/index_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDCE (Prop_fdce_C_Q)         0.193     1.974 r  ecr/index_output_reg[2]/Q
                         net (fo=6, routed)           0.329     2.304    ecr/index_output_reg[2]
    SLICE_X63Y58         FDCE                                         r  ecr/prime_num_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.193ns (36.153%)  route 0.341ns (63.847%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y53         FDPE                                         r  ecr/index_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.193     1.974 r  ecr/index_output_reg[1]/Q
                         net (fo=6, routed)           0.341     2.315    ecr/index_output_reg[1]
    SLICE_X61Y57         FDPE                                         r  ecr/prime_num_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ecr/index_output_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ecr/prime_num_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.193ns (35.420%)  route 0.352ns (64.580%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.576     0.929    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.973 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.808     1.781    ecr/CLK
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDCE (Prop_fdce_C_Q)         0.193     1.974 r  ecr/index_output_reg[9]/Q
                         net (fo=6, routed)           0.352     2.326    ecr/index_output_reg[9]
    SLICE_X62Y58         FDCE                                         r  ecr/prime_num_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.113ns  (logic 1.843ns (20.227%)  route 7.270ns (79.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.738     9.113    driver/sel_reg[5]_0
    SLICE_X65Y50         FDCE                                         f  driver/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y50         FDCE                                         r  driver/cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.113ns  (logic 1.843ns (20.227%)  route 7.270ns (79.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.738     9.113    driver/sel_reg[5]_0
    SLICE_X65Y50         FDCE                                         f  driver/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y50         FDCE                                         r  driver/cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.113ns  (logic 1.843ns (20.227%)  route 7.270ns (79.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.738     9.113    driver/sel_reg[5]_0
    SLICE_X65Y50         FDCE                                         f  driver/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y50         FDCE                                         r  driver/cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.113ns  (logic 1.843ns (20.227%)  route 7.270ns (79.773%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.738     9.113    driver/sel_reg[5]_0
    SLICE_X65Y50         FDCE                                         f  driver/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y50         FDCE                                         r  driver/cnt_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.990ns  (logic 1.843ns (20.506%)  route 7.146ns (79.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.614     8.990    driver/sel_reg[5]_0
    SLICE_X65Y51         FDCE                                         f  driver/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y51         FDCE                                         r  driver/cnt_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.990ns  (logic 1.843ns (20.506%)  route 7.146ns (79.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.614     8.990    driver/sel_reg[5]_0
    SLICE_X65Y51         FDCE                                         f  driver/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y51         FDCE                                         r  driver/cnt_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.990ns  (logic 1.843ns (20.506%)  route 7.146ns (79.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.614     8.990    driver/sel_reg[5]_0
    SLICE_X65Y51         FDCE                                         f  driver/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y51         FDCE                                         r  driver/cnt_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.990ns  (logic 1.843ns (20.506%)  route 7.146ns (79.494%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.614     8.990    driver/sel_reg[5]_0
    SLICE_X65Y51         FDCE                                         f  driver/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y51         FDCE                                         r  driver/cnt_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.855ns  (logic 1.843ns (20.818%)  route 7.011ns (79.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.479     8.855    driver/sel_reg[5]_0
    SLICE_X65Y52         FDCE                                         f  driver/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y52         FDCE                                         r  driver/cnt_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            driver/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.855ns  (logic 1.843ns (20.818%)  route 7.011ns (79.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    F20                  IBUF (Prop_ibuf_I_O)         1.695     1.695 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           3.532     5.227    ecr/rstn_IBUF
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.148     5.375 f  ecr/cnt_1s[24]_i_2/O
                         net (fo=200, routed)         3.479     8.855    driver/sel_reg[5]_0
    SLICE_X65Y52         FDCE                                         f  driver/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.984     3.548    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124     3.672 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.703     5.375    driver/CLK
    SLICE_X65Y52         FDCE                                         r  driver/cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/req_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.666ns (58.516%)  route 0.472ns (41.484%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.397     0.995    ecr/index_output1
    SLICE_X65Y56         LUT6 (Prop_lut6_I2_O)        0.143     1.138 r  ecr/req[1]_i_1/O
                         net (fo=1, routed)           0.000     1.138    ecr/req[1]_i_1_n_0
    SLICE_X65Y56         FDCE                                         r  ecr/req_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X65Y56         FDCE                                         r  ecr/req_reg[1]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/output_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.803ns (53.311%)  route 0.703ns (46.689%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 f  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.563     1.161    ecr/index_output1
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.138     1.299 r  ecr/output_state[0]_i_2/O
                         net (fo=1, routed)           0.065     1.364    ecr/output_state[0]_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.142     1.506 r  ecr/output_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.506    ecr/output_state[0]_i_1_n_0
    SLICE_X64Y55         FDCE                                         r  ecr/output_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X64Y55         FDCE                                         r  ecr/output_state_reg[0]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/output_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.728ns (45.170%)  route 0.884ns (54.830%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.563     1.161    ecr/index_output1
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.143     1.304 r  ecr/output_state[1]_i_2/O
                         net (fo=1, routed)           0.245     1.550    ecr/output_state[1]_i_2_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I0_O)        0.062     1.612 r  ecr/output_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.612    ecr/output_state[1]_i_1_n_0
    SLICE_X64Y55         FDPE                                         r  ecr/output_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X64Y55         FDPE                                         r  ecr/output_state_reg[1]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/index_output_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.728ns (43.583%)  route 0.942ns (56.417%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.488     1.086    ecr/index_output1
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.143     1.229 r  ecr/index_output[0]_i_3/O
                         net (fo=1, routed)           0.213     1.443    ecr/index_output0__0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.062     1.505 r  ecr/index_output[0]_i_1/O
                         net (fo=20, routed)          0.166     1.670    ecr/index_output[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[12]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/index_output_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.728ns (43.583%)  route 0.942ns (56.417%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.488     1.086    ecr/index_output1
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.143     1.229 r  ecr/index_output[0]_i_3/O
                         net (fo=1, routed)           0.213     1.443    ecr/index_output0__0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.062     1.505 r  ecr/index_output[0]_i_1/O
                         net (fo=20, routed)          0.166     1.670    ecr/index_output[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[13]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/index_output_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.728ns (43.583%)  route 0.942ns (56.417%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.488     1.086    ecr/index_output1
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.143     1.229 r  ecr/index_output[0]_i_3/O
                         net (fo=1, routed)           0.213     1.443    ecr/index_output0__0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.062     1.505 r  ecr/index_output[0]_i_1/O
                         net (fo=20, routed)          0.166     1.670    ecr/index_output[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[14]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/index_output_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.728ns (43.583%)  route 0.942ns (56.417%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.488     1.086    ecr/index_output1
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.143     1.229 r  ecr/index_output[0]_i_3/O
                         net (fo=1, routed)           0.213     1.443    ecr/index_output0__0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.062     1.505 r  ecr/index_output[0]_i_1/O
                         net (fo=20, routed)          0.166     1.670    ecr/index_output[0]_i_1_n_0
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X63Y56         FDCE                                         r  ecr/index_output_reg[15]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/index_output_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.728ns (42.025%)  route 1.004ns (57.975%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.488     1.086    ecr/index_output1
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.143     1.229 r  ecr/index_output[0]_i_3/O
                         net (fo=1, routed)           0.213     1.443    ecr/index_output0__0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.062     1.505 r  ecr/index_output[0]_i_1/O
                         net (fo=20, routed)          0.228     1.732    ecr/index_output[0]_i_1_n_0
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[10]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/index_output_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.728ns (42.025%)  route 1.004ns (57.975%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.488     1.086    ecr/index_output1
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.143     1.229 r  ecr/index_output[0]_i_3/O
                         net (fo=1, routed)           0.213     1.443    ecr/index_output0__0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.062     1.505 r  ecr/index_output[0]_i_1/O
                         net (fo=20, routed)          0.228     1.732    ecr/index_output[0]_i_1_n_0
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[11]/C

Slack:                    inf
  Source:                 ecr/prime_num_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ecr/index_output_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.728ns (42.025%)  route 1.004ns (57.975%))
  Logic Levels:           6  (CARRY4=2 FDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDCE                         0.000     0.000 r  ecr/prime_num_reg_reg[7]/C
    SLICE_X60Y58         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  ecr/prime_num_reg_reg[7]/Q
                         net (fo=7, routed)           0.075     0.298    ecr/prime_o[7]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.062     0.360 r  ecr/index_output1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.360    ecr/index_output1_carry_i_2_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.150     0.510 r  ecr/index_output1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.510    ecr/index_output1_carry_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     0.598 r  ecr/index_output1_carry__0/CO[2]
                         net (fo=5, routed)           0.488     1.086    ecr/index_output1
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.143     1.229 r  ecr/index_output[0]_i_3/O
                         net (fo=1, routed)           0.213     1.443    ecr/index_output0__0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.062     1.505 r  ecr/index_output[0]_i_1/O
                         net (fo=20, routed)          0.228     1.732    ecr/index_output[0]_i_1_n_0
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.616     0.616 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.612     1.228    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.274 r  clk_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.128     2.402    ecr/CLK
    SLICE_X63Y55         FDCE                                         r  ecr/index_output_reg[8]/C





