============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:43:57 pm
  Module:                 busca_padrao
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1230 ps) Setup Check with Pin EA_reg[3]/C->D
          Group: C2C
     Startpoint: (F) address_reg[3]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[3]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     171                  
     Required Time:=    1829                  
      Launch Clock:-    1000                  
         Data Path:-    2059                  
             Slack:=   -1230                  

#----------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  address_reg[3]/CN -       -     F     (arrival)      8     -     0     -    1000 
  address_reg[3]/Q  -       CN->Q R     DFFRX4         8 112.9   258   369    1369 
  g52130/Q          -       A->Q  F     INX1           2  25.9   154   123    1492 
  g51927/Q          -       C->Q  R     NA3I1X2        3  34.4   222   170    1662 
  g51870/Q          -       A->Q  F     INX3           5  36.0    98    79    1741 
  g51652/Q          -       A->Q  R     NA3X1          1  12.3   196   119    1860 
  g51533/Q          -       A->Q  F     NA2X2          1  10.9    78    54    1914 
  g51481/Q          -       B->Q  R     NO2X1          1  12.6   191   131    2045 
  g51434/Q          -       A->Q  F     NA3X2          1  12.4   100    69    2114 
  g51407/Q          -       A->Q  R     NO2X2          1  18.7   148   101    2216 
  g51386/Q          -       A->Q  F     NA3X4          2  40.4   118    82    2297 
  g51384/Q          -       A->Q  R     INX4           1  20.8    53    47    2345 
  g51367/Q          -       B->Q  F     NA2X4          7  62.5   119    78    2422 
  g51357/Q          -       A->Q  F     BUX2           2  18.7    60   115    2538 
  g51276/Q          -       A->Q  R     NO2X2          1  12.4   120    75    2613 
  g51219/Q          -       A->Q  F     NO2X2          1  21.2    99    62    2675 
  g51168/Q          -       C->Q  R     NA3I1X4        1  23.4   124   103    2777 
  g51150/Q          -       B->Q  F     NO2X4          2  25.6    65    61    2838 
  g51146/Q          -       A->Q  R     INX2           1  15.0    56    44    2883 
  g51136/Q          -       B->Q  F     NA2X2          1  16.0    81    55    2938 
  g51129/Q          -       B->Q  R     NO3X2          1   9.7   162   121    3058 
  EA_reg[3]/D       -       -     R     DFRRX4         1     -     -     0    3059 
#----------------------------------------------------------------------------------



Path 2: VIOLATED (-1204 ps) Setup Check with Pin EA_reg[1]/C->D
          Group: C2C
     Startpoint: (F) address_reg[1]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[1]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     171                  
     Required Time:=    1829                  
      Launch Clock:-    1000                  
         Data Path:-    2033                  
             Slack:=   -1204                  

#----------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  address_reg[1]/CN -       -     F     (arrival)      8     -     0     -    1000 
  address_reg[1]/Q  -       CN->Q F     DFFRQX4        1  44.1   117   365    1365 
  g52345/Q          -       A->Q  R     INX8           8 123.3    93    78    1443 
  g52332/Q          -       A->Q  F     INX4           6  65.3    83    70    1513 
  g52152/Q          -       A->Q  R     NA2X4          7  69.1   184   118    1631 
  g52093/Q          -       A->Q  F     INX4           9  76.8   111    90    1721 
  g52042/Q          -       A->Q  F     AND2X4         4  34.3    61   126    1847 
  g52623/Q          -       B->Q  R     NA2I1X1        1  13.0   157   107    1954 
  g52606/Q          -       B->Q  F     NA3I1X2        1  12.3    94    72    2026 
  g51466/Q          -       A->Q  R     NA2X2          1  18.0   123    85    2111 
  g51422/Q          -       A->Q  F     NA2X4          1  23.4    70    52    2163 
  g51391/Q          -       B->Q  R     NO2X4          1  20.8   106    85    2248 
  g51383/Q          -       B->Q  F     NA2X4          6  72.0   130    91    2340 
  g51378/Q          -       A->Q  R     INX4           6  52.8    87    74    2414 
  g52647/Q          -       A->Q  F     EO2X1          1  12.3   134   198    2612 
  g51202/Q          -       A->Q  R     NA2X2          1  12.4   104    82    2693 
  g51186/Q          -       A->Q  F     NO2X2          1  22.8    81    62    2756 
  g51144/Q          -       B->Q  R     NA3X4          2  26.3   133    95    2851 
  g51135/Q          -       B->Q  F     NA2X2          1  16.0    81    61    2912 
  g51130/Q          -       B->Q  R     NO3X2          1   9.7   162   121    3033 
  EA_reg[1]/D       -       -     R     DFRRQX4        1     -     -     0    3033 
#----------------------------------------------------------------------------------



Path 3: VIOLATED (-1200 ps) Setup Check with Pin EA_reg[0]/C->D
          Group: C2C
     Startpoint: (F) address_reg[1]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) EA_reg[0]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     166                  
     Required Time:=    1834                  
      Launch Clock:-    1000                  
         Data Path:-    2034                  
             Slack:=   -1200                  

#----------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                         (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------
  address_reg[1]/CN -       -     F     (arrival)      8     -     0     -    1000 
  address_reg[1]/Q  -       CN->Q R     DFFRQX4        1  44.1   140   295    1295 
  g52345/Q          -       A->Q  F     INX8           8 123.3    88    75    1371 
  g52150/Q          -       B->Q  R     NA2X2          3  36.5   192   135    1506 
  g52867/Q          -       A->Q  F     INX2           3  32.8   101    83    1588 
  g52038/Q          -       A->Q  R     NA2X1          2  19.4   205   134    1723 
  g51993/Q          -       A->Q  F     INX1           3  24.2   137   110    1832 
  g52682/Q          -       B->Q  R     NO2I1X1        1   9.8   163   127    1959 
  g51691/Q          -       A->Q  F     NO2X1          1  16.3   104    84    2043 
  g51399/Q          -       C->Q  R     NO3X2          1  18.0   215   170    2212 
  g51387/Q          -       A->Q  F     NA2X4          2  40.7   105    77    2289 
  g51385/Q          -       A->Q  R     INX3           1  20.8    60    52    2340 
  g51361/Q          -       B->Q  F     NA2X4          7  60.4   106    77    2417 
  g51322/Q          -       A->Q  R     NO2X1          1  12.4   186   124    2541 
  g51233/Q          -       A->Q  F     NO2X2          1  12.6    68    52    2593 
  g51185/Q          -       A->Q  R     NA3X2          1  18.3   156    87    2681 
  g51160/Q          -       A->Q  F     NO3X4          1  20.8    72    54    2734 
  g51151/Q          -       B->Q  R     NA2X4          2  31.2   110    86    2820 
  g51147/Q          -       A->Q  F     INX2           1   9.8    44    38    2859 
  g51140/Q          -       A->Q  R     NO2X1          1  12.6   187   112    2970 
  g51131/Q          -       A->Q  F     NA3X2          1   9.7    92    63    3033 
  EA_reg[0]/D       -       -     F     DFRRQX4        1     -     -     0    3034 
#----------------------------------------------------------------------------------



Path 4: VIOLATED (-1198 ps) Setup Check with Pin EA_reg[2]/C->D
          Group: C2C
     Startpoint: (F) address_reg[4]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (R) EA_reg[2]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     168                  
     Required Time:=    1832                  
      Launch Clock:-    1000                  
         Data Path:-    2030                  
             Slack:=   -1198                  

#---------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                        (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------
  address_reg[4]/CN -       -     F     (arrival)      8    -     0     -    1000 
  address_reg[4]/Q  -       CN->Q F     SDFFRX4        6 93.8   165   396    1396 
  g52404/Q          -       A->Q  R     INX3           2 36.9    91    78    1474 
  g52377/Q          -       B->Q  R     AND2X4        10 83.6   183   171    1645 
  g52746/Q          -       A->Q  F     INX2           5 43.2   118    95    1740 
  g52250/Q          -       A->Q  R     NO2X1          1  9.8   161   112    1853 
  g51650/Q          -       A->Q  F     NO2X1          1 12.4   100    73    1926 
  g51548/Q          -       A->Q  R     NO2X2          1 12.4   124    84    2010 
  g51473/Q          -       A->Q  F     NO2X2          1 18.0    94    58    2068 
  g51430/Q          -       A->Q  R     NA2X4          1 23.4    97    71    2139 
  g51402/Q          -       B->Q  F     NO2X4          1 20.8    57    54    2193 
  g51381/Q          -       B->Q  R     NA2X4          2 31.3   110    82    2275 
  g52792/Q          -       A->Q  F     INX2           1 18.0    59    51    2326 
  g51361/Q          -       A->Q  R     NA2X4          7 60.4   167   102    2428 
  g51235/Q          -       S->Q  R     MU2IX1         1 12.6   232   174    2602 
  g51180/Q          -       A->Q  F     NA3X2          1 12.4   107    72    2674 
  g51163/Q          -       A->Q  R     NO2X2          1 20.8   158   109    2783 
  g51155/Q          -       B->Q  F     NA2X4          2 31.2    80    61    2844 
  g52871/Q          -       A->Q  R     INX2           1 15.5    59    48    2892 
  g51143/Q          -       B->Q  F     NO2X2          1 14.7    74    53    2945 
  g51133/Q          -       B->Q  R     NA3X2          1  9.7   121    85    3030 
  EA_reg[2]/D       -       -     R     DFRRX4         1    -     -     0    3030 
#---------------------------------------------------------------------------------



Path 5: VIOLATED (-472 ps) Setup Check with Pin address_reg[0]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[0]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     343                  
     Required Time:=     657                  
      Launch Clock:-       0                  
         Data Path:-    1129                  
             Slack:=    -472                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q      -       C->Q  F     DFRRX4         6 70.1   141   314     314 
  g9030/Q          -       AN->Q F     NA2I1X4        4 65.3   125   165     479 
  g8989/Q          -       A->Q  R     NO2X1          2 32.8   395   242     720 
  g52659/Q         -       C->Q  F     NO3I2X4        4 38.7   155   125     846 
  g52428/Q         -       A->Q  F     AND2X4         2 18.7    45   123     969 
  g52698/Q         -       A->Q  R     INX1           3 25.1   140    90    1058 
  g52409/Q         -       A->Q  F     NA2X1          1  9.7   102    70    1128 
  address_reg[0]/D -       -     F     SDFFRX4        1    -     -     0    1129 
#--------------------------------------------------------------------------------



Path 6: VIOLATED (-440 ps) Setup Check with Pin address_reg[0]/CN->SD
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[0]/SD
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     612                  
     Required Time:=     388                  
      Launch Clock:-       0                  
         Data Path:-     828                  
             Slack:=    -440                  

#---------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                        (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------
  EA_reg[2]/C       -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q       -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q           -       A->Q  F     INX4           2 27.8    64    50     400 
  g9031_dup/Q       -       B->Q  R     NA2X1          1 15.5   174   118     518 
  g8991/Q           -       B->Q  F     NO2X2          2 17.3    83    73     591 
  g52468/Q          -       A->Q  R     NO2X1          1 20.2   265   162     753 
  g52443/Q          -       B->Q  F     NA2I1X4        4 36.6   103    75     828 
  address_reg[0]/SD -       -     F     SDFFRX4        4    -     -     0     828 
#---------------------------------------------------------------------------------



Path 7: VIOLATED (-413 ps) Setup Check with Pin address_reg[3]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[3]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     216                  
     Required Time:=     784                  
      Launch Clock:-       0                  
         Data Path:-    1198                  
             Slack:=    -413                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q      -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q          -       A->Q  F     INX4           2 27.8    64    50     400 
  g9068/Q          -       B->Q  R     NA2X4          2 26.9   102    79     479 
  g8999/Q          -       B->Q  F     NO2I1X4        2 21.1    65    45     524 
  g8973/Q          -       A->Q  F     AND2X4         1 16.8    44   100     624 
  g52770/Q         -       A->Q  R     INX2           2 19.5    64    46     669 
  g52659/Q         -       BN->Q R     NO3I2X4        4 38.7   232   207     876 
  g52756/Q         -       A->Q  F     INX2           2 22.7    89    69     945 
  g52283/Q         -       B->Q  R     NA2I1X2        1 12.3   101    84    1029 
  g52219/Q         -       A->Q  R     AND2X4         1  9.8    50    93    1122 
  g52164/Q         -       C->Q  F     ON21X1         1  9.7   110    76    1198 
  address_reg[3]/D -       -     F     DFFRX4         1    -     -     0    1198 
#--------------------------------------------------------------------------------



Path 8: VIOLATED (-406 ps) Setup Check with Pin address_reg[2]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[2]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     218                  
     Required Time:=     782                  
      Launch Clock:-       0                  
         Data Path:-    1188                  
             Slack:=    -406                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q      -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q          -       A->Q  F     INX4           2 27.8    64    50     400 
  g9068/Q          -       B->Q  R     NA2X4          2 26.9   102    79     479 
  g8999/Q          -       B->Q  F     NO2I1X4        2 21.1    65    45     524 
  g8973/Q          -       A->Q  F     AND2X4         1 16.8    44   100     624 
  g52770/Q         -       A->Q  R     INX2           2 19.5    64    46     669 
  g52659/Q         -       BN->Q R     NO3I2X4        4 38.7   232   207     876 
  g52756/Q         -       A->Q  F     INX2           2 22.7    89    69     945 
  g52281/Q         -       D->Q  R     AN22X1         1  9.8   216   142    1087 
  g52246/Q         -       C->Q  F     ON21X1         1  9.7   125   101    1188 
  address_reg[2]/D -       -     F     DFFRX4         1    -     -     0    1188 
#--------------------------------------------------------------------------------



Path 9: VIOLATED (-339 ps) Setup Check with Pin address_reg[1]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[1]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     212                  
     Required Time:=     788                  
      Launch Clock:-       0                  
         Data Path:-    1126                  
             Slack:=    -339                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q      -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q          -       A->Q  F     INX4           2 27.8    64    50     400 
  g9031_dup/Q      -       B->Q  R     NA2X1          1 15.5   174   118     518 
  g8991/Q          -       B->Q  F     NO2X2          2 17.3    83    73     591 
  g52468/Q         -       A->Q  R     NO2X1          1 20.2   265   162     753 
  g52443/Q         -       B->Q  F     NA2I1X4        4 36.6   103    75     828 
  g52754/Q         -       A->Q  R     INX2           2 21.9    75    63     891 
  g52411/Q         -       B->Q  F     NO2I1X1        1 15.5    97    77     968 
  g52381/Q         -       B->Q  R     NO2X2          1 10.6   111    91    1059 
  g52355/Q         -       B->Q  F     NA2X1          1  9.7    92    67    1126 
  address_reg[1]/D -       -     F     DFFRQX4        1    -     -     0    1126 
#--------------------------------------------------------------------------------



Path 10: VIOLATED (-335 ps) Setup Check with Pin address_reg[4]/CN->SD
          Group: C2C
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[4]/SD
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     615                  
     Required Time:=     385                  
      Launch Clock:-       0                  
         Data Path:-     720                  
             Slack:=    -335                  

#---------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                        (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------
  EA_reg[0]/C       -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q       -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q           -       A->Q  R     BUX2           4 38.8   109   133     485 
  g8994/Q           -       B->Q  F     NO2X1          1 11.2    81    73     559 
  g52658/Q          -       AN->Q F     NA2I1X2        4 31.2   118   161     720 
  address_reg[4]/SD -       -     F     SDFFRX4        4    -     -     0     720 
#---------------------------------------------------------------------------------



Path 11: VIOLATED (-296 ps) Setup Check with Pin address_reg[4]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[3]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[4]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     342                  
     Required Time:=     658                  
      Launch Clock:-       0                  
         Data Path:-     954                  
             Slack:=    -296                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[3]/C      -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[3]/Q      -       C->Q  R     DFRRX4         5 59.0   162   337     337 
  g9033/Q          -       AN->Q R     NA2I1X4        6 51.6   149   135     473 
  g9067/Q          -       A->Q  F     INX1           2 18.9   106    87     560 
  g8997/Q          -       A->Q  R     NA3X2          2 18.7   154    98     658 
  g8972/Q          -       A->Q  F     NA2X1          3 26.4   176   126     784 
  g52570/Q         -       A->Q  R     INX1           2 17.4   120   101     885 
  g52436/Q         -       A->Q  F     NA2X1          1  9.7    98    68     954 
  address_reg[4]/D -       -     F     SDFFRX4        1    -     -     0     954 
#--------------------------------------------------------------------------------



Path 12: VIOLATED (-260 ps) Setup Check with Pin address_reg[5]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[3]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) address_reg[5]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     110                  
     Required Time:=     890                  
      Launch Clock:-       0                  
         Data Path:-    1150                  
             Slack:=    -260                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[3]/C      -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[3]/Q      -       C->Q  R     DFRRX4         5 59.0   162   337     337 
  g9051/Q          -       A->Q  R     BUX2           2 26.7    82   115     452 
  g9029/Q          -       B->Q  F     NA2X2          2 15.3    70    57     509 
  g9069/Q          -       A->Q  F     OR2X1          1 10.6    87   173     682 
  g8972/Q          -       B->Q  R     NA2X1          3 26.4   260   170     853 
  g52570/Q         -       A->Q  F     INX1           2 17.4   123    99     951 
  g52353/Q         -       D->Q  R     ON222X1        1  9.7   359   198    1150 
  address_reg[5]/D -       -     R     DFFRX4         1    -     -     0    1150 
#--------------------------------------------------------------------------------



Path 13: VIOLATED (-234 ps) Setup Check with Pin address_reg[7]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[7]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     217                  
     Required Time:=     783                  
      Launch Clock:-       0                  
         Data Path:-    1017                  
             Slack:=    -234                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q      -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q          -       A->Q  F     INX4           2 27.8    64    50     400 
  g9068/Q          -       B->Q  R     NA2X4          2 26.9   102    79     479 
  g9018/Q          -       A->Q  R     BUX2           2 26.9    82   109     588 
  g9072/Q          -       B->Q  F     NO2I1X4        2 29.9    73    48     636 
  g52503/Q         -       B->Q  R     NO2X2          4 29.5   202   140     776 
  g52434/Q         -       AN->Q R     NA2I1X1        1 10.9   140   151     927 
  g52220/Q         -       C->Q  F     NA3X1          1  9.7   119    90    1017 
  address_reg[7]/D -       -     F     DFFRX4         1    -     -     0    1017 
#--------------------------------------------------------------------------------



Path 14: VIOLATED (-234 ps) Setup Check with Pin address_reg[6]/CN->D
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) address_reg[6]/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     217                  
     Required Time:=     783                  
      Launch Clock:-       0                  
         Data Path:-    1017                  
             Slack:=    -234                  

#--------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  EA_reg[2]/C      -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q      -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q          -       A->Q  F     INX4           2 27.8    64    50     400 
  g9068/Q          -       B->Q  R     NA2X4          2 26.9   102    79     479 
  g9018/Q          -       A->Q  R     BUX2           2 26.9    82   109     588 
  g9072/Q          -       B->Q  F     NO2I1X4        2 29.9    73    48     636 
  g52503/Q         -       B->Q  R     NO2X2          4 29.5   202   140     776 
  g52433/Q         -       AN->Q R     NA2I1X1        1 10.9   140   151     927 
  g52251/Q         -       C->Q  F     NA3X1          1  9.7   119    90    1017 
  address_reg[6]/D -       -     F     DFFRX4         1    -     -     0    1017 
#--------------------------------------------------------------------------------



Path 15: VIOLATED (-182 ps) Late External Delay Assertion at pin RC_CG_HIER_INST14/g6/B
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST14/enl_reg/G
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST14/g6/B
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1182                  
             Slack:=    -182                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST14/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                           -       -     R     latch_d_arrival      -    -     -     -     901 
  RC_CG_HIER_INST14/enl_reg/Q -       -     R     DLHQX1               1 16.8   181  1141    1141 
  RC_CG_HIER_INST14/g7/Q      -       A->Q  F     INX2                 1  9.2    54    40    1182 
  RC_CG_HIER_INST14/g6/B      (b)     -     F     OR2X1                -    -     -     0    1182 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 16: VIOLATED (-58 ps) Setup Check with Pin RC_CG_HIER_INST14/enl_reg/G->D
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST14/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     186                  
     Required Time:=     814                  
      Launch Clock:-       0                  
         Data Path:-     872                  
             Slack:=     -58                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[2]/C                 -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q                 -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q                     -       A->Q  F     INX4           2 27.8    64    50     400 
  g9068/Q                     -       B->Q  R     NA2X4          2 26.9   102    79     479 
  g9018/Q                     -       A->Q  R     BUX2           2 26.9    82   109     588 
  g9072/Q                     -       B->Q  F     NO2I1X4        2 29.9    73    48     636 
  g8983/Q                     -       A->Q  R     NA2X4          2 26.6   102    69     706 
  g9065/Q                     -       B->Q  F     NA3I1X4        1 12.3    68    59     765 
  RC_CG_HIER_INST14/g8/Q      -       A->Q  F     OR2X4          1  9.4    40   107     872 
  RC_CG_HIER_INST14/enl_reg/D -       -     F     DLHQX1         1    -     -     0     872 
#-------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST11/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                     -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                     -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                     -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                     -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                     -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8961/Q                     -       A->Q  F     NA2X1          4 28.4   224   134    1110 
  g8949/Q                     -       A->Q  R     NO2X1          1  8.7   170   132    1242 
  RC_CG_HIER_INST11/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   142    1384 
  RC_CG_HIER_INST11/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1384 
#-------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST10/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1383                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                     -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                     -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                     -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                     -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                     -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8961/Q                     -       A->Q  F     NA2X1          4 28.4   224   134    1110 
  g8950/Q                     -       A->Q  R     NO2X1          1  8.7   165   132    1242 
  RC_CG_HIER_INST10/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   142    1383 
  RC_CG_HIER_INST10/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1383 
#-------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST9/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                    -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                    -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                    -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                    -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                    -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8961/Q                    -       A->Q  F     NA2X1          4 28.4   224   134    1110 
  g8956/Q                    -       A->Q  R     NO2X1          1  8.7   170   132    1242 
  RC_CG_HIER_INST9/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   142    1384 
  RC_CG_HIER_INST9/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1384 
#------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST8/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1384                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                    -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                    -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                    -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                    -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                    -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8961/Q                    -       A->Q  F     NA2X1          4 28.4   224   134    1110 
  g8955/Q                    -       A->Q  R     NO2X1          1  8.7   170   132    1242 
  RC_CG_HIER_INST8/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   142    1384 
  RC_CG_HIER_INST8/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1384 
#------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST7/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1374                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                    -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                    -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                    -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                    -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                    -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   188   134    1110 
  g8954/Q                    -       A->Q  R     NO2X1          1  8.7   160   123    1233 
  RC_CG_HIER_INST7/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1374 
  RC_CG_HIER_INST7/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1374 
#------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST6/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1374                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                    -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                    -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                    -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                    -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                    -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   188   134    1110 
  g8953/Q                    -       A->Q  R     NO2X1          1  8.7   160   123    1233 
  RC_CG_HIER_INST6/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1374 
  RC_CG_HIER_INST6/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1374 
#------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST5/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1375                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                    -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                    -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                    -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                    -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                    -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   188   134    1110 
  g8952/Q                    -       A->Q  R     NO2X1          1  8.7   170   123    1233 
  RC_CG_HIER_INST5/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   142    1375 
  RC_CG_HIER_INST5/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1375 
#------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST4/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  F     DFRRQX4        7 68.3   141   315     315 
  g9056/Q                    -       A->Q  F     BUX2           4 38.8    98   147     461 
  g9021/Q                    -       B->Q  R     NO2I1X1        1 13.0   192   138     600 
  g9000/Q                    -       B->Q  F     NA3I1X2        6 57.2   230   159     758 
  g8923/Q                    -       B->Q  R     NO3X1          1  8.7   233   177     936 
  RC_CG_HIER_INST4/g7/Q      -       A->Q  R     OR2X1          1  9.4   111   148    1084 
  RC_CG_HIER_INST4/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1084 
#------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST3/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1034                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  F     DFRRQX4        7 68.3   141   315     315 
  g9056/Q                    -       A->Q  F     BUX2           4 38.8    98   147     461 
  g9021/Q                    -       B->Q  R     NO2I1X1        1 13.0   192   138     600 
  g9000/Q                    -       B->Q  F     NA3I1X2        6 57.2   230   159     758 
  g8925/Q                    -       B->Q  R     NO2I1X1        1  8.7   162   135     893 
  RC_CG_HIER_INST3/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   141    1034 
  RC_CG_HIER_INST3/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1034 
#------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST2/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1430                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                    -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                    -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                    -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                    -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                    -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8962/Q                    -       A->Q  R     AND3X0         1  8.7   286   300    1277 
  RC_CG_HIER_INST2/g7/Q      -       A->Q  R     OR2X1          1  9.4   112   153    1430 
  RC_CG_HIER_INST2/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1430 
#------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST1/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-    1375                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[0]/C                -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                    -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                    -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                    -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g9071/Q                    -       C->Q  F     NA3I1X1        1 12.4   150   108     858 
  g8966/Q                    -       A->Q  R     NO2X2          3 20.6   163   119     976 
  g8960/Q                    -       A->Q  F     NA2X1          4 28.4   188   134    1110 
  g8951/Q                    -       A->Q  R     NO2X1          1  8.7   170   123    1233 
  RC_CG_HIER_INST1/g7/Q      -       A->Q  R     OR2X1          1  9.4   110   142    1375 
  RC_CG_HIER_INST1/enl_reg/D -       -     R     DLLQX1         1    -     -     0    1375 
#------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST16/enl_reg/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     688                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  F     DFRRQX4        7 68.3   141   315     315 
  g9028/Q                     -       AN->Q F     NA2I1X4        3 53.7   117   156     471 
  g2/Q                        -       C->Q  R     NO3I1X4        1 12.3   146   132     602 
  RC_CG_HIER_INST16/g8/Q      -       A->Q  R     OR2X4          1  9.4    44    85     688 
  RC_CG_HIER_INST16/enl_reg/D -       -     R     DLHQX1         1    -     -     0     688 
#-------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST15/enl_reg/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       0            0     
                                              
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     655                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  F     DFRRQX4        7 68.3   141   315     315 
  g9028/Q                     -       AN->Q F     NA2I1X4        3 53.7   117   156     471 
  g8995/Q                     -       B->Q  R     NO2X4          3 26.1   123   101     572 
  RC_CG_HIER_INST15/g8/Q      -       A->Q  R     OR2X4          1  9.4    44    83     655 
  RC_CG_HIER_INST15/enl_reg/D -       -     R     DLHQX1         1    -     -     0     655 
#-------------------------------------------------------------------------------------------



Path 30: MET (5 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST12/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     995                  
             Slack:=       5                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  R     DFRRQX4        7 68.3   183   352     352 
  g9056/Q                     -       A->Q  R     BUX2           4 38.8   109   133     485 
  g9021/Q                     -       B->Q  F     NO2I1X1        1 13.0    89    77     562 
  g9000/Q                     -       B->Q  R     NA3I1X2        6 57.2   306   188     750 
  g7004/Q                     -       A->Q  F     INX1           1  8.7    96    70     821 
  RC_CG_HIER_INST12/g7/Q      -       A->Q  F     OR2X1          1  9.4    82   174     995 
  RC_CG_HIER_INST12/enl_reg/D -       -     F     DLLQX1         1    -     -     0     995 
#-------------------------------------------------------------------------------------------



Path 31: MET (9 ps) Late External Delay Assertion at pin RC_CG_HIER_INST16/g6/B
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST16/enl_reg/G
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST16/g6/B
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     991                  
             Slack:=       9                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST16/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                           -       -     F     latch_d_arrival      -    -     -     -     674 
  RC_CG_HIER_INST16/enl_reg/Q -       -     F     DLHQX1               1 12.4   118   926     926 
  RC_CG_HIER_INST16/g7/Q      -       A->Q  R     INX1                 1  9.2    76    65     991 
  RC_CG_HIER_INST16/g6/B      (b)     -     R     OR2X1                -    -     -     0     991 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 32: MET (20 ps) Late External Delay Assertion at pin RC_CG_HIER_INST15/g6/B
          Group: Bus2IP_Clk
     Startpoint: (R) RC_CG_HIER_INST15/enl_reg/G
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) RC_CG_HIER_INST15/g6/B
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-       0                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     980                  
             Slack:=      20                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST15/enl_reg/G -       -     R     (arrival)            -    -     -     -       0 
  -                           -       -     F     latch_d_arrival      -    -     -     -     664 
  RC_CG_HIER_INST15/enl_reg/Q -       -     F     DLHQX1               1 12.4   118   915     915 
  RC_CG_HIER_INST15/g7/Q      -       A->Q  R     INX1                 1  9.2    76    65     980 
  RC_CG_HIER_INST15/g6/B      (b)     -     R     OR2X1                -    -     -     0     980 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 33: MET (33 ps)
          Group: cg_enable_group_Bus2IP_Clk
     Startpoint: (R) EA_reg[0]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST13/enl_reg/D
          Clock: (F) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     967                  
             Slack:=      33                  

#-------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                  (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------
  EA_reg[0]/C                 -       -     R     (arrival)      5    -     0     -       0 
  EA_reg[0]/Q                 -       C->Q  F     DFRRQX4        7 68.3   141   315     315 
  g9056/Q                     -       A->Q  F     BUX2           4 38.8    98   147     461 
  g9021/Q                     -       B->Q  R     NO2I1X1        1 13.0   192   138     600 
  g9000/Q                     -       B->Q  F     NA3I1X2        6 57.2   230   159     758 
  RC_CG_HIER_INST13/g7/Q      -       A->Q  F     OR2X1          1  9.4    84   208     967 
  RC_CG_HIER_INST13/enl_reg/D -       -     F     DLLQX1         1    -     -     0     967 
#-------------------------------------------------------------------------------------------



Path 34: MET (76 ps) Setup Check with Pin user_int_reg/C->SD
          Group: C2C
     Startpoint: (R) user_int_reg/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) user_int_reg/SD
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     256                  
     Required Time:=    1744                  
      Launch Clock:-       0                  
         Data Path:-    1668                  
             Slack:=      76                  

#--------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                       (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------
  user_int_reg/C  -       -     R     (arrival)      5     -     0     -       0 
  user_int_reg/Q  -       C->Q  R     SDFRQX1        2 331.8  2619  1668    1668 
  user_int_reg/SD -       -     R     SDFRQX1        2     -     -     0    1668 
#--------------------------------------------------------------------------------



Path 35: MET (232 ps) Setup Check with Pin reseta_bit_slv_reg0_reg/C->SE
          Group: C2C
     Startpoint: (R) EA_reg[2]/C
          Clock: (R) Bus2IP_Clk
       Endpoint: (R) reseta_bit_slv_reg0_reg/SE
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     567                  
     Required Time:=    1433                  
      Launch Clock:-       0                  
         Data Path:-    1201                  
             Slack:=     232                  

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                 (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  EA_reg[2]/C                -       -     R     (arrival)     34    -     0     -       0 
  EA_reg[2]/Q                -       C->Q  R     DFRRX4         6 70.1   182   350     350 
  g9054/Q                    -       A->Q  F     INX4           2 27.8    64    50     400 
  g9068/Q                    -       B->Q  R     NA2X4          2 26.9   102    79     479 
  g9018/Q                    -       A->Q  R     BUX2           2 26.9    82   109     588 
  g9017/Q                    -       A->Q  F     INX1           1  9.3    61    52     640 
  g52441/Q                   -       AN->Q F     NO3I1X1        4 28.6   188   204     844 
  g52432/Q                   -       A->Q  R     NA2X1          2 19.4   226   158    1002 
  g52429/Q                   -       A->Q  F     INX1           1  9.8    87    68    1070 
  g52417/Q                   -       A->Q  R     NO2X1          1 14.4   206   131    1201 
  reseta_bit_slv_reg0_reg/SE -       -     R     SDFRRQX2       1    -     -     0    1201 
#------------------------------------------------------------------------------------------



Path 36: MET (254 ps) Setup Check with Pin slv_reg_reg[14][1]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[1]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[14][1]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     140                  
     Required Time:=    1860                  
      Launch Clock:-    1000                  
         Data Path:-     606                  
             Slack:=     254                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[1]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[1]/Q        -       CN->Q F     DFFRQX1        3 35.8   225   451    1451 
  g52583/Q             -       A->Q  F     BUX2           4 31.7    86   155    1606 
  slv_reg_reg[14][1]/D -       -     F     DFRRQX1        4    -     -     0    1606 
#------------------------------------------------------------------------------------



Path 37: MET (254 ps) Setup Check with Pin slv_reg_reg[12][1]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[1]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[12][1]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     140                  
     Required Time:=    1860                  
      Launch Clock:-    1000                  
         Data Path:-     606                  
             Slack:=     254                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[1]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[1]/Q        -       CN->Q F     DFFRQX1        3 35.8   225   451    1451 
  g52583/Q             -       A->Q  F     BUX2           4 31.7    86   155    1606 
  slv_reg_reg[12][1]/D -       -     F     DFRRQX1        4    -     -     0    1606 
#------------------------------------------------------------------------------------



Path 38: MET (284 ps) Setup Check with Pin slv_reg_reg[14][3]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[3]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[14][3]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     139                  
     Required Time:=    1861                  
      Launch Clock:-    1000                  
         Data Path:-     577                  
             Slack:=     284                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[3]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[3]/Q        -       CN->Q F     DFFRQX1        3 29.6   203   431    1431 
  g52578/Q             -       A->Q  F     BUX2           4 28.6    80   146    1577 
  slv_reg_reg[14][3]/D -       -     F     DFRRQX1        4    -     -     0    1577 
#------------------------------------------------------------------------------------



Path 39: MET (284 ps) Setup Check with Pin slv_reg_reg[12][3]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[3]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[12][3]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     139                  
     Required Time:=    1861                  
      Launch Clock:-    1000                  
         Data Path:-     577                  
             Slack:=     284                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[3]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[3]/Q        -       CN->Q F     DFFRQX1        3 29.6   203   431    1431 
  g52578/Q             -       A->Q  F     BUX2           4 28.6    80   146    1577 
  slv_reg_reg[12][3]/D -       -     F     DFRRQX1        4    -     -     0    1577 
#------------------------------------------------------------------------------------



Path 40: MET (299 ps) Late External Delay Assertion at pin RC_CG_HIER_INST2/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST2/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST2/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     701                  
             Slack:=     299                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST2/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     F     latch_d_arrival      -    -     -     -    1452 
  RC_CG_HIER_INST2/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106   701    1701 
  RC_CG_HIER_INST2/g12/B      (b)     -     F     AND2X1               -    -     -     0    1701 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 41: MET (302 ps) Setup Check with Pin slv_reg_reg[14][2]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[2]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[14][2]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     140                  
     Required Time:=    1860                  
      Launch Clock:-    1000                  
         Data Path:-     558                  
             Slack:=     302                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[2]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[2]/Q        -       CN->Q F     DFFRQX1        2 23.3   180   411    1411 
  g52580/Q             -       A->Q  F     BUX2           4 32.8    88   147    1558 
  slv_reg_reg[14][2]/D -       -     F     DFRRQX1        4    -     -     0    1558 
#------------------------------------------------------------------------------------



Path 42: MET (302 ps) Setup Check with Pin slv_reg_reg[12][2]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[2]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[12][2]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     140                  
     Required Time:=    1860                  
      Launch Clock:-    1000                  
         Data Path:-     558                  
             Slack:=     302                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[2]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[2]/Q        -       CN->Q F     DFFRQX1        2 23.3   180   411    1411 
  g52580/Q             -       A->Q  F     BUX2           4 32.8    88   147    1558 
  slv_reg_reg[12][2]/D -       -     F     DFRRQX1        4    -     -     0    1558 
#------------------------------------------------------------------------------------



Path 43: MET (304 ps) Setup Check with Pin slv_reg_reg[14][0]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[0]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[14][0]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     140                  
     Required Time:=    1860                  
      Launch Clock:-    1000                  
         Data Path:-     556                  
             Slack:=     304                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[0]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[0]/Q        -       CN->Q F     DFFRQX1        2 23.3   180   411    1411 
  g52590/Q             -       A->Q  F     BUX2           4 31.2    84   145    1556 
  slv_reg_reg[14][0]/D -       -     F     DFRRQX1        4    -     -     0    1556 
#------------------------------------------------------------------------------------



Path 44: MET (304 ps) Setup Check with Pin slv_reg_reg[12][0]/C->D
          Group: C2C
     Startpoint: (F) endy_reg[0]/CN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) slv_reg_reg[12][0]/D
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
             Setup:-     140                  
     Required Time:=    1860                  
      Launch Clock:-    1000                  
         Data Path:-     556                  
             Slack:=     304                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  endy_reg[0]/CN       -       -     F     (arrival)      4    -     0     -    1000 
  endy_reg[0]/Q        -       CN->Q F     DFFRQX1        2 23.3   180   411    1411 
  g52590/Q             -       A->Q  F     BUX2           4 31.2    84   145    1556 
  slv_reg_reg[12][0]/D -       -     F     DFRRQX1        4    -     -     0    1556 
#------------------------------------------------------------------------------------



Path 45: MET (322 ps) Late External Delay Assertion at pin RC_CG_HIER_INST11/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST11/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST11/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     678                  
             Slack:=     322                  

#--------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST11/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                            -       -     F     latch_d_arrival      -    -     -     -    1430 
  RC_CG_HIER_INST11/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106   678    1678 
  RC_CG_HIER_INST11/g12/B      (b)     -     F     AND2X1               -    -     -     0    1678 
#--------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 46: MET (322 ps) Late External Delay Assertion at pin RC_CG_HIER_INST9/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST9/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST9/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     678                  
             Slack:=     322                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST9/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     F     latch_d_arrival      -    -     -     -    1430 
  RC_CG_HIER_INST9/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106   678    1678 
  RC_CG_HIER_INST9/g12/B      (b)     -     F     AND2X1               -    -     -     0    1678 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 47: MET (322 ps) Late External Delay Assertion at pin RC_CG_HIER_INST8/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST8/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST8/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     678                  
             Slack:=     322                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST8/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     F     latch_d_arrival      -    -     -     -    1430 
  RC_CG_HIER_INST8/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106   678    1678 
  RC_CG_HIER_INST8/g12/B      (b)     -     F     AND2X1               -    -     -     0    1678 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 48: MET (322 ps) Late External Delay Assertion at pin RC_CG_HIER_INST5/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST5/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST5/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     678                  
             Slack:=     322                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST5/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     F     latch_d_arrival      -    -     -     -    1429 
  RC_CG_HIER_INST5/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106   678    1678 
  RC_CG_HIER_INST5/g12/B      (b)     -     F     AND2X1               -    -     -     0    1678 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 49: MET (322 ps) Late External Delay Assertion at pin RC_CG_HIER_INST1/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST1/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST1/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     678                  
             Slack:=     322                  

#-------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST1/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                           -       -     F     latch_d_arrival      -    -     -     -    1429 
  RC_CG_HIER_INST1/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106   678    1678 
  RC_CG_HIER_INST1/g12/B      (b)     -     F     AND2X1               -    -     -     0    1678 
#-------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.



Path 50: MET (331 ps) Late External Delay Assertion at pin RC_CG_HIER_INST10/g12/B
          Group: Bus2IP_Clk
     Startpoint: (F) RC_CG_HIER_INST10/enl_reg/GN
          Clock: (F) Bus2IP_Clk
       Endpoint: (F) RC_CG_HIER_INST10/g12/B
          Clock: (R) Bus2IP_Clk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-       0                  
     Required Time:=    2000                  
      Launch Clock:-    1000                  
         Data Path:-     669                  
             Slack:=     331                  

#--------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  RC_CG_HIER_INST10/enl_reg/GN -       -     F     (arrival)            -    -     -     -    1000 
  -                            -       -     F     latch_d_arrival      -    -     -     -    1420 
  RC_CG_HIER_INST10/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106   669    1669 
  RC_CG_HIER_INST10/g12/B      (b)     -     F     AND2X1               -    -     -     0    1669 
#--------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

