`include "global.sv"
`include "timescale.sv"
module bias_fc1_rom(
	input			clk,
	input							rstn,
	input	[`W_OUTPUT_BATCH:0]		aa,
	input							cena,
	output reg		[`WDP_BIAS*`OUTPUT_NUM_FC1 -1:0]	qa
	);
	
	logic [0:`OUTPUT_BATCH_FC1-1][0:`OUTPUT_NUM_FC1-1][`WD_BIAS:0] weight	 = {
-66'd46346687148457984,  66'd183175922768150528,  -66'd318608233159720960,  66'd10320032244432896,  66'd347105203729727488,  -66'd96048035812868096,  66'd649876174482178048,  -66'd440716936523808768,  -66'd11315736660148224,  66'd24228277736439808,  -66'd455270553465389056,  -66'd130716616689188864,  66'd214264923281162240,  66'd475140137328574464,  -66'd608775811360620544,  -66'd18766646998990848,  
-66'd98898794585784320,  66'd490793643855052800,  66'd808842740992311296,  -66'd302751145183412224,  -66'd193041668805492736,  -66'd77159336580743168,  -66'd81512921590398976,  66'd10933404040167424,  -66'd46903027147210752,  -66'd265336121699860480,  -66'd3675769913999360,  66'd329257965347405824,  66'd682455253768994816,  -66'd136595370355458048,  -66'd83217740139069440,  66'd233691438318092288,  
-66'd75989997374668800,  -66'd220261934576959488,  66'd163135622544883712,  -66'd61468897630486528,  66'd145388010223960064,  66'd434156391159037952,  -66'd5093488689414144,  -66'd331118064143695872,  66'd31724574068441088,  -66'd457573858526887936,  -66'd3953018911326208,  -66'd80681922728034304,  -66'd195509179056652288,  -66'd24556527054487552,  66'd170624688299442176,  -66'd223603281694294016,  
66'd625775841674002432,  -66'd324948051565215744,  -66'd211699968811991040,  66'd416398900413333504,  -66'd357984424609972224,  -66'd7540773939576832,  66'd62432379054063616,  -66'd108284079811592192,  66'd431349715930447872,  -66'd209202462509236224,  66'd38842872476205056,  66'd99212739515252736,  66'd293579259702673408,  66'd169681702459801600,  -66'd57764600006836224,  -66'd34610081274265600
	};
	
	always @(`CLK_RST_EDGE)
		if (`RST)			qa <= 0;
		else if (!cena)		qa <= weight[aa];	
endmodule


