// Seed: 3215617629
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15;
endmodule
program module_1 (
    output logic id_0
    , id_5,
    output tri0 id_1,
    output supply0 id_2,
    output uwire id_3
);
  reg id_6, id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always @(posedge id_6 or posedge id_6) $signed(79);
  ;
  always @(posedge -1) begin : LABEL_0
    $signed(66);
    ;
    SystemTFIdentifier(-1, id_6);
    id_0 <= 1;
    id_6 = 1;
  end
endprogram
