<module name="J7AEP_GPU_BXS464_WRAP0_GPU_SS_0_CORE_MMRS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CORE_MMRS_RGX_CR_CLK_CTRL" acronym="CORE_MMRS_RGX_CR_CLK_CTRL" offset="0x0" width="64" description="
                        Core Module Clock Control Modes.
                        Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating.
                         This register is generally controlled by the GPU firmware and should be set to AUTO.
                         Clock gating reduces the power consumed by the device.
                    ">
		<bitfield id="RESERVED_54" width="10" begin="63" end="54" resetval="0x0" description="" range="63 - 54" rwaccess="R"/> 
		<bitfield id="USCS" width="2" begin="53" end="52" resetval="0x2" description="" range="53 - 52" rwaccess="R/W"/> 
		<bitfield id="PBE" width="2" begin="51" end="50" resetval="0x2" description="" range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="MCU_L1" width="2" begin="49" end="48" resetval="0x2" description="" range="49 - 48" rwaccess="R/W"/> 
		<bitfield id="CDM" width="2" begin="47" end="46" resetval="0x2" description="" range="47 - 46" rwaccess="R/W"/> 
		<bitfield id="SIDEKICK" width="2" begin="45" end="44" resetval="0x2" description="" range="45 - 44" rwaccess="R/W"/> 
		<bitfield id="BIF_SIDEKICK" width="2" begin="43" end="42" resetval="0x2" description="" range="43 - 42" rwaccess="R/W"/> 
		<bitfield id="BIF" width="2" begin="41" end="40" resetval="0x2" description="" range="41 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_30" width="10" begin="39" end="30" resetval="0x0" description="" range="39 - 30" rwaccess="R"/> 
		<bitfield id="TPU_MCU_DEMUX" width="2" begin="29" end="28" resetval="0x2" description="" range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="MCU_L0" width="2" begin="27" end="26" resetval="0x2" description="" range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="TPU" width="2" begin="25" end="24" resetval="0x2" description="" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="2" begin="23" end="22" resetval="0x0" description="" range="23 - 22" rwaccess="R"/> 
		<bitfield id="USC" width="2" begin="21" end="20" resetval="0x2" description="" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="RESERVED_18" width="2" begin="19" end="18" resetval="0x0" description="" range="19 - 18" rwaccess="R"/> 
		<bitfield id="SLC" width="2" begin="17" end="16" resetval="0x2" description="" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="UVS" width="2" begin="15" end="14" resetval="0x2" description="" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="PDS" width="2" begin="13" end="12" resetval="0x2" description="" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="VDM" width="2" begin="11" end="10" resetval="0x2" description="" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PM" width="2" begin="9" end="8" resetval="0x2" description="" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="GPP" width="2" begin="7" end="6" resetval="0x2" description="" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="TE" width="2" begin="5" end="4" resetval="0x2" description="" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="TSP" width="2" begin="3" end="2" resetval="0x2" description="" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="ISP" width="2" begin="1" end="0" resetval="0x2" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CLK_STATUS" acronym="CORE_MMRS_RGX_CR_CLK_STATUS" offset="0x8" width="64" description="
                        Reports the current module clock status
                        Clock gating state reflects the condition of the clock for each module
                    ">
		<bitfield id="RESERVED_27" width="37" begin="63" end="27" resetval="0x0" description="" range="63 - 27" rwaccess="R"/> 
		<bitfield id="USCS" width="1" begin="26" end="26" resetval="0x0" description="" range="26" rwaccess="R"/> 
		<bitfield id="PBE" width="1" begin="25" end="25" resetval="0x0" description="" range="25" rwaccess="R"/> 
		<bitfield id="MCU_L1" width="1" begin="24" end="24" resetval="0x0" description="" range="24" rwaccess="R"/> 
		<bitfield id="CDM" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R"/> 
		<bitfield id="SIDEKICK" width="1" begin="22" end="22" resetval="0x1" description="" range="22" rwaccess="R"/> 
		<bitfield id="BIF_SIDEKICK" width="1" begin="21" end="21" resetval="0x1" description="" range="21" rwaccess="R"/> 
		<bitfield id="BIF" width="1" begin="20" end="20" resetval="0x0" description="" range="20" rwaccess="R"/> 
		<bitfield id="RESERVED_15" width="5" begin="19" end="15" resetval="0x0" description="" range="19 - 15" rwaccess="R"/> 
		<bitfield id="TPU_MCU_DEMUX" width="1" begin="14" end="14" resetval="0x0" description="" range="14" rwaccess="R"/> 
		<bitfield id="MCU_L0" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R"/> 
		<bitfield id="TPU" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R"/> 
		<bitfield id="RESERVED_11" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R"/> 
		<bitfield id="USC" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R"/> 
		<bitfield id="RESERVED_9" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R"/> 
		<bitfield id="SLC" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R"/> 
		<bitfield id="UVS" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="PDS" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="VDM" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="PM" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="GPP" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="TE" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="TSP" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="ISP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PRODUCT_ID" acronym="CORE_MMRS_RGX_CR_PRODUCT_ID" offset="0x18" width="64" description="
                        Reports the product ID
                        Product ID Register
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="IMG_PRODUCT_ID" width="16" begin="31" end="16" resetval="0x2119" description="                             IMG Product ID                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID" acronym="CORE_MMRS_RGX_CR_CORE_ID" offset="0x20" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_IP_INTEGRATOR_ID" acronym="CORE_MMRS_RGX_CR_CORE_IP_INTEGRATOR_ID" offset="0x28" width="64" description="
                        Reports the product ID
                        Core IP Integrator ID Register
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             IP company ID/Designer                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_IP_CHANGELIST" acronym="CORE_MMRS_RGX_CR_CORE_IP_CHANGELIST" offset="0x30" width="64" description="
                        Reports the version control ID
                        Core IP Changelist Register
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Version control ID                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_POWER_EVENT" acronym="CORE_MMRS_RGX_CR_POWER_EVENT" offset="0x38" width="64" description="
                        Allows the firmware to request a power-up or power-down operation to an external (to Rogue) power-management controller
                        When the power event operation is accepted, the firmware will either receive an RGX_CR_EVENT_STATUS_POWER_COMPLETE or RGX_CR_EVENT_STATUS_POWER_ABORT.
                         On receipt of the reponse it will de-assert the request before issuing another request.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="GPU_MASK" width="8" begin="31" end="24" resetval="0x0" description="                             One bit per GPU indicating which GPUs are considered for the power event.                                                       " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DOMAIN" width="16" begin="23" end="8" resetval="0x0" description="                             sets which power island is enabled for the current power event request; bit0:jones,                              bit1-8:dusts, bit9-12:blackpearls                         " range="23 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="6" begin="7" end="2" resetval="0x0" description="" range="7 - 2" rwaccess="R"/> 
		<bitfield id="REQ" width="1" begin="1" end="1" resetval="0x0" description="                             Set when a power event operation is requested                          " range="1" rwaccess="R/W"/> 
		<bitfield id="TYPE" width="1" begin="0" end="0" resetval="0x0" description="                             The requested power event operation                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_DUSTS_ENABLE" acronym="CORE_MMRS_RGX_CR_DUSTS_ENABLE" offset="0x50" width="64" description="
                        Controls how many Dual Unified Shading and Texturing Units (DUSTs) are enabled.
                         Each DUST Contain 2 USCs and a TPU module. (Available on 2.
                        X.X.X cores and above).
                        Only applicable in cores with a B.V.N.C > 2.0.0.0
                        Controls how many Dual Unified Shading and Texturing Units (DUSTs) are enabled.
                         Each DUST Contain 2 USCs and TPU module.
                        Each DUST Contains 2 USCs and a TPU module.
                        Please refer to the Customer User Guide for valid combinations.
                        
                        The value of this register can be overridden by the dusts_enable port at the top level.
                        
                        1: DustA enabled.
                        3: DustB enabled.
                        7: DustC enabled.
                        15: DustD enabled
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="ENABLE" width="8" begin="7" end="0" resetval="0x255" description="                             Dusts enabled                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_DUSTS_FUSE" acronym="CORE_MMRS_RGX_CR_DUSTS_FUSE" offset="0x58" width="64" description="
                        Indicates how many of the available DUST modules are enabled on the Silicon.
                         (Available on 2.X.X.X cores and above).
                        Shows the raw value of dusts_enable port.
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="ENABLE" width="8" begin="7" end="0" resetval="0x255" description="                             Dusts enabled                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CLK_XTPLUS_CTRL" acronym="CORE_MMRS_RGX_CR_CLK_XTPLUS_CTRL" offset="0x80" width="64" description="
                        Core Module Clock Control Modes.
                        Allows individual domain clocks to be forced off, forced on or operate under automatic pipeline activity based clock gating.
                         This register is generally controlled by the GPU firmware and should be set to AUTO.
                         Clock gating reduces the power consumed by the device.
                    ">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="ASTC" width="2" begin="35" end="34" resetval="0x2" description="" range="35 - 34" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="34" begin="33" end="0" resetval="0x0" description="" range="33 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CLK_XTPLUS_STATUS" acronym="CORE_MMRS_RGX_CR_CLK_XTPLUS_STATUS" offset="0x88" width="64" description="
                        Reports the current module clock status
                        Clock gating state reflects the condition of the clock for each module
                    ">
		<bitfield id="RESERVED_10" width="54" begin="63" end="10" resetval="0x0" description="" range="63 - 10" rwaccess="R"/> 
		<bitfield id="IPF" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R"/> 
		<bitfield id="COMPUTE" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R"/> 
		<bitfield id="ASTC" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="PIXEL" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="VERTEX" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="RESERVED_4" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="PDS_SHARED" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="BIF_BLACKPEARL" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="USC_SHARED" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="GEOMETRY" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SOC_TIMER_GRAY" acronym="CORE_MMRS_RGX_CR_SOC_TIMER_GRAY" offset="0xE0" width="64" description="
                        This register contains the value of a 64-bit external gray coded timer.
                         (Available on 2.X.X.X cores and above).
                    ">
		<bitfield id="VALUE" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SOC_TIMER_BINARY" acronym="CORE_MMRS_RGX_CR_SOC_TIMER_BINARY" offset="0xE8" width="64" description="
                        This register contains the value of a 64-bit external binary coded timer.
                        
                    ">
		<bitfield id="VALUE" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SOFT_RESET" acronym="CORE_MMRS_RGX_CR_SOFT_RESET" offset="0x100" width="64" description="
                        Core soft reset control register.
                        Write a '1' to reset and a '0' to clear
                        See the soft reset section in the TRM to understand how to use the soft reset register.
                        
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="TILING_CORE" width="1" begin="59" end="59" resetval="0x0" description="" range="59" rwaccess="R"/> 
		<bitfield id="TE3" width="1" begin="58" end="58" resetval="0x0" description="" range="58" rwaccess="R"/> 
		<bitfield id="VCE" width="1" begin="57" end="57" resetval="0x0" description="" range="57" rwaccess="R"/> 
		<bitfield id="VBS" width="1" begin="56" end="56" resetval="0x0" description="" range="56" rwaccess="R"/> 
		<bitfield id="RESERVED_35" width="21" begin="55" end="35" resetval="0x0" description="" range="55 - 35" rwaccess="R"/> 
		<bitfield id="MMU" width="1" begin="34" end="34" resetval="0x0" description="" range="34" rwaccess="R/W"/> 
		<bitfield id="RESERVED_33" width="1" begin="33" end="33" resetval="0x0" description="" range="33" rwaccess="R"/> 
		<bitfield id="CPU" width="1" begin="32" end="32" resetval="0x0" description="                             Includes MTS and META or MIPS                         " range="32" rwaccess="R/W"/> 
		<bitfield id="RASCAL_CORE" width="1" begin="31" end="31" resetval="0x0" description="                             Note that the RASL_CORE bit affects logic related to the reading and writing of registers.                              This soft reset should therefore be used with caution.                              Upon power down events it is necessary to reset every register,                              so this bit should be used, but it must be release before any other resets,                              or beofre anyu other registers are programmed                         " range="31" rwaccess="R/W"/> 
		<bitfield id="DUST_B_CORE" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="DUST_A_CORE" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R/W"/> 
		<bitfield id="RESERVED_28" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="SLC" width="1" begin="27" end="27" resetval="0x0" description="" range="27" rwaccess="R/W"/> 
		<bitfield id="RESERVED_26" width="1" begin="26" end="26" resetval="0x0" description="" range="26" rwaccess="R"/> 
		<bitfield id="UVS" width="1" begin="25" end="25" resetval="0x0" description="" range="25" rwaccess="R/W"/> 
		<bitfield id="TE" width="1" begin="24" end="24" resetval="0x0" description="" range="24" rwaccess="R/W"/> 
		<bitfield id="GPP" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R/W"/> 
		<bitfield id="RESERVED_21" width="2" begin="22" end="21" resetval="0x0" description="" range="22 - 21" rwaccess="R"/> 
		<bitfield id="PM" width="1" begin="20" end="20" resetval="0x0" description="" range="20" rwaccess="R/W"/> 
		<bitfield id="PBE" width="1" begin="19" end="19" resetval="0x0" description="" range="19" rwaccess="R/W"/> 
		<bitfield id="USC_SHARED" width="1" begin="18" end="18" resetval="0x0" description="" range="18" rwaccess="R/W"/> 
		<bitfield id="MCU_L1" width="1" begin="17" end="17" resetval="0x0" description="" range="17" rwaccess="R/W"/> 
		<bitfield id="BIF" width="1" begin="16" end="16" resetval="0x0" description="                             Bifpmcache BIF                         " range="16" rwaccess="R/W"/> 
		<bitfield id="CDM" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R/W"/> 
		<bitfield id="VDM" width="1" begin="14" end="14" resetval="0x0" description="" range="14" rwaccess="R/W"/> 
		<bitfield id="RESERVED_13" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R"/> 
		<bitfield id="PDS" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R/W"/> 
		<bitfield id="ISP" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R/W"/> 
		<bitfield id="TSP" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R/W"/> 
		<bitfield id="RESERVED_6" width="4" begin="9" end="6" resetval="0x0" description="" range="9 - 6" rwaccess="R"/> 
		<bitfield id="SYSARB" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R/W"/> 
		<bitfield id="TPU_MCU_DEMUX" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="MCU_L0" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="TPU" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="USC" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SOFT_RESET2" acronym="CORE_MMRS_RGX_CR_SOFT_RESET2" offset="0x108" width="64" description="
                        Core soft reset control register.
                        Write a '1' to reset and a '0' to clear
                        See the soft reset section in the TRM to understand how to use the soft reset register.
                        
                    ">
		<bitfield id="RESERVED_11" width="53" begin="63" end="11" resetval="0x0" description="" range="63 - 11" rwaccess="R"/> 
		<bitfield id="ASTC" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R/W"/> 
		<bitfield id="BLACKPEARL" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R"/> 
		<bitfield id="RESERVED_8" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R"/> 
		<bitfield id="IPF" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="GEOMETRY" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="USC_SHARED" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="PDS_SHARED" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="BIF_BLACKPEARL" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="PIXEL" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="RESERVED_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="VERTEX" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CONTEXT_SWITCH_ENABLE" acronym="CORE_MMRS_RGX_CR_CONTEXT_SWITCH_ENABLE" offset="0x120" width="64" description="
                        The use of the this register has been deprecated.
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="SOFT_RESET" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="IPF" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="VDM" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="CDM" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_EVENT_ENABLE" acronym="CORE_MMRS_RGX_CR_EVENT_ENABLE" offset="0x128" width="64" description="
                        This register is used to enable GPU interrupts directly to the host
                        Writing a '1' to a bit field enables the relevant event
                        This register should only be programmed when the META firmware is not used
                        If the META firmware is used, the GPU interrupt enables must be programmed in RGX_CR_DMn_INTERRUPT_ENABLE instead
                    ">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="SAFETY" width="1" begin="20" end="20" resetval="0x0" description="                             Indicates an interrupt event from an active safety feature has been received                         " range="20" rwaccess="R/W"/> 
		<bitfield id="SLAVE_REQ" width="1" begin="19" end="19" resetval="0x0" description="                             Indicates an interrupt event from a slave has been received.                         " range="19" rwaccess="R/W"/> 
		<bitfield id="RESERVED_16" width="3" begin="18" end="16" resetval="0x0" description="" range="18 - 16" rwaccess="R"/> 
		<bitfield id="USC_TRIGGER" width="1" begin="15" end="15" resetval="0x0" description="                             One or more USC has executed a nop.trigger instruction                          " range="15" rwaccess="R/W"/> 
		<bitfield id="ZLS_FINISHED" width="1" begin="14" end="14" resetval="0x0" description="                             ZLS has finished all tiles in a Render                          " range="14" rwaccess="R/W"/> 
		<bitfield id="GPIO_ACK" width="1" begin="13" end="13" resetval="0x0" description="                             General Purpose ouput acknowledgement                          " range="13" rwaccess="R/W"/> 
		<bitfield id="GPIO_REQ" width="1" begin="12" end="12" resetval="0x0" description="                             General Purpose input request                          " range="12" rwaccess="R/W"/> 
		<bitfield id="POWER_ABORT" width="1" begin="11" end="11" resetval="0x0" description="                             The requested power operation has been denied.                         " range="11" rwaccess="R/W"/> 
		<bitfield id="POWER_COMPLETE" width="1" begin="10" end="10" resetval="0x0" description="                             The requested power operation has completed                          " range="10" rwaccess="R/W"/> 
		<bitfield id="MMU_PAGE_FAULT" width="1" begin="9" end="9" resetval="0x0" description="                             An MMU page fault has occurred                          " range="9" rwaccess="R/W"/> 
		<bitfield id="PM_3D_MEM_FREE" width="1" begin="8" end="8" resetval="0x0" description="                             PM memory allocation completed for the current render                          " range="8" rwaccess="R/W"/> 
		<bitfield id="PM_OUT_OF_MEMORY" width="1" begin="7" end="7" resetval="0x0" description="                             PM memory allocation failed for a macro-tile                          " range="7" rwaccess="R/W"/> 
		<bitfield id="TA_TERMINATE" width="1" begin="6" end="6" resetval="0x0" description="                             The TE has aborted a macro tile after a failted PM allocation request                          " range="6" rwaccess="R/W"/> 
		<bitfield id="TA_FINISHED" width="1" begin="5" end="5" resetval="0x0" description="                             The TA phase has completed                          " range="5" rwaccess="R/W"/> 
		<bitfield id="ISP_END_MACROTILE" width="1" begin="4" end="4" resetval="0x0" description="                             ISP End-of-Macrotile                          " range="4" rwaccess="R/W"/> 
		<bitfield id="PIXELBE_END_RENDER" width="1" begin="3" end="3" resetval="0x0" description="                             The 3D phase has completed                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPUTE_FINISHED" width="1" begin="2" end="2" resetval="0x0" description="                             The compute phase has completed                          " range="2" rwaccess="R/W"/> 
		<bitfield id="KERNEL_FINISHED" width="1" begin="1" end="1" resetval="0x0" description="                             A compute kernel has completed and updated the associated event object in external memory                          " range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_EVENT_STATUS" offset="0x130" width="64" description="
                        The event status register indicate the source of an interrupt generated by PowerVR RGX
                        These events only schedule an interrupt context thread to run on META when the appropriate enables are set in RGX_CR_DMn_INTERRUPT_ENABLE
                    ">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="SAFETY" width="1" begin="20" end="20" resetval="0x0" description="                             Indicates an interrupt event from an active safety feature has been received                         " range="20" rwaccess="R/W"/> 
		<bitfield id="SLAVE_REQ" width="1" begin="19" end="19" resetval="0x0" description="                             Indicates an interrupt event from a slave has been received.                         " range="19" rwaccess="R/W"/> 
		<bitfield id="RESERVED_16" width="3" begin="18" end="16" resetval="0x0" description="" range="18 - 16" rwaccess="R"/> 
		<bitfield id="USC_TRIGGER" width="1" begin="15" end="15" resetval="0x0" description="                             One or more USC has executed a nop.trigger instruction                          " range="15" rwaccess="R/W"/> 
		<bitfield id="ZLS_FINISHED" width="1" begin="14" end="14" resetval="0x0" description="                             ZLS has finished all tiles in a Render                          " range="14" rwaccess="R/W"/> 
		<bitfield id="GPIO_ACK" width="1" begin="13" end="13" resetval="0x0" description="                             General Purpose ouput acknowledgement                          " range="13" rwaccess="R/W"/> 
		<bitfield id="GPIO_REQ" width="1" begin="12" end="12" resetval="0x0" description="                             General Purpose input request                          " range="12" rwaccess="R/W"/> 
		<bitfield id="POWER_ABORT" width="1" begin="11" end="11" resetval="0x0" description="                             The requested power operation has been denied.                         " range="11" rwaccess="R/W"/> 
		<bitfield id="POWER_COMPLETE" width="1" begin="10" end="10" resetval="0x0" description="                             The requested power operation has completed                          " range="10" rwaccess="R/W"/> 
		<bitfield id="MMU_PAGE_FAULT" width="1" begin="9" end="9" resetval="0x0" description="                             An MMU page fault has occurred                          " range="9" rwaccess="R/W"/> 
		<bitfield id="PM_3D_MEM_FREE" width="1" begin="8" end="8" resetval="0x0" description="                             PM memory allocation completed for the current render                          " range="8" rwaccess="R/W"/> 
		<bitfield id="PM_OUT_OF_MEMORY" width="1" begin="7" end="7" resetval="0x0" description="                             PM memory allocation failed for a macro-tile                          " range="7" rwaccess="R/W"/> 
		<bitfield id="TA_TERMINATE" width="1" begin="6" end="6" resetval="0x0" description="                             The TE has aborted a macro tile after a failted PM allocation request                          " range="6" rwaccess="R/W"/> 
		<bitfield id="TA_FINISHED" width="1" begin="5" end="5" resetval="0x0" description="                             The TA phase has completed                          " range="5" rwaccess="R/W"/> 
		<bitfield id="ISP_END_MACROTILE" width="1" begin="4" end="4" resetval="0x0" description="                             ISP End-of-Macrotile                          " range="4" rwaccess="R/W"/> 
		<bitfield id="PIXELBE_END_RENDER" width="1" begin="3" end="3" resetval="0x0" description="                             The 3D phase has completed                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPUTE_FINISHED" width="1" begin="2" end="2" resetval="0x0" description="                             The compute phase has completed                          " range="2" rwaccess="R/W"/> 
		<bitfield id="KERNEL_FINISHED" width="1" begin="1" end="1" resetval="0x0" description="                             A compute kernel has completed and updated the associated event object in external memory                          " range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_EVENT_CLEAR" offset="0x138" width="64" description="
                        This register is used to clear event interrupts.
                        Writing a '1' to a bit field clears the relevant event.
                    ">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="SAFETY" width="1" begin="20" end="20" resetval="0x0" description="                             Indicates an interrupt event from an active safety feature has been received                         " range="20" rwaccess="W"/> 
		<bitfield id="SLAVE_REQ" width="1" begin="19" end="19" resetval="0x0" description="                             Indicates an interrupt event from a slave has been received.                         " range="19" rwaccess="W"/> 
		<bitfield id="RESERVED_16" width="3" begin="18" end="16" resetval="0x0" description="" range="18 - 16" rwaccess="R"/> 
		<bitfield id="USC_TRIGGER" width="1" begin="15" end="15" resetval="0x0" description="                             One or more USC has executed a nop.trigger instruction                          " range="15" rwaccess="W"/> 
		<bitfield id="ZLS_FINISHED" width="1" begin="14" end="14" resetval="0x0" description="                             ZLS has finished all tiles in a Render                          " range="14" rwaccess="W"/> 
		<bitfield id="GPIO_ACK" width="1" begin="13" end="13" resetval="0x0" description="                             General Purpose ouput acknowledgement                          " range="13" rwaccess="W"/> 
		<bitfield id="GPIO_REQ" width="1" begin="12" end="12" resetval="0x0" description="                             General Purpose input request                          " range="12" rwaccess="W"/> 
		<bitfield id="POWER_ABORT" width="1" begin="11" end="11" resetval="0x0" description="                             The requested power operation has been denied.                         " range="11" rwaccess="W"/> 
		<bitfield id="POWER_COMPLETE" width="1" begin="10" end="10" resetval="0x0" description="                             The requested power operation has completed                          " range="10" rwaccess="W"/> 
		<bitfield id="MMU_PAGE_FAULT" width="1" begin="9" end="9" resetval="0x0" description="                             An MMU page fault has occurred                          " range="9" rwaccess="W"/> 
		<bitfield id="PM_3D_MEM_FREE" width="1" begin="8" end="8" resetval="0x0" description="                             PM memory allocation completed for the current render                          " range="8" rwaccess="W"/> 
		<bitfield id="PM_OUT_OF_MEMORY" width="1" begin="7" end="7" resetval="0x0" description="                             PM memory allocation failed for a macro-tile                          " range="7" rwaccess="W"/> 
		<bitfield id="TA_TERMINATE" width="1" begin="6" end="6" resetval="0x0" description="                             The TE has aborted a macro tile after a failted PM allocation request                          " range="6" rwaccess="W"/> 
		<bitfield id="TA_FINISHED" width="1" begin="5" end="5" resetval="0x0" description="                             The TA phase has completed                          " range="5" rwaccess="W"/> 
		<bitfield id="ISP_END_MACROTILE" width="1" begin="4" end="4" resetval="0x0" description="                             ISP End-of-Macrotile                          " range="4" rwaccess="W"/> 
		<bitfield id="PIXELBE_END_RENDER" width="1" begin="3" end="3" resetval="0x0" description="                             The 3D phase has completed                          " range="3" rwaccess="W"/> 
		<bitfield id="COMPUTE_FINISHED" width="1" begin="2" end="2" resetval="0x0" description="                             The compute phase has completed                          " range="2" rwaccess="W"/> 
		<bitfield id="KERNEL_FINISHED" width="1" begin="1" end="1" resetval="0x0" description="                             A compute kernel has completed and updated the associated event object in external memory                          " range="1" rwaccess="W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_GPIO_OUTPUT_DATA" acronym="CORE_MMRS_RGX_CR_GPIO_OUTPUT_DATA" offset="0x140" width="64" description="
                        General Purpose Input/Output interface for implementing communication protocol between HW external to Rogue and the firmware
                        These registers are connected to top-level pins
                        These registers are driven by the firmware. When the request is accepted (by HW external to Rogue),
                         an interrupt will be raised via RGX_CR_EVENT_STATUS_GPIO_ACK
                        The purpose and use of these registers depends upon the system implementation.
                        
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="                             The data the firmware wants to transfer                          " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_GPIO_OUTPUT_REQ" acronym="CORE_MMRS_RGX_CR_GPIO_OUTPUT_REQ" offset="0x148" width="64" description="
                        General Purpose Input/Output interface for implementing communication protocol between HW external to Rogue and the firmware
                        This register is connected to a top-level pin
                        This register is driven by the firmware. When the request is accepted (by HW external to Rogue),
                         an interrupt will be raised via RGX_CR_EVENT_STATUS_GPIO_ACK
                        This signal is set to indicate output data is ready to be sampled.
                        
                        The purpose and use of these registers depends upon the system implementation.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="REQ" width="1" begin="0" end="0" resetval="0x0" description="                             Set when the firmware wants to communicate with a external HW                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_GPIO_INPUT_DATA" acronym="CORE_MMRS_RGX_CR_GPIO_INPUT_DATA" offset="0x150" width="64" description="
                        General Purpose Input/Output interface for implementing communication protocol between HW external to Rogue and the firmware
                        This register is connected to top-level pins
                        This register is driven by HW external to rogue before raising an RGX_CR_EVENT_STATUS_GPIO_ACK event
                        The purpose and use of these registers depends upon the system implementation.
                        
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="                             The incoming data from HW external to Rogue                          " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_GPIO_INPUT_ACK" acronym="CORE_MMRS_RGX_CR_GPIO_INPUT_ACK" offset="0x158" width="64" description="
                        General Purpose Input/Output interface for implementing communication protocol between HW external to Rogue and the firmware
                        This register is connected to a top-level pin
                        This register is driven by external HW in response to an RGX_CR_EVENT_STATUS_GPIO_REQ event.
                         Setting this signal completes the
                        transaction. Once the data (input data) has been sampled the REQ signal should be de-asserted by the firmware.
                         The ACK signal
                        should be de-assert by external hard in reposnse. Once this is complete the firmware can commence the next transaction.
                        
                        The purpose and use of these registers depends upon the system implementation.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ACK" width="1" begin="0" end="0" resetval="0x0" description="                             Set by the firmware when it has acknowledged the incoming request                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TIMER" acronym="CORE_MMRS_RGX_CR_TIMER" offset="0x160" width="64" description="
                        This register contains the value of a 48-bit internal timer.
                        
                        The timer runs continuously, and wraps at the top end.
                        It counts 256 cycles at the core clock frequency.
                        This means that at 100 MHz:
                        1 count value = 1/100MHz = 256 * 10 * 10^-9 seconds = 2.
                        56 us
                        In order to avoid having to issue three 32-bit reads to detect the lower 32-bits wrapping,
                         the MSB of the low 32-bit word is duplicated in the MSB of the high 32-bit word.
                        
                    ">
		<bitfield id="BIT31" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="RESERVED_48" width="15" begin="62" end="48" resetval="0x0" description="" range="62 - 48" rwaccess="R"/> 
		<bitfield id="VALUE" width="48" begin="47" end="0" resetval="0x0" description="" range="47 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_AXI_EXACCESS" acronym="CORE_MMRS_RGX_CR_AXI_EXACCESS" offset="0x168" width="64" description="
                        AXI exclusive access enable register
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOCIF_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             enable the exclusive access logic in the socif img_axi2img.                             vhd module                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_MLIST_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_MLIST_LOAD" offset="0x190" width="64" description="
                        This register is part of the parameter management, which controls the allocation and de-allocation of memory for the 3D display list (parameters).
                        
                        The MLIST is the list of Pages which have been allocated to thew MMU,
                         to map ALIST pages into the parameter manmagement physical memory.
                        
                        It is controlled by IMGs Services and Firmware. This register triggers the loading of the pointer to this list.
                        
                        Note that as this list sits in it's own virtual address space it is effectively a count of the pages currently allocated to the render target for
                        mapping the pages from a virtual to physical address space.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             A write to this register will cause the MLIST pointer to be loaded from either PM_MLIST0_START_OF or PM_MLIST1_START_OF,                                                          depending upon the Context ID contained in PM_CONTEXT_ID_MLS_LS.                              A read to this register return '1' until this operation has completed.                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_MLIST_CLEAR" acronym="CORE_MMRS_RGX_CR_PM_TASK_MLIST_CLEAR" offset="0x198" width="64" description="
                        This register is part of the parameter management, which controls the allocation and de-allocation of memory for the 3D display list (parameters).
                        
                        The MLIST is the list of Pages which have been allocated to thew MMU,
                         to map ALIST pages into the parameter manmagement physical memory.
                        
                        It is controlled by IMGs Services and Firmware. This register triggers resets the pointer to the MLIST to 0.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             A write to this register will cause the MLIST pointer to be reset to 0.                                                          A read to this register return '1' until this operation has completed.                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_MAX_RENDER_TARGET" acronym="CORE_MMRS_RGX_CR_PM_TA_MAX_RENDER_TARGET" offset="0x1A0" width="64" description="
                        This register is deprecated and has no function.
                    ">
		<bitfield id="RESERVED_11" width="53" begin="63" end="11" resetval="0x0" description="" range="63 - 11" rwaccess="R"/> 
		<bitfield id="ID" width="11" begin="10" end="0" resetval="0x0" description="                             If used, the software should program this with the maximum render target array index used within the Scene                         " range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MTILE_ARRAY_REORDER_VALID_STATUS" acronym="CORE_MMRS_RGX_CR_PM_MTILE_ARRAY_REORDER_VALID_STATUS" offset="0x1A8" width="64" description="
                        This register is deprecated and has no function.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_EMPTY_PAGE_FAST_FREEING" acronym="CORE_MMRS_RGX_CR_PM_EMPTY_PAGE_FAST_FREEING" offset="0x1B0" width="64" description="
                        This register is part of the parameter management, which controls the allocation and de-allocation of memory for the 3D display list (parameters).
                        
                        This register enables an optimisation which causes pages which have been allocated during the TA phase to store display list data,
                         but have had no data written to them to be
                        freed at the end of the TA kick. When disabled these pages would not be freed until the render is in progress.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ID" width="1" begin="0" end="0" resetval="0x1" description="                             When set, enable freeing of unused pages during TA phase                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MMU_REMAP_PENDING" acronym="CORE_MMRS_RGX_CR_PM_MMU_REMAP_PENDING" offset="0x1B8" width="64" description="
                        This register is part of the parameter management, which controls the allocation and de-allocation of memory for the 3D display list (parameters).
                        
                        This register starts the process of remapping the remaining physical pages at the end render back into the 2 TA display list virtual address spaces.
                        
                        This operation must be performed at the end of a partial render.
                         The opration is trigger by a write to this register, and is complete when a read to
                        this register returns '0'. Once this operation is complete the TA can be restarted.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             Pending status register corresponding to the MMU remapping operation,                              it will become '1'                             when written and deassert when the operation complete.                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_PBE_FORCE_FREEING" acronym="CORE_MMRS_RGX_CR_PM_PBE_FORCE_FREEING" offset="0x1C0" width="64" description="
                        This register is part of the parameter management, which controls the allocation and de-allocation of memory for the 3D display list (parameters).
                        
                        Normally freeing of memory is associated with macrotiles (a portion of the screen) and is performed when macrotile(s) have been rendered.
                         When this
                        register is set it will force freeing of all memory irrespective of the macrotile status,
                         on the end of the render. Where all macrotiles are being
                        rendered this register will have no affect.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="                             When this bit is set, PM will free all the 3D context Memory when a genuine                             pixelbe end of render is received.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_PDS_STARTOF_MTILEFREE" acronym="CORE_MMRS_RGX_CR_PM_PDS_STARTOF_MTILEFREE" offset="0x1C8" width="64" description="">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="OP" width="17" begin="16" end="0" resetval="0x0" description="                             This startof  register indicates the macrotile number of the PDSs current macrotile free                             request, needs to be programmed by FW on a render start                         " range="16 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_3D_FREE_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_3D_FREE_LOAD" offset="0x200" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             A write into this register will cause the 3D free list context to be loaded from the relevant configuration registers                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_TA_FREE_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_TA_FREE_LOAD" offset="0x208" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             A write into this register will cause the TA free list context to be loaded from the relevant configuration registers                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_FSTACK_BASE" acronym="CORE_MMRS_RGX_CR_PM_TA_FSTACK_BASE" offset="0x210" width="64" description="
                        Effective on load TA context, this register defines the base address of the free list stack being referenced during TA processing.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for TA context page tables in the DPM module                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_FSTACK_BASE" acronym="CORE_MMRS_RGX_CR_PM_3D_FSTACK_BASE" offset="0x218" width="64" description="
                        Effective on load 3D context, this register defines the base address of the free list table being referenced in the process of de-allocating pages during a 3D render.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for 3D context page tables in the DPM module                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_FSTACK" acronym="CORE_MMRS_RGX_CR_PM_TA_FSTACK" offset="0x220" width="64" description="
                        Note: each 16GB 4KB addressable page (22 bits) is rounded to dword aligned
                    ">
		<bitfield id="RESERVED_54" width="10" begin="63" end="54" resetval="0x0" description="" range="63 - 54" rwaccess="R"/> 
		<bitfield id="STARTOF_TOP" width="22" begin="53" end="32" resetval="0x0" description="                             This register defines the head pointer of the free list in terms of 4K free pages in the free list stack,                              effective on a load TA context.                         " range="53 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="SIZE" width="22" begin="21" end="0" resetval="0x0" description="                             This register defines the number of 4K pages in the free list stack used for the TA page allocation,                              effective on a load TA context.                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_FSTACK" acronym="CORE_MMRS_RGX_CR_PM_3D_FSTACK" offset="0x230" width="64" description="
                        Note: each 16GB 4KB addressable page (22 bits) is rounded to dword aligned
                    ">
		<bitfield id="RESERVED_44" width="20" begin="63" end="44" resetval="0x0" description="" range="63 - 44" rwaccess="R"/> 
		<bitfield id="STARTOF_TOP" width="22" begin="43" end="22" resetval="0x0" description="                             This register defines the head pointer of the free list in terms of 4K free pages in the free list stack,                              effective on a load TA context.                         " range="43 - 22" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="22" begin="21" end="0" resetval="0x0" description="                             This register defines the number of 4K pages in the free list stack used for the TA page allocation,                              effective on a load TA context.                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MTILE_ARRAY" acronym="CORE_MMRS_RGX_CR_PM_MTILE_ARRAY" offset="0x240" width="64" description="
                        Effective Immediately.
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="BASE_ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for Mtile Array Base                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_VHEAP_TABLE" acronym="CORE_MMRS_RGX_CR_PM_VHEAP_TABLE" offset="0x248" width="64" description="
                        Effective immediately, this register defines the base address of the virtual heap table information.
                         The size of the Virtual Heap needs to be no smaller than PM_VHEAP_TABLE_SIZE Dwords.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="BASE_ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for Virtual Heap Table                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_VHEAP_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_VHEAP_LOAD" offset="0x250" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Causes the vheap to be loaded as specified by the relevant configuration registers,                              when it                             is done the hw will clear this bit                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_VHEAP_CLEAR" acronym="CORE_MMRS_RGX_CR_PM_TASK_VHEAP_CLEAR" offset="0x258" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Causes the vheap to be cleared as specified by the relevant configuration registers.                              When it is done, the hw will clear this bit                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_VHEAP_STORE" acronym="CORE_MMRS_RGX_CR_PM_TASK_VHEAP_STORE" offset="0x260" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Causes the vheap to be stored as specified by the relevant configuration registers.                              When it is done, the hw will clear this bit                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_ALIST0_START_OF" acronym="CORE_MMRS_RGX_CR_PM_ALIST0_START_OF" offset="0x268" width="64" description="
                        start pointer of the allocation list tail,in size of 8 bytes
                    ">
		<bitfield id="RESERVED_33" width="31" begin="63" end="33" resetval="0x0" description="" range="63 - 33" rwaccess="R"/> 
		<bitfield id="TAIL" width="33" begin="32" end="0" resetval="0x0" description="                             allocation List 0 tail pointer                         " range="32 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_ALIST0_STATUS" acronym="CORE_MMRS_RGX_CR_PM_ALIST0_STATUS" offset="0x270" width="64" description="
                        pointer of current allocation list,in size of 8 bytes
                    ">
		<bitfield id="RESERVED_33" width="31" begin="63" end="33" resetval="0x0" description="" range="63 - 33" rwaccess="R"/> 
		<bitfield id="TAIL" width="33" begin="32" end="0" resetval="0x0" description="                             allocation List tail pointer                         " range="32 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_ALIST1_START_OF" acronym="CORE_MMRS_RGX_CR_PM_ALIST1_START_OF" offset="0x278" width="64" description="
                        start of the tail pointer of current allocation list,effecitve on an allocation_list_load
                    ">
		<bitfield id="RESERVED_33" width="31" begin="63" end="33" resetval="0x0" description="" range="63 - 33" rwaccess="R"/> 
		<bitfield id="TAIL" width="33" begin="32" end="0" resetval="0x0" description="                             start of the allocation list tail pointer                         " range="32 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_ALIST1_STATUS" acronym="CORE_MMRS_RGX_CR_PM_ALIST1_STATUS" offset="0x280" width="64" description="
                        pointer of current allocation list,in size of 8 bytes
                    ">
		<bitfield id="RESERVED_33" width="31" begin="63" end="33" resetval="0x0" description="" range="63 - 33" rwaccess="R"/> 
		<bitfield id="TAIL" width="33" begin="32" end="0" resetval="0x0" description="                             allocation List tail pointer                         " range="32 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_ALIST_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_ALIST_LOAD" offset="0x288" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             the write to this register will cause  allocation list to be loaded from the relevant configuration registers                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_ALIST_CLEAR" acronym="CORE_MMRS_RGX_CR_PM_TASK_ALIST_CLEAR" offset="0x290" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             the write to this register will causes the allocation list to be cleard from the relevant configuration registers                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_DEALLOCATION_STARTOF_MASK" acronym="CORE_MMRS_RGX_CR_PM_DEALLOCATION_STARTOF_MASK" offset="0x298" width="64" description="">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="OP" width="16" begin="15" end="0" resetval="0x0" description="                             This is the start of the mask PM deallocation will be based on.                              Normally, it                             is 0. However, in ISP context resume or extra 3D timeout case,                              the driver has to programme the value from the previous                             render.                           " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_PAGE_MANAGEOP" acronym="CORE_MMRS_RGX_CR_PM_PAGE_MANAGEOP" offset="0x2A0" width="64" description="">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="COMBINE_DALLOC" width="1" begin="2" end="2" resetval="0x0" description="                             1 means the PM writes to the free stack will be burst combined                          " range="2" rwaccess="R/W"/> 
		<bitfield id="DISABLE_DALLOC" width="1" begin="1" end="1" resetval="0x0" description="                             1 means the PM page management deallocation operation will be disabled                          " range="1" rwaccess="R/W"/> 
		<bitfield id="DISABLE_ALLOC" width="1" begin="0" end="0" resetval="0x0" description="                             1 means the PM page management allocation operation will be disabled                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_PAGE_MANAGEOP_STATUS" acronym="CORE_MMRS_RGX_CR_PM_PAGE_MANAGEOP_STATUS" offset="0x2A8" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="DALLOC_DISABLED" width="1" begin="1" end="1" resetval="0x0" description="                             1 means the PM page management operation has been disabled                         " range="1" rwaccess="R"/> 
		<bitfield id="ALLOC_DISABLED" width="1" begin="0" end="0" resetval="0x0" description="                             1 means the PM page management operation has been disabled                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_CONTEXT_PB_BASE" acronym="CORE_MMRS_RGX_CR_PM_CONTEXT_PB_BASE" offset="0x2B0" width="64" description="">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="CMP" width="3" begin="2" end="0" resetval="0x0" description="                             Defines whether the TA/3D/HOST contexts are using the same parameter buffer.                              Setting a bit to '1' indicates that the context is using a different parameter buffer.                                                          Bit 0 = 0 : Unified Free List 3D context Parameter buffer = Unified Free List TA context Parameter buffer                             Bit 1 = 0 : 3D context parameter buffer = TA context parameter buffer                             Bit 2 = 0 : MMU Free List 3D context Parameter buffer  = MMU Free List TA context Parameter buffer[this is a                             per context resource, so it should be the same with bit 1                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MLIST0_START_OF" acronym="CORE_MMRS_RGX_CR_PM_MLIST0_START_OF" offset="0x2B8" width="64" description="
                        start value of the mlist tail @  the loading of the context,
                        in size of 4 bytes, stride is 64KB
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TAIL" width="22" begin="21" end="0" resetval="0x0" description="                             allocation List 0 tail pointer                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MLIST0_STATUS" acronym="CORE_MMRS_RGX_CR_PM_MLIST0_STATUS" offset="0x2C0" width="64" description="
                        pointer of current mmu allocation list,in size of 4 bytes,
                         stride is 64KB
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TAIL" width="22" begin="21" end="0" resetval="0x0" description="                             allocation List 1 tail pointer                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MLIST1_START_OF" acronym="CORE_MMRS_RGX_CR_PM_MLIST1_START_OF" offset="0x2C8" width="64" description="
                        start of the tail pointer of  mmu allocation list,effecitve on an allocation_list_load
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TAIL" width="22" begin="21" end="0" resetval="0x0" description="                             start of the allocation list  1 tail pointer                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MLIST1_STATUS" acronym="CORE_MMRS_RGX_CR_PM_MLIST1_STATUS" offset="0x2D0" width="64" description="
                        pointer of mmu allocation list1 pointer,in size of 4 bytes
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TAIL" width="22" begin="21" end="0" resetval="0x0" description="                             mmu allocation List 1 tail pointer                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MLIST0_BASE" acronym="CORE_MMRS_RGX_CR_PM_MLIST0_BASE" offset="0x2D8" width="64" description="
                        This register defines the base address of the mmu list 0 for the mmu pages,
                         the stride has to be 64KBytes
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for mmu list0  module,                             Effective Immediately                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MLIST1_BASE" acronym="CORE_MMRS_RGX_CR_PM_MLIST1_BASE" offset="0x2E0" width="64" description="
                        This register defines the base address of the mmu list 1 for the mmu pages,
                         the stride has to be a 64KBytes
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for mmu list1  module,                             Effective                             Immediately                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_VCE_VTOP_STATUS" acronym="CORE_MMRS_RGX_CR_PM_VCE_VTOP_STATUS" offset="0x2F8" width="64" description="">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="OP" width="21" begin="20" end="0" resetval="0x0" description="                             Virtual Page Pointer for the VCE, 8KB granularity                         " range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TE_VTOP_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TE_VTOP_STATUS" offset="0x300" width="64" description="">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="OP" width="21" begin="20" end="0" resetval="0x0" description="                             Virtual Page Pointer for the TE, 8KB granularity                         " range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_OUTOF_MEM_SRC" acronym="CORE_MMRS_RGX_CR_PM_OUTOF_MEM_SRC" offset="0x308" width="64" description="">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="OP" width="3" begin="2" end="0" resetval="0x0" description="                             one hot encoding indicating which part of resource runs out of memory                             bit 0: normal ta free list,                             bit 1: unified ta free list,                             bit 2: mmu free list                         " range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_ALIST_VTOP_STATUS" acronym="CORE_MMRS_RGX_CR_PM_ALIST_VTOP_STATUS" offset="0x310" width="64" description="">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="OP" width="21" begin="20" end="0" resetval="0x0" description="                             Virtual Page Pointer for the allocation list, 8KB granularity                         " range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MMU_VTOP_STATUS" acronym="CORE_MMRS_RGX_CR_PM_MMU_VTOP_STATUS" offset="0x318" width="64" description="">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="OP" width="21" begin="20" end="0" resetval="0x0" description="                             Virtual Page Pointer for the MMU, 4KB granularity                         " range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_OUTOFMEM_ABORTALL" acronym="CORE_MMRS_RGX_CR_PM_OUTOFMEM_ABORTALL" offset="0x320" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             Instruct the PM to Deny the TE allocation outstanding on Out Of Memory                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_OUTOFMEM_RESTART" acronym="CORE_MMRS_RGX_CR_PM_OUTOFMEM_RESTART" offset="0x328" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             Restart the PM after an Out of Memory and Abort sequence                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_REQUESTING_SOURCE" acronym="CORE_MMRS_RGX_CR_PM_REQUESTING_SOURCE" offset="0x330" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="OP" width="2" begin="1" end="0" resetval="0x0" description="                             Requesting source when out of memory. Bit 1 : VCE, Bit 0 : TE                          " range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_PARTIAL_RENDER_ENABLE" acronym="CORE_MMRS_RGX_CR_PM_PARTIAL_RENDER_ENABLE" offset="0x338" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             Partial Render Enable Bit                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_DEALLOCATE_SCANMODE" acronym="CORE_MMRS_RGX_CR_PM_3D_DEALLOCATE_SCANMODE" offset="0x340" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="OP" width="5" begin="4" end="0" resetval="0x0" description="                             This register defines the deallocation behaviour of the PM:                             value > 2 is only for debug, on ZLS mode 0, it can only set less than 2                             0: PM will free the macrotile memory as soon as it is possible                             1: PM only free one mtile for each traverse                             2: PM only free two mtiles for each traverse                             ...                             16: PM only free 16 mtiles for each traverse. Other Value are all invalid values                          " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_FSTACK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TA_FSTACK_STATUS" offset="0x348" width="64" description="
                        Note: this is the pointer pointing to the TA free stack top.
                         (4KB page pointer)
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This status register indicated the ta context free list pointer status.                                                       " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_FSTACK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_3D_FSTACK_STATUS" offset="0x350" width="64" description="
                        Note: this is the pointer pointing to the 3D free stack top.
                         (4KB page pointer)
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This status register indicated the 3D context free list status                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_RESERVE_PAGES" acronym="CORE_MMRS_RGX_CR_PM_RESERVE_PAGES" offset="0x358" width="64" description="">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="OP" width="16" begin="15" end="0" resetval="0x5" description="                             This register defines the guard page required for one VCE/TE allocation.                                                          The requirement is set by the number of ppages needed to create the ALIST nodes when a vpage is closed.                                                          The MMU requirement is fixed at 3 ppages max for creatig a new ALIST mapping.                                                          The rest of the guarding is formed of the amount of ALIST space needed to form the maximum number of nodes a vpage could need.                                                          This is defined by the number of RTAs that could be present in a vpage.                              In all cores, the amount of ALIST space needed doesn't exceed 1 ppage.                                                          However the ALIST is allocated at vpage granularity so this needs to be rounded up to a vpage size in ppages.                                                          With a vpage size of 16KB or 4*4KB the requirement is 4 ppages and the TOTAL = 3+4 meaning a register setting of 0x7 is required.                                                          With a vpage size of 8KB or 2*4Kb the requirement is 2 ppages and the TOTAL = 3+2 meaning a register setting of 0x5 is required.                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_DEALLOCATED_MASK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_DEALLOCATED_MASK_STATUS" offset="0x360" width="64" description="">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="TOP" width="16" begin="15" end="0" resetval="0x0" description="                             This status register contains a bitmask of the macrotiles freed at this point in the render                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_DEALLOCATING_MASK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_DEALLOCATING_MASK_STATUS" offset="0x368" width="64" description="">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="TOP" width="16" begin="15" end="0" resetval="0x0" description="                             This status register indicates the mtile mask being freed at the current traverse                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_PDS_MTILEFREE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_PDS_MTILEFREE_STATUS" offset="0x370" width="64" description="">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="OP" width="17" begin="16" end="0" resetval="0x0" description="                             This status register indicates the macrotile number of the PDSs current macrotile free request                         " range="16 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_FREE_CONTEXT" acronym="CORE_MMRS_RGX_CR_PM_TA_FREE_CONTEXT" offset="0x378" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             free the ta context register operation                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_TIMEOUT_NOW" acronym="CORE_MMRS_RGX_CR_PM_3D_TIMEOUT_NOW" offset="0x380" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             free the 3D context                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_DEALLOCATE_ENABLE" acronym="CORE_MMRS_RGX_CR_PM_3D_DEALLOCATE_ENABLE" offset="0x388" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x1" description="                             3D deallocate enable mode                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_START_OF_TACONTEXT" acronym="CORE_MMRS_RGX_CR_PM_START_OF_TACONTEXT" offset="0x390" width="64" description="">
		<bitfield id="RESERVED_54" width="10" begin="63" end="54" resetval="0x0" description="" range="63 - 54" rwaccess="R"/> 
		<bitfield id="ALLOCATED_MMUPAGE" width="22" begin="53" end="32" resetval="0x0" description="                             Start of TA MMU pages[4KB] on loading of the TA context                         " range="53 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="ALLOCATED_PAGE" width="22" begin="21" end="0" resetval="0x0" description="                             Start of TA pages[4KB] on loading of the TA context                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_START_OF_3DCONTEXT" acronym="CORE_MMRS_RGX_CR_PM_START_OF_3DCONTEXT" offset="0x398" width="64" description="">
		<bitfield id="RESERVED_54" width="10" begin="63" end="54" resetval="0x0" description="" range="63 - 54" rwaccess="R"/> 
		<bitfield id="ALLOCATED_MMUPAGE" width="22" begin="53" end="32" resetval="0x0" description="                             Start of 3D MMU pages[4KB] on loading of the TA context                         " range="53 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="ALLOCATED_PAGE" width="22" begin="21" end="0" resetval="0x0" description="                             Start of 3D pages[4KB] on loading of the TA context                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_PAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TA_PAGE_STATUS" offset="0x3A0" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             The number of TA pages currently allocated                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_PAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_3D_PAGE_STATUS" offset="0x3A8" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             The number of 3D pages currently allocated                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_VCE_INFLIGHT_STATUS" acronym="CORE_MMRS_RGX_CR_PM_VCE_INFLIGHT_STATUS" offset="0x3B0" width="64" description="">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="OP" width="21" begin="20" end="0" resetval="0x0" description="                             The Virtual Page Number in flight in the VCE Requestor                         " range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TE_INFLIGHT_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TE_INFLIGHT_STATUS" offset="0x3B8" width="64" description="">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="OP" width="21" begin="20" end="0" resetval="0x0" description="                             The Virtual Page Number in flight in the TE Requestor                         " range="20 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIFPM_IDLE" acronym="CORE_MMRS_RGX_CR_BIFPM_IDLE" offset="0x3C0" width="64" description="">
		<bitfield id="RESERVED_7" width="57" begin="63" end="7" resetval="0x0" description="" range="63 - 7" rwaccess="R"/> 
		<bitfield id="MCU_L0_MEMIF" width="1" begin="6" end="6" resetval="0x1" description="                             MCU L0 MEMIF Module IDLE                         " range="6" rwaccess="R"/> 
		<bitfield id="PBE" width="1" begin="5" end="5" resetval="0x1" description="                             PBE Module IDLE                         " range="5" rwaccess="R"/> 
		<bitfield id="MCU_L0_PDSRW" width="1" begin="4" end="4" resetval="0x1" description="                             MCU L0 PDSRW Module IDLE                         " range="4" rwaccess="R"/> 
		<bitfield id="MCU_L1" width="1" begin="3" end="3" resetval="0x1" description="                             MCU L1 Module IDLE                         " range="3" rwaccess="R"/> 
		<bitfield id="USCS" width="1" begin="2" end="2" resetval="0x1" description="                             USC Shared Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="PM" width="1" begin="1" end="1" resetval="0x1" description="                             PM Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="BIF256" width="1" begin="0" end="0" resetval="0x1" description="                             BIF256 Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SIDEKICK_IDLE" acronym="CORE_MMRS_RGX_CR_SIDEKICK_IDLE" offset="0x3C8" width="64" description="">
		<bitfield id="RESERVED_7" width="57" begin="63" end="7" resetval="0x0" description="" range="63 - 7" rwaccess="R"/> 
		<bitfield id="FB_CDC" width="1" begin="6" end="6" resetval="0x1" description="                             FB CDC Module IDLE                         " range="6" rwaccess="R"/> 
		<bitfield id="MMU" width="1" begin="5" end="5" resetval="0x1" description="                             MMU Module IDLE                         " range="5" rwaccess="R"/> 
		<bitfield id="BIF128" width="1" begin="4" end="4" resetval="0x1" description="                             BIF128 Module IDLE                         " range="4" rwaccess="R"/> 
		<bitfield id="TLA" width="1" begin="3" end="3" resetval="0x1" description="                             TLA Module IDLE                         " range="3" rwaccess="R"/> 
		<bitfield id="GARTEN" width="1" begin="2" end="2" resetval="0x1" description="                             GARTEN Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="HOSTIF" width="1" begin="1" end="1" resetval="0x1" description="                             HOSTIF Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="SOCIF" width="1" begin="0" end="0" resetval="0x1" description="                             SOCIF Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_CONTEXT_ID" acronym="CORE_MMRS_RGX_CR_PM_CONTEXT_ID" offset="0x3D0" width="64" description="">
		<bitfield id="RESERVED_41" width="23" begin="63" end="41" resetval="0x0" description="" range="63 - 41" rwaccess="R"/> 
		<bitfield id="MLIS_LS" width="1" begin="40" end="40" resetval="0x0" description="                             MMU page List [TE,VCE aligned with this context ]Load Store Context ID                          " range="40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_33" width="7" begin="39" end="33" resetval="0x0" description="" range="39 - 33" rwaccess="R"/> 
		<bitfield id="MLIS_DALLOC" width="1" begin="32" end="32" resetval="0x0" description="                             MMU page List [TE,VCE aligned with this context ]DeAllocation Context ID                          " range="32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_25" width="7" begin="31" end="25" resetval="0x0" description="" range="31 - 25" rwaccess="R"/> 
		<bitfield id="MLIS_ALLOC" width="1" begin="24" end="24" resetval="0x0" description="                             MMU page List [TE,VCE aligned with this context ]Allocation Context ID                          " range="24" rwaccess="R/W"/> 
		<bitfield id="RESERVED_17" width="7" begin="23" end="17" resetval="0x0" description="" range="23 - 17" rwaccess="R"/> 
		<bitfield id="LS" width="1" begin="16" end="16" resetval="0x0" description="                             Load Store Context ID for the allocation list                          " range="16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_9" width="7" begin="15" end="9" resetval="0x0" description="" range="15 - 9" rwaccess="R"/> 
		<bitfield id="DALLOC" width="1" begin="8" end="8" resetval="0x0" description="                             DeAllocation Context ID for the allocation list                         " range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="7" begin="7" end="1" resetval="0x0" description="" range="7 - 1" rwaccess="R"/> 
		<bitfield id="ALLOC" width="1" begin="0" end="0" resetval="0x0" description="                             Allocation Context ID for the allocation list                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_RENDER_TARGET_INDEX" acronym="CORE_MMRS_RGX_CR_PM_3D_RENDER_TARGET_INDEX" offset="0x3D8" width="64" description="">
		<bitfield id="RESERVED_11" width="53" begin="63" end="11" resetval="0x0" description="" range="63 - 11" rwaccess="R"/> 
		<bitfield id="ID" width="11" begin="10" end="0" resetval="0x0" description="                             Render Target ID which is being rendered                         " range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_RENDER_TARGET_LAST" acronym="CORE_MMRS_RGX_CR_PM_3D_RENDER_TARGET_LAST" offset="0x3E0" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ID" width="1" begin="0" end="0" resetval="0x1" description="                             If this bit is set, this means the render will be the last one in the whole                             render target array. If no multiple render target array is present,                              this bit always needs set                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_LOCK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_LOCK_STATUS" offset="0x3E8" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="TD" width="1" begin="1" end="1" resetval="0x0" description="                             Bit 1: 3D free list Lock Status. 0 idle/ 1 used                             " range="1" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="0" end="0" resetval="0x0" description="                             Bit 0: TA free list Lock Status. 0 idle/ 1 used.                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_LOCK_OWNER" acronym="CORE_MMRS_RGX_CR_PM_LOCK_OWNER" offset="0x3F0" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="TD" width="1" begin="1" end="1" resetval="0x0" description="                             Bit 1 :3D free list Lock owner. 0 PMA / 1 PMD                           " range="1" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="0" end="0" resetval="0x0" description="                             Bit 0: TA free list Lock Owner. 0 PMA / 1 PMD.                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_IDLE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_IDLE_STATUS" offset="0x3F8" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="PMD_BIF" width="1" begin="7" end="7" resetval="0x1" description="                             Idle Status Register of the PMD module bif state machine                         " range="7" rwaccess="R"/> 
		<bitfield id="PMD_FRE" width="1" begin="6" end="6" resetval="0x1" description="                             Idle Status Register of the PMD module master state machine                         " range="6" rwaccess="R"/> 
		<bitfield id="BIF" width="1" begin="5" end="5" resetval="0x1" description="                             Idle Status Register of the BIF Interface, default                         " range="5" rwaccess="R"/> 
		<bitfield id="BARB" width="1" begin="4" end="4" resetval="0x1" description="                             Idle Status Register of the BIF Arbiter state BAR                         " range="4" rwaccess="R"/> 
		<bitfield id="AMAN" width="1" begin="3" end="3" resetval="0x1" description="                             Idle Status Register of the Alist state machine                         " range="3" rwaccess="R"/> 
		<bitfield id="STA" width="1" begin="2" end="2" resetval="0x1" description="                             Idle Status Register of the Stack Manager Modul                         " range="2" rwaccess="R"/> 
		<bitfield id="PMD" width="1" begin="1" end="1" resetval="0x1" description="                             Idle Status Register of the PMD module                         " range="1" rwaccess="R"/> 
		<bitfield id="PMA" width="1" begin="0" end="0" resetval="0x1" description="                             Idle Status Register of the PMA module                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_START" acronym="CORE_MMRS_RGX_CR_VDM_START" offset="0x400" width="64" description="
                        A write of '1' to this register starts the Vertex Data Master (TA) Reading the control stream pointed to by VDM_CTRL_STREAM_BASE
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="                             Start VDM                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CTRL_STREAM_BASE" acronym="CORE_MMRS_RGX_CR_VDM_CTRL_STREAM_BASE" offset="0x408" width="64" description="
                        The base address of the Vertex Data Master's Input Parameter Control Stream in external memory
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="38" begin="39" end="2" resetval="0x0" description="                             1TB range, 32-bit aligned base address                          " range="39 - 2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CTRL_STREAM_CURRENT" acronym="CORE_MMRS_RGX_CR_VDM_CTRL_STREAM_CURRENT" offset="0x410" width="64" description="
                        This status register reports the current position in the input parameter format of the data being processed.
                        
                        This is a debug register.
                        This is NOT the fetch address presented to the BIF, which is reading ahead
                        Since the VDM Control Stream format is a structured as DWords,
                         this is a 32-bit aligned address
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="38" begin="39" end="2" resetval="0x0" description="                             1TB range, 32-bit aligned address                          " range="39 - 2" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CALL_STACK_POINTER" acronym="CORE_MMRS_RGX_CR_VDM_CALL_STACK_POINTER" offset="0x418" width="64" description="
                        The pointer to the control stream call stack.
                        The current pointer within the VDM's call stack in external memory.
                        
                        The call stack is used whenever a call is made to another control stream,
                         to store the return address (location in current control stream).
                        
                        This register should be programmed before each TA which uses a call stack
                        This register needs to be saved/restored for each context
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="37" begin="39" end="3" resetval="0x0" description="                             1TB range, 64-bit aligned base address                          " range="39 - 3" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="3" begin="2" end="0" resetval="0x0" description="" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_BATCH" acronym="CORE_MMRS_RGX_CR_VDM_BATCH" offset="0x420" width="64" description="
                        The Batch number is a index list block (draw call) ID which is passed through the GPU pipeline.
                         This is helpful for debug and performance profiling.
                        The starting batch number should be programmed before the first TA phase of every frame
                        The VDM will increment it on every Index List Block across TA phases until reset
                        This register needs to be saved/restored for each context
                    ">
		<bitfield id="RESERVED_14" width="50" begin="63" end="14" resetval="0x0" description="" range="63 - 14" rwaccess="R"/> 
		<bitfield id="NUMBER" width="14" begin="13" end="0" resetval="0x0" description="" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_STATE_BASE" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_STATE_BASE" offset="0x428" width="64" description="
                        The base address in external memory of the VDM's context state buffer.
                         On a context store the VDM will store
                        its state to this address, and reload it on a context resume.
                         The size and format of the data written is defined
                        in the LLS section of the TRM.        This register must be programmed before initiating a context store by writing
                        to VDM_CONTEXT_STORE_START_PULSE.
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB range, 128-bit aligned base address                          " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_STATUS" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_STATUS" offset="0x430" width="64" description="
                        This register indicates the status of a VDM context switch operation.
                        
                        If a context store has been requested, then this muist be sample on TA finished.
                        
                        The firmware must wait for the COMPLETE bit to be set.
                        The NEED_RESUME field will indicate whether the firmware needs to resume the TA.
                        
                        The LAST_PIPE field will indicate the TA pipe number from which to store context state if NEED_RESUME is set.
                        
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="LAST_PIPE" width="4" begin="7" end="4" resetval="0x0" description="                             The TA pipe number to which the VDM last sent indices                          " range="7 - 4" rwaccess="R"/> 
		<bitfield id="RESERVED_2" width="2" begin="3" end="2" resetval="0x0" description="" range="3 - 2" rwaccess="R"/> 
		<bitfield id="NEED_RESUME" width="1" begin="1" end="1" resetval="0x0" description="                             The VDM still has control stream left to process, meaning this context must be resumed                          " range="1" rwaccess="R"/> 
		<bitfield id="COMPLETE" width="1" begin="0" end="0" resetval="0x1" description="                             The VDM has completed the context store operation and fenced its state to external memory                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_TASK0" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_TASK0" offset="0x438" width="64" description="
                        These words define the PDS State Update task which will be inserted into the VDM pipeline on a context store operation.
                        
                        The function of this task is described in the Rogue Context Switching Hardware Specification.
                        
                        Their format is defined in the Rogue Technical Reference Manual (TRM).
                        
                        This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.
                        
                    ">
		<bitfield id="PDS_STATE1" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R/W"/> 
		<bitfield id="PDS_STATE0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_TASK1" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_TASK1" offset="0x440" width="64" description="
                        This word defines the PDS State Update task which will be inserted into the VDM pipeline on a context store operation.
                        
                        The function of this task is described in the Rogue Context Switching Hardware Specification.
                        
                        Its format is defined in the Rogue Technical Reference Manual (TRM).
                        
                        This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="PDS_STATE2" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_TASK2" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_TASK2" offset="0x448" width="64" description="
                        These words defines the Stream Out Sync program which will be inserted into the VDM pipeline as a PPP State Update on a context store operation.
                        
                        The function of this task is described in the Rogue Context Switching Hardware Specification.
                        
                        Its format is defined in the Rogue Technical Reference Manual (TRM).
                        
                        This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.
                        
                    ">
		<bitfield id="STREAM_OUT2" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R/W"/> 
		<bitfield id="STREAM_OUT1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_RESUME_TASK0" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_RESUME_TASK0" offset="0x450" width="64" description="
                        These words define the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation.
                        
                        The function of this task is described in the Rogue Context Switching Hardware Specifiction.
                        
                        Their format is defined in the Rogue Technical Reference Manual (TRM).
                        
                        This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.
                        
                    ">
		<bitfield id="PDS_STATE1" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R/W"/> 
		<bitfield id="PDS_STATE0" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_RESUME_TASK1" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_RESUME_TASK1" offset="0x458" width="64" description="
                        This word defines the PDS State Update task which will be written by the VDM to its context resume control stream on a context store operation.
                        
                        The function of this task is described in the Rogue Context Switching Hardware Specifiction.
                        
                        Its format is defined in the Rogue Technical Reference Manual (TRM).
                        
                        This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="PDS_STATE2" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_RESUME_TASK2" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_RESUME_TASK2" offset="0x460" width="64" description="
                        These words defines the Stream Out Sync program which will be written,
                         as a PPP State Update, by the VDM to its context resume control stream on a context store operation
                        The function of this task is described in the Rogue Context Switching Hardware Specifiction
                        Its format is defined in the Rogue Technical Reference Manual (TRM).
                        
                        This register must be programmed before writing to VDM_CONTEXT_STORE_START_PULSE.
                        
                    ">
		<bitfield id="STREAM_OUT2" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R/W"/> 
		<bitfield id="STREAM_OUT1" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_START" acronym="CORE_MMRS_RGX_CR_VDM_CONTEXT_STORE_START" offset="0x468" width="64" description="
                        Writing '1' to this register starts the VDM context store operation.
                        
                        The function of this task is described in the Rogue Context Switching Hardware Specifiction
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VDM_SYNC_PDS_DATA_BASE" acronym="CORE_MMRS_RGX_CR_VDM_SYNC_PDS_DATA_BASE" offset="0x470" width="64" description="
                        The base address of the PDS data segment base for all TA state sync program
                        4GB range, 128-bit granularity
                        The data segment size is always 256 bits
                        The PDS code address for the TA state sync program is always 256 bits on from the data base address
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0" description="" range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_START" acronym="CORE_MMRS_RGX_CR_CDM_START" offset="0x478" width="64" description="
                        A write of '1' to this register starts the Compute Data Master reading it's control stream from memory.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="                             Start CDM                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CTRL_STREAM_BASE" acronym="CORE_MMRS_RGX_CR_CDM_CTRL_STREAM_BASE" offset="0x480" width="64" description="
                        The base address of the Compute Data Master's Input Parameter Control Stream in external memory
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="38" begin="39" end="2" resetval="0x0" description="                             1TB range, 32-bit aligned base address                          " range="39 - 2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_STORE" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_STORE" offset="0x488" width="64" description="
                        Writing '1' to this register starts the CDM context store operation.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_LOAD" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_LOAD" offset="0x490" width="64" description="
                        The firmware writes a '1' to this register starts the CDM context load operation.
                        
                        The CDM will set this register to '0' when the context load operation is complete
                        The firmware should poll on this register after writing to it
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_STATE_BASE" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_STATE_BASE" offset="0x498" width="64" description="
                        The base address in external memory of the CDM's context state buffer,
                         to which
                        it will store its snapshot state on a context store and from which it will reload
                        on a context resume
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB range, 128-bit aligned base address                          " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_STORE_STATUS" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_STORE_STATUS" offset="0x4A0" width="64" description="
                        This register indicates the status of a CDM context switch operation.
                        
                        If a context store is in progress, this register must be sampled on a context store compute finished event.
                        
                        The firmware must wait for the COMPLETE bit to be set.
                        The NEED_RESUME field will indicate whether the firmware needs to resume the compute phase.
                        
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="NEED_RESUME" width="1" begin="1" end="1" resetval="0x0" description="                             The CDM still has control stream left to process, meaning this context must be resumed                          " range="1" rwaccess="R"/> 
		<bitfield id="COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="                             The CDM has completed the context store operation and fenced its state to external memory                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_PDS0" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_PDS0" offset="0x4A8" width="64" description="
                        This register contains the PDS Code and Data Addresses for the Store/Load Program.
                         This program is sent to PDS on Context Store and Context Load.
                        
                    ">
		<bitfield id="DATA_ADDR" width="28" begin="63" end="36" resetval="0x0" description="                             PDS Data Address for Store/Load Program, 128-bit aligned                          " range="63 - 36" rwaccess="R/W"/> 
		<bitfield id="RESERVED_32" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="CODE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             PDS Code Address for Store/Load Program, 128-bit aligned                          " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_PDS1" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_PDS1" offset="0x4B0" width="64" description="
                        This register contains the PDS Task Data necessary to produce the Store/Load PDS Program Task from CDM to PDS
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="PDS_SEQ_DEP" width="1" begin="29" end="29" resetval="0x0" description="                             PDS Sequential Dependency                          " range="29" rwaccess="R/W"/> 
		<bitfield id="USC_SEQ_DEP" width="1" begin="28" end="28" resetval="0x0" description="                             USC Sequential Dependency                          " range="28" rwaccess="R/W"/> 
		<bitfield id="TARGET" width="1" begin="27" end="27" resetval="0x0" description="                             USC Target [0=All, 1=Any]                          " range="27" rwaccess="R/W"/> 
		<bitfield id="UNIFIED_SIZE" width="6" begin="26" end="21" resetval="0x0" description="                             Unified Size                          " range="26 - 21" rwaccess="R/W"/> 
		<bitfield id="COMMON_SHARED" width="1" begin="20" end="20" resetval="0x0" description="                             PDS Common Store Allocation is Shared Registers                          " range="20" rwaccess="R/W"/> 
		<bitfield id="COMMON_SIZE" width="9" begin="19" end="11" resetval="0x0" description="                             PDS Common Size                          " range="19 - 11" rwaccess="R/W"/> 
		<bitfield id="TEMP_SIZE" width="4" begin="10" end="7" resetval="0x0" description="                             PDS Temp Size                         " range="10 - 7" rwaccess="R/W"/> 
		<bitfield id="DATA_SIZE" width="6" begin="6" end="1" resetval="0x0" description="                             PDS Data Size                         " range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="FENCE" width="1" begin="0" end="0" resetval="0x0" description="                             Fence the Task in the PDS/USC - Set on Store, unset on Load                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_TERMINATE_PDS" acronym="CORE_MMRS_RGX_CR_CDM_TERMINATE_PDS" offset="0x4B8" width="64" description="
                        This register contains the PDS Code and Data Addresses for the Terminate Program.
                         This program is sent to PDS on Context Store after the Context Store Program
                    ">
		<bitfield id="DATA_ADDR" width="28" begin="63" end="36" resetval="0x0" description="                             PDS Data Address for Terminate Program, 128-bit aligned                          " range="63 - 36" rwaccess="R/W"/> 
		<bitfield id="RESERVED_32" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="CODE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             PDS Code Address for Terminate Program, 128-bit aligned                          " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_TERMINATE_PDS1" acronym="CORE_MMRS_RGX_CR_CDM_TERMINATE_PDS1" offset="0x4C0" width="64" description="
                        This register contains the PDS Task Data necessary to produce the Context Store Terminate PDS Program Task from CDM to PDS
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="PDS_SEQ_DEP" width="1" begin="29" end="29" resetval="0x0" description="                             PDS Sequential Dependency                          " range="29" rwaccess="R/W"/> 
		<bitfield id="USC_SEQ_DEP" width="1" begin="28" end="28" resetval="0x0" description="                             USC Sequential Dependency                          " range="28" rwaccess="R/W"/> 
		<bitfield id="TARGET" width="1" begin="27" end="27" resetval="0x0" description="                             USC Target [0=All, 1=Any]                          " range="27" rwaccess="R/W"/> 
		<bitfield id="UNIFIED_SIZE" width="6" begin="26" end="21" resetval="0x0" description="                             Unified Size                          " range="26 - 21" rwaccess="R/W"/> 
		<bitfield id="COMMON_SHARED" width="1" begin="20" end="20" resetval="0x0" description="                             PDS Common Store Allocation is Shared Registers                          " range="20" rwaccess="R/W"/> 
		<bitfield id="COMMON_SIZE" width="9" begin="19" end="11" resetval="0x0" description="                             PDS Common Size                          " range="19 - 11" rwaccess="R/W"/> 
		<bitfield id="TEMP_SIZE" width="4" begin="10" end="7" resetval="0x0" description="                             PDS Temp Size                         " range="10 - 7" rwaccess="R/W"/> 
		<bitfield id="DATA_SIZE" width="6" begin="6" end="1" resetval="0x0" description="                             PDS Data Size                         " range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="FENCE" width="1" begin="0" end="0" resetval="0x0" description="                             Fence the Task in the PDS/USC - Set on Store Terminate                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_LOAD_PDS0" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_LOAD_PDS0" offset="0x4D8" width="64" description="
                        This register contains the PDS Code and Data Addresses for the Store/Load Program.
                         This program is sent to PDS on Context Store and Context Load.
                        
                    ">
		<bitfield id="DATA_ADDR" width="28" begin="63" end="36" resetval="0x0" description="                             PDS Data Address for Store/Load Program, 128-bit aligned                          " range="63 - 36" rwaccess="R/W"/> 
		<bitfield id="RESERVED_32" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="CODE_ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             PDS Code Address for Store/Load Program, 128-bit aligned                          " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CDM_CONTEXT_LOAD_PDS1" acronym="CORE_MMRS_RGX_CR_CDM_CONTEXT_LOAD_PDS1" offset="0x4E0" width="64" description="
                        This register contains the PDS Task Data necessary to produce the Store/Load PDS Program Task from CDM to PDS
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="PDS_SEQ_DEP" width="1" begin="29" end="29" resetval="0x0" description="                             PDS Sequential Dependency                          " range="29" rwaccess="R/W"/> 
		<bitfield id="USC_SEQ_DEP" width="1" begin="28" end="28" resetval="0x0" description="                             USC Sequential Dependency                          " range="28" rwaccess="R/W"/> 
		<bitfield id="TARGET" width="1" begin="27" end="27" resetval="0x0" description="                             USC Target [0=All, 1=Any]                          " range="27" rwaccess="R/W"/> 
		<bitfield id="UNIFIED_SIZE" width="6" begin="26" end="21" resetval="0x0" description="                             Unified Size                          " range="26 - 21" rwaccess="R/W"/> 
		<bitfield id="COMMON_SHARED" width="1" begin="20" end="20" resetval="0x0" description="                             PDS Common Store Allocation is Shared Registers                          " range="20" rwaccess="R/W"/> 
		<bitfield id="COMMON_SIZE" width="9" begin="19" end="11" resetval="0x0" description="                             PDS Common Size                          " range="19 - 11" rwaccess="R/W"/> 
		<bitfield id="TEMP_SIZE" width="4" begin="10" end="7" resetval="0x0" description="                             PDS Temp Size                         " range="10 - 7" rwaccess="R/W"/> 
		<bitfield id="DATA_SIZE" width="6" begin="6" end="1" resetval="0x0" description="                             PDS Data Size                         " range="6 - 1" rwaccess="R/W"/> 
		<bitfield id="FENCE" width="1" begin="0" end="0" resetval="0x0" description="                             Fence the Task in the PDS/USC - Set on Store, unset on Load                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CTRL" acronym="CORE_MMRS_RGX_CR_PDS_CTRL" offset="0x600" width="64" description="
                        Controls the maximum number of tasks per data master (per USC).
                         There are a maximum of 48 tasks in the system
                        
                    ">
		<bitfield id="RESERVED_56" width="8" begin="63" end="56" resetval="0x0" description="" range="63 - 56" rwaccess="R"/> 
		<bitfield id="SM_OVERLAP_ENABLE" width="1" begin="55" end="55" resetval="0x1" description="                             Enable per Data Master slot tracking within the PDS Slot Manager [SM] for improved performance while running overlapped                         " range="55" rwaccess="R/W"/> 
		<bitfield id="RESERVED_32" width="23" begin="54" end="32" resetval="0x0" description="" range="54 - 32" rwaccess="R"/> 
		<bitfield id="MAX_NUM_CDM_TASKS" width="8" begin="31" end="24" resetval="0x48" description="                             The maximum number of compute tasks allowed on each USC,                              range 0 to 48                         " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MAX_NUM_PDM_TASKS" width="8" begin="23" end="16" resetval="0x48" description="                             The maximum number of pixel tasks allowed on each USC,                              range 0 to 48                         " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAX_NUM_VDM_TASKS" width="8" begin="15" end="8" resetval="0x48" description="                             The maximum number of vertex tasks [VS, HS, GS when Tess not enabled] allowed on each USC,                              range 0 to 39 [Note reduced range to prevent Pixel/VDM system deadlock]                         " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_USC_COLLATOR" acronym="CORE_MMRS_RGX_CR_PDS_USC_COLLATOR" offset="0x608" width="64" description="
                        This register clear the internal resource tracking storage.
                         It must be cleared after reste/power up.
                        A write of '1' to this register clears the PDS Unified Clusters Resource Collator Contents.
                        
                        The PDS USC Resource Collator is a cross-DM controller, meaning this register must not be written during any active TA,
                         3D or Compute phase.
                        This register must be written during the core initialisation sequence.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="                             Clear PDS Unified Clusters Resource Collator                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_EXEC_BASE" acronym="CORE_MMRS_RGX_CR_PDS_EXEC_BASE" offset="0x610" width="64" description="
                        Base Address in memory where the PDS programs are located
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="20" begin="39" end="20" resetval="0x0" description="                             1TB addressable, 1 MB aligned base address for PDS programs                         " range="39 - 20" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="20" begin="19" end="0" resetval="0x0" description="" range="19 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_EVENT_PIXEL_PDS_CODE" acronym="CORE_MMRS_RGX_CR_EVENT_PIXEL_PDS_CODE" offset="0x618" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             PDS Execution Address for pixel tasks [Positioned as a byte address,                              128 bit granularity], 4 GB Range                         " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_EVENT_PIXEL_PDS_DATA" acronym="CORE_MMRS_RGX_CR_EVENT_PIXEL_PDS_DATA" offset="0x620" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             PDS Execution Address for pixel tasks [Positioned as a byte address,                              128 bit granularity], 4 GB Range                         " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_EVENT_PIXEL_PDS_INFO" acronym="CORE_MMRS_RGX_CR_EVENT_PIXEL_PDS_INFO" offset="0x628" width="64" description="">
		<bitfield id="RESERVED_15" width="49" begin="63" end="15" resetval="0x0" description="" range="63 - 15" rwaccess="R"/> 
		<bitfield id="USC_SR_SIZE" width="6" begin="14" end="9" resetval="0x0" description="                             USC Shared Register Data Size in 4x128 bit words [0=0] for pixel event task,                              if zero pixel event task is skipped                         " range="14 - 9" rwaccess="R/W"/> 
		<bitfield id="TEMP_STRIDE" width="4" begin="8" end="5" resetval="0x0" description="                             PDS Temp Size in 128 bit words [0=0] for pixel event tasks                         " range="8 - 5" rwaccess="R/W"/> 
		<bitfield id="CONST_SIZE" width="5" begin="4" end="0" resetval="0x0" description="                             PDS Data Size in 128 bit words [0=0] for pixel event tasks,                              if zero pixel event task is skipped                         " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CSRM" acronym="CORE_MMRS_RGX_CR_PDS_CSRM" offset="0x630" width="64" description="
                        A write of '1' to this register clears the PDS Common Store Resource Manager Contents
                        The PDS CSRM is a cross-DM controller, meaning this register must not be written during any active TA,
                         3D or Compute phase.
                        This register must be written during the core initialisation sequence.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="                             Clear PDS Common Store Resource Manager, a write to this register results in a one cycle pulse                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_MAX_CSRM_CHUNKS" acronym="CORE_MMRS_RGX_CR_PDS_MAX_CSRM_CHUNKS" offset="0x638" width="64" description="
                        Soft Limit Registers for Maximum Allocation Chunks in the Common Store on a Data Master basis.
                         1024 Allocation Regions exist in the Common Store.
                        Each Allocation Region or Chunk represetns 4x128-bits of space in the Common Store.
                        
                        Setting a Field to 0x0 disables Max Chunk Allocation checking in the Common Store Resource Manager.
                        
                    ">
		<bitfield id="RESERVED_27" width="37" begin="63" end="27" resetval="0x0" description="" range="63 - 27" rwaccess="R"/> 
		<bitfield id="CDM" width="9" begin="26" end="18" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the Compute Data Master in Common Store                          " range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="PDM" width="9" begin="17" end="9" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the Pixel Data Master in Common Store                          " range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="VDM" width="9" begin="8" end="0" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the VDM Data Master in Common Store                          " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CSRM_MAX_COEFF" acronym="CORE_MMRS_RGX_CR_PDS_CSRM_MAX_COEFF" offset="0x640" width="64" description="
                        The Common Store contains Coefficients and Shared Registers in a maximum of n Lines of 64 Allocation Chunks numbered 0-19,
                         Allocated Dynamically.
                        This Register sets a Soft Limit for the Maximum Line to Allocate for use as a Coefficient Line (0-0xn-1 are valid values)
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="LINE" width="5" begin="5" end="1" resetval="0x0" description="                             Coefficients are allocated from Line 0 upwards, this is the maximum Line to use for Coefficients before wrapping                         " range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="LINE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable Max Coefficient Line Limit                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_USRM" acronym="CORE_MMRS_RGX_CR_PDS_USRM" offset="0x648" width="64" description="
                        A write of '1' to this register clears the PDS Unified Store Resource Manager Contents.
                        
                        The PDS Unified Store Resource Manager only applies to the vertex and compute data masters.
                        
                        This register must be written during the core initialisation sequence.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="                             Clear PDS Unified Store Resource Manager, a write to this register results in a one cycle pulse                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_MAX_USRM_CHUNKS" acronym="CORE_MMRS_RGX_CR_PDS_MAX_USRM_CHUNKS" offset="0x650" width="64" description="
                        Soft Limit Registers for Maximum Allocation Chunks in the Unified Store on a Data Master basis.
                         400 Allocation Regions exist in the Unified Store.
                        Each Allocation Region represents 4x128-bits of space in the Unified Store.
                        
                        Setting a Field to 0x0 disables Max Chunk Allocation checking in the Unified Store Resource Manager.
                        
                    ">
		<bitfield id="RESERVED_18" width="46" begin="63" end="18" resetval="0x0" description="" range="63 - 18" rwaccess="R"/> 
		<bitfield id="CDM" width="9" begin="17" end="9" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the Compute Data Master in Unified Store                          " range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="VDM" width="9" begin="8" end="0" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the VDM Data Master in Unified Store                          " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_USRM_MAX_TEMP" acronym="CORE_MMRS_RGX_CR_PDS_USRM_MAX_TEMP" offset="0x658" width="64" description="
                        The Unified Store contains Temporaries and Attributes in n Lines of 16 Allocation Chunks numbered 0- n-1,
                         Allocated Dynamically.
                        This Register sets a Soft Limit for the Maximum Line to Allocate for use as a Temporaries Line (0-0xn-1 are valid values)
                        Number of lines n can be calculated by taking the Unified Store Memory Bank Depth and dividing by 16.
                         Hence for a US256 configuration,
                        the USRM manages 16 lines, from 0-15.
                        A smaller US208 configuration manages 13 lines, from 0-12.
                        
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="LINE" width="5" begin="5" end="1" resetval="0x0" description="                             Max Line for use as Temporaries                         " range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="LINE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable Max Temporaries Line Limit                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_UVSRM" acronym="CORE_MMRS_RGX_CR_PDS_UVSRM" offset="0x660" width="64" description="
                        A write of '1' to this register clears the PDS Unified Vertex Store Resource Manager Contents
                        The UVS Resource Manager only applies to the vertex data master.
                        
                        This register must be written during the core initialisation sequence.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="                             Clear PDS Unified Vertex Store Resource Manager, a write to this register results in a one cycle pulse                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_STORERM" acronym="CORE_MMRS_RGX_CR_PDS_STORERM" offset="0x670" width="64" description="
                        A write of '1' to this register clears the PDS Store Resource Manager Contents.
                        
                        The PDS Store Resource Manager is a cross-DM controller,
                         meaning this register must not be written during any active TA,
                         3D or Compute phase.
                        This register must be written during the core initialisation sequence.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="                             Clear PDS Store Resource Manager, a write to this register results in a one cycle pulse                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_MAX_STORERM_CHUNKS" acronym="CORE_MMRS_RGX_CR_PDS_MAX_STORERM_CHUNKS" offset="0x678" width="64" description="
                        Soft Limit Registers for Maximum Allocation Chunks in the PDS Store on a Data Master basis.
                         488 Allocation Regions exist in the PDS Store.
                        Each Allocation Chunk/Region represents 8x64-bits of space in the PDS Store.
                        
                        Setting a Field to 0x0 disables Max Chunk Allocation checking in the Common Store Resource Manager.
                        
                    ">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STM" width="9" begin="35" end="27" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the Stream Out Data Master in PDS Store                          " range="35 - 27" rwaccess="R/W"/> 
		<bitfield id="CDM" width="9" begin="26" end="18" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the Compute Data Master in PDS Store                          " range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="PDM" width="9" begin="17" end="9" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the Pixel Data Master in PDS Store                          " range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="VDM" width="9" begin="8" end="0" resetval="0x0" description="                             Max Number of Allocation Regions to Allocate to the VDM Data Master in PDS Store                          " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_ICC_INVAL" acronym="CORE_MMRS_RGX_CR_PDS_ICC_INVAL" offset="0x688" width="64" description="
                        A write of '1' any bit to this register clears the PDS Instruction Cache for the selected DM
                        The PDS HW will clear the bits when the operations complete
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="COMPUTE_PENDING" width="1" begin="2" end="2" resetval="0x0" description="                             PDS Instruction Cache Compute [DM 2] has been invalidated                          " range="2" rwaccess="W"/> 
		<bitfield id="PIXEL_PENDING" width="1" begin="1" end="1" resetval="0x0" description="                             PDS Instruction Cache Pixel [DM 1] has been invalidated                          " range="1" rwaccess="W"/> 
		<bitfield id="VERTEX_PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             PDS Instruction Cache Vertex [DM 0] has been invalidated                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_MCU_REQ_CTRL" acronym="CORE_MMRS_RGX_CR_PDS_MCU_REQ_CTRL" offset="0x690" width="64" description="
                        The PDS makes requests to the MCU to DMA to the PDS store and write data to memory.
                         This register defines the various cache modes
                        that apply to those requests.
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="SMODE" width="2" begin="3" end="2" resetval="0x0" description="                             SLC cache policy to use for requests from the VDM/PDM/CDM/STM resource requestors inside the PDS                         " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="CMODE" width="2" begin="1" end="0" resetval="0x0" description="                             Cache Mode to use for requests from the VDM/PDM/CDM/STM resource requestors inside the PDS                         " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CSRM_MIN_SHARED" acronym="CORE_MMRS_RGX_CR_PDS_CSRM_MIN_SHARED" offset="0x698" width="64" description="
                        The Common Store contains Coefficients and Shared Registers in 14 Lines of 64 Allocation Chunks numbered 0-13,
                         Allocated Dynamically.
                        This Register sets a Soft Limit for the Minimum Line to Allocate for use as a Shared Line (0-0xD are valid values)
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="LINE" width="5" begin="5" end="1" resetval="0x0" description="                             Shared are allocated from top line downwards, this is the minimum Line to use for Shared Registers before wrapping                         " range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="LINE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable Min Shared Register Line Limit                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_BGRND0_BASE" acronym="CORE_MMRS_RGX_CR_PDS_BGRND0_BASE" offset="0x6A0" width="64" description="
                        PDS Background Setup Word 0
                    ">
		<bitfield id="TEXUNICODE_ADDR" width="28" begin="63" end="36" resetval="0x0" description="                             This is the PDS Code Address used for 2 programs. The Program which issues the DMAs [DOUTD etc.                             ] for uniform data and/or texture state.                          " range="63 - 36" rwaccess="R/W"/> 
		<bitfield id="RESERVED_32" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="SHADER_ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             The pixel shader base is the base address of the PDS Data Segment.                              The code segment is address is PDS_PIXEL_SHADERBASE + PDS_PIXELSHADERSIZE.                              The pixel shader program issues the DOUTU for the Fragment Shader only.                                                        " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_BGRND1_BASE" acronym="CORE_MMRS_RGX_CR_PDS_BGRND1_BASE" offset="0x6A8" width="64" description="
                        PDS Background Setup Word 1
                    ">
		<bitfield id="TEXTUREDATA_ADDR" width="28" begin="63" end="36" resetval="0x0" description="                             This points to the DMAs to load the Texture State [or contains the State with DOUTW commands]                          " range="63 - 36" rwaccess="R/W"/> 
		<bitfield id="RESERVED_32" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="VARYING_ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             This is the base address of the PDS Data Segment. The code segment is address is PDS_VARYINGBASE + PDS_VARYINGSIZE [PDS_BGRND_SIZEINFO1].                                                       " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_BGRND2_BASE" acronym="CORE_MMRS_RGX_CR_PDS_BGRND2_BASE" offset="0x6B0" width="64" description="
                        PDS Background Setup Word 2
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="UNIFORMDATA_ADDR" width="28" begin="31" end="4" resetval="0x0" description="                             This points to the DMAs to load the Uniforms [or contains the Uniforms with DOUTW commands]                          " range="31 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_BGRND3_SIZEINFO" acronym="CORE_MMRS_RGX_CR_PDS_BGRND3_SIZEINFO" offset="0x6B8" width="64" description="
                        If any of the size fields are 0, then that program will not be run.
                         PDS_BGRND_PIXELSHADERSIZE is always 2 128 Bit Words 
                    ">
		<bitfield id="USC_SHAREDSIZE" width="9" begin="63" end="55" resetval="0x0" description="                             The common store allocation size for the shared registers [texture and uniform data commbined]                          " range="63 - 55" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="9" begin="54" end="46" resetval="0x0" description="" range="54 - 46" rwaccess="R"/> 
		<bitfield id="PDS_BATCHNUM" width="14" begin="45" end="32" resetval="0x0" description="                             The batch ID to be associated with the background                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="PDS_UNIFORMSIZE" width="9" begin="31" end="23" resetval="0x0" description="                             The size of the Uniform PDS Data Segment in 128 bit words                         " range="31 - 23" rwaccess="R/W"/> 
		<bitfield id="PDS_TEXTURESTATESIZE" width="7" begin="22" end="16" resetval="0x0" description="                             The size of the Texture PDS Data Segment in 128 bit words                         " range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="PDS_VARYINGSIZE" width="6" begin="15" end="10" resetval="0x0" description="                             The size of the Varying/Coefficient PDS Data Segment in 128 bit words                         " range="15 - 10" rwaccess="R/W"/> 
		<bitfield id="USC_VARYINGSIZE" width="6" begin="9" end="4" resetval="0x0" description="                             The size of the Varying/Coefficient USC Common Store Data in 4x128 bit words                         " range="9 - 4" rwaccess="R/W"/> 
		<bitfield id="PDS_TEMPSIZE" width="4" begin="3" end="0" resetval="0x0" description="                             0 = 0 128 bit words, 1 = 1 128 bit word,  this applies to coefficient,                              uniform and varying state                         " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_USRM_MIN_ATTR" acronym="CORE_MMRS_RGX_CR_PDS_USRM_MIN_ATTR" offset="0x6C0" width="64" description="
                        The Unified Store contains Temporaries and Attributes in n Lines of 16 Allocation Chunks numbered 0 - n-1,
                         Allocated Dynamically.
                        This Register sets a Soft Limit for the Minimum Line to Allocate for use as an Attribute Line (0-0xn-1 are valid values)
                        Number of lines n can be calculated by taking the Unified Store Memory Bank Depth and dividing by 16.
                         Hence for a US256 configuration,
                        the USRM manages 16 lines, from 0-15.
                        A smaller US208 configuration manages 13 lines, from 0-12.
                        
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="LINE" width="5" begin="5" end="1" resetval="0x0" description="                             Min Line for use for Attributes                         " range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="LINE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable Min Attributes Line Limit                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_PIXELMERGE" acronym="CORE_MMRS_RGX_CR_PDS_PIXELMERGE" offset="0x6D0" width="64" description="">
		<bitfield id="RESERVED_7" width="57" begin="63" end="7" resetval="0x0" description="" range="63 - 7" rwaccess="R"/> 
		<bitfield id="TASK_DISABLE" width="1" begin="6" end="6" resetval="0x0" description="                             Disable pixel merging within a whole pixel fragment task                         " range="6" rwaccess="R/W"/> 
		<bitfield id="DISABLE" width="1" begin="5" end="5" resetval="0x0" description="                             Disable pixel merging within each 2x2 pixel block of a pixel fragment task                         " range="5" rwaccess="R/W"/> 
		<bitfield id="GRADLIMIT" width="5" begin="4" end="0" resetval="0x31" description="                             Gradient difference limit for PDS PP pixel merging                         " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CSRM_USC_DEBUG" acronym="CORE_MMRS_RGX_CR_PDS_CSRM_USC_DEBUG" offset="0x6D8" width="64" description="
                        When written a non zero value, this register assigns an extra degree of space to be allocated in the Common Store via the PDS CSRM for USC debugging on Shared Allocations.
                        
                        The SIZE field is Allocation Region Granular (i.e 512-bits,
                         or 4x128-bit registers). This register must be set up before the PDS CSRM CLEAR operation.
                        
                    ">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="SIZE" width="5" begin="4" end="0" resetval="0x0" description="                             Amount of Space [in 512-bit Allocation Regions] to allocate to USC Debug Space on a Shared Allocation.                                                       " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CSRM_DISABLE" acronym="CORE_MMRS_RGX_CR_PDS_CSRM_DISABLE" offset="0x6E0" width="64" description="
                        When this register is set, the CSRM will be configured on PDS CSRM CLEAR to not reserve any space for Partitions (this is normally governed by the AA MODE and PIXEL OUTPUT CTRL WIDTH register settings),
                         to maximise space in the CSRM for OCL operations.
                        The Shared slide functionality which allows a Shared allocation which fails to slide the allocation window.
                        
                        The Coeff slide functionality allows a Coefficient allocation which fails to slide the allocation window.
                        
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="COEFF_SLIDE" width="1" begin="2" end="2" resetval="0x0" description="                             Disable Slide of Coeff Allocations on Failure                         " range="2" rwaccess="R/W"/> 
		<bitfield id="SHARED_SLIDE" width="1" begin="1" end="1" resetval="0x0" description="                             Disable Slide of Shared Allocations on Failure                         " range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_IDLE" acronym="CORE_MMRS_RGX_CR_HUB_IDLE" offset="0x6E8" width="64" description="">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="CDM" width="1" begin="2" end="2" resetval="0x1" description="                             CDM Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="VDM" width="1" begin="1" end="1" resetval="0x1" description="                             VDM Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="PDS" width="1" begin="0" end="0" resetval="0x1" description="                             PDS Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_PWR" acronym="CORE_MMRS_RGX_CR_HUB_PWR" offset="0x6F0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="NUM_PDS_INST" width="32" begin="31" end="0" resetval="0x0" description="                             Number of PDS instructions                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_PASSGROUP" acronym="CORE_MMRS_RGX_CR_PDS_PASSGROUP" offset="0x700" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="FORCE_PT" width="1" begin="1" end="1" resetval="0x0" description="                             Force the use of Hard SDs between punchthrough or depth feedback type passes                         " range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable pass group optimisation within USC by replacing USC Hard SDs with USC Soft SDs for all pass groups in the PDS PP.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_COMPUTE_THREAD_BARRIER" acronym="CORE_MMRS_RGX_CR_PDS_COMPUTE_THREAD_BARRIER" offset="0x708" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable thread barrier support in the PDS CDM_RR.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CSRM_SETUP" acronym="CORE_MMRS_RGX_CR_PDS_CSRM_SETUP" offset="0x720" width="64" description="
                        If the ENABLE field is set, then when the PDS CSRM is Cleared via the PDS_CSRM_CLEAR register,
                         the value set in the MAX_LINE vector is
                        used to define the maximum Line in the CSRM which is allocatable to Shared Registers/Coefficients.
                         The Space above is reserved for
                        Pixel Partition Data.
                        The CSRM manages space in the USC Common Store using a series of Lines of Allocation Regions.
                        
                        - Allocation Region = 4x128-bit Registers in the USC Common Store
                        - CSRM Line = 64 Allocation Regions = 256x128-bit Registers in teh USC Common Store
                        For CS1088 the maximum allocation size is 13.5 lines = 864 Alloc Regions = 3456 Registers
                        Otherwise, the maximum allocation size is 12.5 lines = 800 Alloc Regions = 3200 Registers
                        For these values the setup would be as follows:
                        - CS1088 - Lines0-13 used, Line 13 is halffull, therefore MAX_LINE = 0xD,
                         HALF = 1
                        - Non CS1088 - Lines0-12 used, Line 12 is halffull, therefore MAX_LINE = 0xC,
                         HALF = 1
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="HALF" width="1" begin="5" end="5" resetval="0x0" description="                             Top line is prefilled half full                          " range="5" rwaccess="R/W"/> 
		<bitfield id="MAX_LINE" width="4" begin="4" end="1" resetval="0x13" description="                             [Lower 4 bits of] Maximum Line within the CSRM that can be allocated to Shared Registers/Coefficients                         " range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable use of this register to set the Maximum Line the CSRM can allocate on behalf of the USC Common Store                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_USRM_DISABLE" acronym="CORE_MMRS_RGX_CR_PDS_USRM_DISABLE" offset="0x738" width="64" description="
                        When this register is set, the USRM will be configured on PDS USRM CLEAR to disable the Temp/Attribute slide functionality which allows
                        a Temporaries or Attributes allocation which fails to slide the allocation window.
                        
                        The CDM_TEMP_SLIDE bit when set will disable the Temporaries Failure Slide on Compute allocations that fail.
                        
                        The TEMP_FRAGMENTATION bit when set will disable Temporary allocations after window update until the oldest line in the window is empty.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="TEMP_SLIDE" width="1" begin="0" end="0" resetval="0x0" description="                             Disable Slide of Temp Allocations on Failure                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_CSRM_PIXEL" acronym="CORE_MMRS_RGX_CR_PDS_CSRM_PIXEL" offset="0x788" width="64" description="
                        The Common Store contains Coefficients and Shared Registers in a maximum of n Lines of 64 Allocation Chunks numbered 0-31,
                         Allocated Dynamically.
                        This Register sets a Soft Limit for the Maximum Line of available Coefficient space,
                         from line 0 upwards (set by PDS_CSRM_MAX_COEFF register) to Allocate for use
                        ONLY by the Pixel Data Master (PDM) only (0-0xn-2 are valid values).
                         Other lines above this limit may also be used for Pixels,
                         but this area is reserved soley for Pixels when enabled.
                        
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="MAX_LINE" width="5" begin="5" end="1" resetval="0x0" description="                             Coefficients are allocated from Line 0 upwards, this is the maximum Line to reserve for ONLY PDM Coefficients.                              The Max line of this region is set in the PDS_CSRM_MAX_COEFF register                         " range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="MODE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable PIXEL RESERVE MODE in the PDS CSRM                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_XPU_BROADCAST" acronym="CORE_MMRS_RGX_CR_XPU_BROADCAST" offset="0x890" width="64" description="
                        This register contains a bit for this, the primary XPU and for each secondary device connected to the primary.
                        
                        Bit 0 corresponds to the primary XPU and bits [1 .. GPU_COUNT-1] correspond to the secondary devices.
                        
                        This regsiter is initialised and masked using the GPU_COUNT input such that bits [8 .
                        . GPU_COUNT] always read as '0'.
                        By default, broadcast is enabled for all valid devices.
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="MASK" width="9" begin="8" end="0" resetval="0x1" description="                             If bit N is set, forward broadcast XPU register writes to this device.                         " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_XPU_RW_ORDER" acronym="CORE_MMRS_RGX_CR_XPU_RW_ORDER" offset="0x898" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="FORCE" width="1" begin="0" end="0" resetval="0x1" description="                             1 - Force reads and writes to complete in order with respect to each other on the XPU register AXI bus by stalling read requests if any writes are outstanding and vice versa.                                                          0 - No ordering is enforced between reads and writes.                              Writes and reads complete in order with respect to themselves as dictated by AXI ID constraints.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLAVE_EVENT" acronym="CORE_MMRS_RGX_CR_SLAVE_EVENT" offset="0x8F0" width="64" description="
                        This register contains a bit for each slave connected to this,
                         the master XPU. Valid bits are [XPU_MAX_SLAVES-1:0].
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="STATUS" width="8" begin="7" end="0" resetval="0x0" description="                             If bit N is set, an interrupt from slave N is pending.                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MARS_IDLE" acronym="CORE_MMRS_RGX_CR_MARS_IDLE" offset="0x8F8" width="64" description="">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="MH_SYSARB0" width="1" begin="2" end="2" resetval="0x1" description="                             SYSARB0 Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="CPU" width="1" begin="1" end="1" resetval="0x1" description="                             CPU Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="SOCIF" width="1" begin="0" end="0" resetval="0x1" description="                             SOCIF Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE" offset="0xB00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_PROC_COMPLETE" acronym="CORE_MMRS_RGX_CR_MTS_PROC_COMPLETE" offset="0xB08" width="64" description="
                        This register allows firmware tasks to signal process completion.
                        
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="CONTEXT" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_SBDATA0" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_SBDATA0" offset="0xB10" width="64" description="
                        This register contains the sideband data for the process running on the background context of thread 0.
                         Reads of this register will be redirected to the correct,
                         thread specific register by hardware.
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="OS_ID" width="3" begin="8" end="6" resetval="0x0" description="                             The OS_ID of the active thread                         " range="8 - 6" rwaccess="R"/> 
		<bitfield id="THREAD_ACTIVE" width="1" begin="5" end="5" resetval="0x0" description="                             Indicates the thread is active                         " range="5" rwaccess="R"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX_SBDATA0" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX_SBDATA0" offset="0xB20" width="64" description="
                        This register contains the sideband data for the process running on the interrupt context of thread 0.
                         Reads of this register will be redirected to the correct,
                         thread specific register by hardware.
                    ">
		<bitfield id="RESERVED_42" width="22" begin="63" end="42" resetval="0x0" description="" range="63 - 42" rwaccess="R"/> 
		<bitfield id="OS_ID" width="3" begin="41" end="39" resetval="0x0" description="                             The OS_ID of the active thread                         " range="41 - 39" rwaccess="R"/> 
		<bitfield id="THREAD_ACTIVE" width="1" begin="38" end="38" resetval="0x0" description="                             Indicates the thread is active                         " range="38" rwaccess="R"/> 
		<bitfield id="INT_STATUS" width="32" begin="37" end="6" resetval="0x0" description="                             Interrupt Status for 32 event bus lines                         " range="37 - 6" rwaccess="R"/> 
		<bitfield id="DM" width="4" begin="5" end="2" resetval="0x0" description="                             DataMaster Type                         " range="5 - 2" rwaccess="R"/> 
		<bitfield id="INT_TASK" width="2" begin="1" end="0" resetval="0x0" description="                             Kick Request for timer/BG-request/host                         " range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_THREAD0_DM_ASSOC" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_THREAD0_DM_ASSOC" offset="0xB30" width="64" description="
                        This register is the DataMaster assocation for the background context of thread 0.
                         Bit &#60;n> high represents DataMaster &#60;n> being permitted to run on the background context of thread 0.
                        
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="DM_ASSOC" width="16" begin="15" end="0" resetval="0x0" description="                             DataMaster Association [Active High]                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX_THREAD0_DM_ASSOC" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX_THREAD0_DM_ASSOC" offset="0xB40" width="64" description="
                        This register is the DataMaster assocation for the interrupt context of thread 0.
                         Bit &#60;n> high represents DataMaster &#60;n> being permitted to run on the interrupt context of thread 0.
                        
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="DM_ASSOC" width="16" begin="15" end="0" resetval="0x0" description="                             DataMaster Association [Active High]                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_GARTEN_WRAPPER_CONFIG" acronym="CORE_MMRS_RGX_CR_MTS_GARTEN_WRAPPER_CONFIG" offset="0xB50" width="64" description="
                        This register contains the configuration options for the Garten wrapper.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="IDLE_CTRL" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_DM0_INTERRUPT_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_DM0_INTERRUPT_ENABLE" offset="0xB58" width="64" description="
                        Interrupt enable status register for DataMaster 0
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="INT_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="                             Interrupt Enable                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_DM1_INTERRUPT_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_DM1_INTERRUPT_ENABLE" offset="0xB60" width="64" description="
                        Interrupt enable status register for DataMaster 1
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="INT_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="                             Interrupt Enable                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_DM2_INTERRUPT_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_DM2_INTERRUPT_ENABLE" offset="0xB68" width="64" description="
                        Interrupt enable status register for DataMaster 2
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="INT_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="                             Interrupt Enable                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_DM3_INTERRUPT_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_DM3_INTERRUPT_ENABLE" offset="0xB70" width="64" description="
                        Interrupt enable status register for DataMaster 3
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="INT_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="                             Interrupt Enable                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_DM4_INTERRUPT_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_DM4_INTERRUPT_ENABLE" offset="0xB78" width="64" description="
                        Interrupt enable status register for DataMaster 4
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="INT_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="                             Interrupt Enable                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_DM5_INTERRUPT_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_DM5_INTERRUPT_ENABLE" offset="0xB80" width="64" description="
                        Interrupt enable status register for DataMaster 5
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="INT_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="                             Interrupt Enable                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_EVENT_MASK" acronym="CORE_MMRS_RGX_CR_MTS_EVENT_MASK" offset="0xB88" width="64" description="
                        Mask interrupt events
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="MASK" width="32" begin="31" end="0" resetval="0x0" description="                             DESCRIPTION                          " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_MTS_EVENT_CLEAR" offset="0xB90" width="64" description="
                        Clear internal interrupt registers
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="CLEAR" width="32" begin="31" end="0" resetval="0x0" description="                             DESCRIPTION                          " range="31 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX" offset="0xB98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX" offset="0xBA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE" offset="0xBA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_GPU_INT_STATUS" acronym="CORE_MMRS_RGX_CR_MTS_GPU_INT_STATUS" offset="0xBB0" width="64" description="
                        This register contains the sideband data for the MTS internal GPU interrupt status
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="STATUS" width="32" begin="31" end="0" resetval="0x0" description="                             A 32 bit register for recored GPU events                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_OS_PRIORITY" acronym="CORE_MMRS_RGX_CR_MTS_OS_PRIORITY" offset="0xBC0" width="64" description="
                        Operating System Priority
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="ID7" width="2" begin="15" end="14" resetval="0x0" description="                             Scheduling priority for operating system 7                         " range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="ID6" width="2" begin="13" end="12" resetval="0x0" description="                             Scheduling priority for operating system 6                         " range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="ID5" width="2" begin="11" end="10" resetval="0x0" description="                             Scheduling priority for operating system 5                         " range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="ID4" width="2" begin="9" end="8" resetval="0x0" description="                             Scheduling priority for operating system 4                         " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="ID3" width="2" begin="7" end="6" resetval="0x0" description="                             Scheduling priority for operating system 3                         " range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="ID2" width="2" begin="5" end="4" resetval="0x0" description="                             Scheduling priority for operating system 2                         " range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="ID1" width="2" begin="3" end="2" resetval="0x0" description="                             Scheduling priority for operating system 1                         " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="ID0" width="2" begin="1" end="0" resetval="0x0" description="                             Scheduling priority for operating system 0                         " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE_ENABLE" offset="0xBC8" width="64" description="
                        This register is an active-high mask.
                        When the bit is 0, the MTS_SCHEDULE kick from the corresponding Guest OS is silently discarded.
                        
                        This allows the FW to mask out a Guest OS in order to prevent denial-of-service style attacks.
                        
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="MASK" width="8" begin="7" end="0" resetval="0x255" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS0_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS0_EVENT_STATUS" offset="0xBD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HOST_IRQ" acronym="CORE_MMRS_RGX_CR_HOST_IRQ" offset="0xBE0" width="64" description="
                        This register triggers a per-OS host interrupt.
                        The hardware sets the corresponding RGX_CR_IRQ_OS&#60;N>_EVENT_STATUS register.
                        
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="OSID" width="3" begin="2" end="0" resetval="0x0" description="                             Indicates the Guest OS for the interrupt                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS0_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS0_EVENT_CLEAR" offset="0xBE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_META_BOOT" acronym="CORE_MMRS_RGX_CR_META_BOOT" offset="0xBF8" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="0" end="0" resetval="0x0" description="                             0 = Don't boot, 1 = Boot                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_AA" acronym="CORE_MMRS_RGX_CR_TE_AA" offset="0xC00" width="64" description="
                        This register controls the anti-aliasing mode of the Tiling Co-Processor,
                         independent control is provided in both X &#38; Y axis.
                        
                        This register needs to be set based on the ISP Samples Per Pixel a core supports.
                        
                        When ISP Samples Per Pixel = 1:
                        2xmsaa is achieved by enabling Y - TE does AA on Y plane only
                        4xmsaa is achieved by enabling Y and X - TE does AA on X and Y plane
                        8xmsaa not supported by XE cores
                        When ISP Samples Per Pixel = 2:
                        2xmsaa is achieved by enabling X2 - does not affect TE
                        4xmsaa is achieved by enabling Y and X2 - TE does AA on Y plane only
                        8xmsaa is achieved by enabling Y, X and X2 - TE does AA on X and Y plane
                        8xmsaa not supported by XE cores
                        When ISP Samples Per Pixel = 4:
                        2xmsaa is achieved by enabling X2 - does not affect TE
                        4xmsaa is achieved by enabling Y2 and X2 - TE does AA on Y plane only
                        8xmsaa not supported by XE cores
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="Y2" width="1" begin="3" end="3" resetval="0x0" description="                             Indicates 4xmsaa when X2 and Y2 are set to 1. This does not affect TE and is only used within TPW.                                                       " range="3" rwaccess="R/W"/> 
		<bitfield id="Y" width="1" begin="2" end="2" resetval="0x0" description="                             Anti-Aliasing in Y Plane Enabled                          " range="2" rwaccess="R/W"/> 
		<bitfield id="X" width="1" begin="1" end="1" resetval="0x0" description="                             Anti-Aliasing in X Plane Enabled                          " range="1" rwaccess="R/W"/> 
		<bitfield id="X2" width="1" begin="0" end="0" resetval="0x0" description="                             2x Anti-Aliasing Enabled, affects PPP only                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_MTILE1" acronym="CORE_MMRS_RGX_CR_TE_MTILE1" offset="0xC08" width="64" description="
                        MacroTile Boundaries X Plane
                    ">
		<bitfield id="RESERVED_27" width="37" begin="63" end="27" resetval="0x0" description="" range="63 - 27" rwaccess="R"/> 
		<bitfield id="X1" width="9" begin="26" end="18" resetval="0x4" description="                             X1 MacroTile boundary, left tile X for second column of macrotiles [16MT mode] - 32 pixels across tile                         " range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="X2" width="9" begin="17" end="9" resetval="0x8" description="                             X2 MacroTile boundary, left tile X for third[16MT] column of macrotiles - 32 pixels across tile                         " range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="X3" width="9" begin="8" end="0" resetval="0x12" description="                             X3 MacroTile boundary, left tile X for fourth column of macrotiles [16MT] - 32 pixels across tile                         " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_MTILE2" acronym="CORE_MMRS_RGX_CR_TE_MTILE2" offset="0xC10" width="64" description="
                        MacroTile Boundaries Y Plane.
                    ">
		<bitfield id="RESERVED_27" width="37" begin="63" end="27" resetval="0x0" description="" range="63 - 27" rwaccess="R"/> 
		<bitfield id="Y1" width="9" begin="26" end="18" resetval="0x4" description="                             X1 MacroTile boundary, ltop tile Y for second column of macrotiles [16MT mode] - 32 pixels tile height                         " range="26 - 18" rwaccess="R/W"/> 
		<bitfield id="Y2" width="9" begin="17" end="9" resetval="0x8" description="                             X2 MacroTile boundary, top tile Y for third[16MT] column of macrotiles - 32 pixels tile height                         " range="17 - 9" rwaccess="R/W"/> 
		<bitfield id="Y3" width="9" begin="8" end="0" resetval="0x12" description="                             X3 MacroTile boundary, top tile Y for fourth column of macrotiles [16MT] - 32 pixels tile height                         " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_SCREEN" acronym="CORE_MMRS_RGX_CR_TE_SCREEN" offset="0xC18" width="64" description="
                        In order to perform the tiling operation and generate the display list the maximum screen size must be configured in terms of the number of tiles in X &#38; Y axis.
                        
                    ">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="YMAX" width="9" begin="20" end="12" resetval="0x16" description="                             Maximum Y tile address visible on screen, 32 pixel tile height,                              16Kx16K max screen size                         " range="20 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_9" width="3" begin="11" end="9" resetval="0x0" description="" range="11 - 9" rwaccess="R"/> 
		<bitfield id="XMAX" width="9" begin="8" end="0" resetval="0x16" description="                             Maximum X tile address visible on screen, 32 pixel tile width,                              16Kx16K max screen size                         " range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_MTILE" acronym="CORE_MMRS_RGX_CR_TE_MTILE" offset="0xC20" width="64" description="
                        In order to perform the tiling operation and generate the display list the maximum screen size must be configured in terms of the number of tiles in X &#38; Y axis.
                        
                    ">
		<bitfield id="RESERVED_19" width="45" begin="63" end="19" resetval="0x0" description="" range="63 - 19" rwaccess="R"/> 
		<bitfield id="STRIDE" width="19" begin="18" end="0" resetval="0x0" description="                             Number of tiles in a Macrotile. Stride = [XTile * YTiles],                              tiles 32 pixels across by 32 pixels                         " range="18 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_PSG" acronym="CORE_MMRS_RGX_CR_TE_PSG" offset="0xC28" width="64" description="
                        This register defines the global control for the Parameter Stream Generator within the Tiling Co-Processor.
                         This module formats the display list generated by the Tiling Co-Processor.
                        
                    ">
		<bitfield id="RESERVED_23" width="41" begin="63" end="23" resetval="0x0" description="" range="63 - 23" rwaccess="R"/> 
		<bitfield id="FORCE_PROTECT" width="1" begin="22" end="22" resetval="0x0" description="                             When set, the TE shall force the PROTECT bit to 1 for all tiles                         " range="22" rwaccess="R/W"/> 
		<bitfield id="CS_SIZE" width="1" begin="21" end="21" resetval="0x0" description="                             Size of control stream chunk.                             0x0        512 bit                             0x1        1024 bit                         " range="21" rwaccess="R/W"/> 
		<bitfield id="ENABLE_PWR_GATE_STATE" width="1" begin="20" end="20" resetval="0x1" description="                             Enables TE PSG power gate state init.                             0x0        Disable                             0x1        Enable                         " range="20" rwaccess="R/W"/> 
		<bitfield id="ENABLE_CONTEXT_STATE_RESTORE" width="1" begin="19" end="19" resetval="0x0" description="                             Enables sampling of Driver TE_STATE_ISP_STATE_ID and TE_ACTIVE_MTILE registers on context switch/restore when set,                              when reset current local value is preserved.                         " range="19" rwaccess="R/W"/> 
		<bitfield id="ZONLYRENDER" width="1" begin="18" end="18" resetval="0x0" description="                             Don't invalidate Tail Pointer Cache entries on a Terminate command.                               Only effective when COMPLETEONTERMINATE is 0x0                             0x0        Do Invalidate                             0x1        Don't Invalidate                         " range="18" rwaccess="R/W"/> 
		<bitfield id="COMPLETEONTERMINATE" width="1" begin="17" end="17" resetval="0x1" description="                             0x1        Write region headers, terminate streams and invalidate tail pointer cache entries on terminate.                                                          0x0        If ZONLYRENDER = 0x0 then force an Interrupt,                              however if ZONLYRENDER = 0x1 then write region headers and terminate streams.                         " range="17" rwaccess="R/W"/> 
		<bitfield id="RESERVED_15" width="2" begin="16" end="15" resetval="0x0" description="" range="16 - 15" rwaccess="R"/> 
		<bitfield id="CACHE_BYPASS" width="1" begin="14" end="14" resetval="0x0" description="                             when set, PSG sets its write only cache to bypass mode,                              effectively disabling the cache                         " range="14" rwaccess="R/W"/> 
		<bitfield id="FORCENEWSTATE" width="1" begin="13" end="13" resetval="0x0" description="                             Always embed state information in control stream. Debug only.                         " range="13" rwaccess="R/W"/> 
		<bitfield id="RESERVED_11" width="2" begin="12" end="11" resetval="0x0" description="" range="12 - 11" rwaccess="R"/> 
		<bitfield id="REGION_STRIDE" width="11" begin="10" end="0" resetval="0x6" description="                             Number of 4kB Pages devoted to region headers for each Render Target - max needed = 0x500                         " range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_PSG_TERMINATE" acronym="CORE_MMRS_RGX_CR_TE_PSG_TERMINATE" offset="0xC30" width="64" description="
                        This register can be written by the driver to define what the TA should terminate tile control streams with.
                         Default value is 0x00000002, however this can be replaced with a link pointer to some driver defined control stream.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="BYTE" width="8" begin="39" end="32" resetval="0x3" description="                             Byte to terminate all tile control streams with.                         " range="39 - 32" rwaccess="R/W"/> 
		<bitfield id="DWORD" width="32" begin="31" end="0" resetval="0x2" description="                             Double-word to terminate all tile control streams with.                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_PSGREGION_ADDR" acronym="CORE_MMRS_RGX_CR_TE_PSGREGION_ADDR" offset="0xC38" width="64" description="
                        This register defines the base address in memory of the Region Header writes by the TA.
                          Region headers are the first part of the display list and contain an entry per tile with information on global setup and a link address to parameters.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="HEAP" width="6" begin="39" end="34" resetval="0x0" description="                             1TB Addressable, 16GB aligned Heap Address for Region Header writes                         " range="39 - 34" rwaccess="R/W"/> 
		<bitfield id="BASE" width="28" begin="33" end="6" resetval="0x0" description="                             16GB Addressable, 512-bit aligned Base Address for Region Header writes                         " range="33 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_TPC_ADDR" acronym="CORE_MMRS_RGX_CR_TE_TPC_ADDR" offset="0xC40" width="64" description="
                        This register defines the base address in memory of the Tail Pointer Cache.
                          A tail pointer is the current last address written to for a tiles individual display list,
                         an entry for active tiles is maintained as primitives are processed by the TA.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="HEAP" width="6" begin="39" end="34" resetval="0x0" description="                             1TB Addressable, 16GB aligned Heap Address for Tail Pointer Cache.                         " range="39 - 34" rwaccess="R/W"/> 
		<bitfield id="BASE" width="28" begin="33" end="6" resetval="0x0" description="                             16GB Addressable, 512-bit aligned Base Address for Tail Pointer Cache entries.                              The tail pointer is the current last address written to for a control stream for a tile.                         " range="33 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_TPC" acronym="CORE_MMRS_RGX_CR_TE_TPC" offset="0xC48" width="64" description="
                        This register defines the TPC Memory footprint size per Render Target as a Stride of 4KB pages
                    ">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="STRIDE" width="12" begin="11" end="0" resetval="0x8" description="                             Number of 4KB pages per Render Target in each TPC footprint - max = 2048                         " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_TPC_CONTEXT" acronym="CORE_MMRS_RGX_CR_TE_TPC_CONTEXT" offset="0xC50" width="64" description="
                        The Tail Pointer Cache is used to keep track of the last address written to for a particular tile,
                         this is stored in a mixture of on chip cache and external memory.
                          Under certain circumstances it is neccesary to either reset the cache or flush the on chip cache contents such that they are visible in memory.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="CLEAR_PENDING" width="1" begin="31" end="31" resetval="0x0" description="                             Reset contents of Tail Pointer Cache                         " range="31" rwaccess="W"/> 
		<bitfield id="FLUSH_PENDING" width="1" begin="30" end="30" resetval="0x0" description="                             Flush contents of Tail Pointer Cache to Memory                         " range="30" rwaccess="W"/> 
		<bitfield id="RESERVED_0" width="30" begin="29" end="0" resetval="0x0" description="" range="29 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_RGNBBOX_X" acronym="CORE_MMRS_RGX_CR_TE_RGNBBOX_X" offset="0xC58" width="64" description="
                        Reset or enabled by the PPP_RESETBBOX and PPP_UPDATEBBOX fields in the PPPControl word of the Input Parameter format.
                         This is the maximum extent in X of the post transformed,
                         clipped data before region clipping.
                    ">
		<bitfield id="RESERVED_26" width="38" begin="63" end="26" resetval="0x0" description="" range="63 - 26" rwaccess="R"/> 
		<bitfield id="MAX" width="10" begin="25" end="16" resetval="0x0" description="                             XMax value for maintained Region Generator Bounding Box,                              tiles 32 pixels in width                         " range="25 - 16" rwaccess="R"/> 
		<bitfield id="RESERVED_10" width="6" begin="15" end="10" resetval="0x0" description="" range="15 - 10" rwaccess="R"/> 
		<bitfield id="MIN" width="10" begin="9" end="0" resetval="0x0" description="                             XMin value for maintained Region Generator Bounding Box,                              tiles 32 pixels in width                         " range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_RGNBBOX_Y" acronym="CORE_MMRS_RGX_CR_TE_RGNBBOX_Y" offset="0xC60" width="64" description="
                        Reset or enabled by the PPP_RESETBBOX and PPP_UPDATEBBOX fields in the PPP Control word of the Input Parameter format.
                         This is the maximum extent in Y of the post transformed,
                         clipped data before region clipping.
                    ">
		<bitfield id="RESERVED_26" width="38" begin="63" end="26" resetval="0x0" description="" range="63 - 26" rwaccess="R"/> 
		<bitfield id="MAX" width="10" begin="25" end="16" resetval="0x0" description="                             YMax value for maintained Region Generator Bounding Box,                              tiles 16 pixels in height                         " range="25 - 16" rwaccess="R"/> 
		<bitfield id="RESERVED_10" width="6" begin="15" end="10" resetval="0x0" description="" range="15 - 10" rwaccess="R"/> 
		<bitfield id="MIN" width="10" begin="9" end="0" resetval="0x0" description="                             YMin value for maintained Region Generator Bounding Box,                              tiles 16 pixels in height                         " range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_RGNHDR_INIT" acronym="CORE_MMRS_RGX_CR_TE_RGNHDR_INIT" offset="0xC68" width="64" description="
                        A write of '1' to this register starts the TE Region Header Initialisation Sequence
                        The TE HW will clear the PENDING bit once the operation is complete
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Start TE Region Header Initialisation                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_PSG_HAZARD" acronym="CORE_MMRS_RGX_CR_TE_PSG_HAZARD" offset="0xC70" width="64" description="
                        Control of hazard checking in SLC for TE PSG requesters
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="STREAM_CHECK_ENABLE" width="1" begin="1" end="1" resetval="0x1" description="                             when set, PSG will enable hazard checking in the SLC for control stream writes                         " range="1" rwaccess="R/W"/> 
		<bitfield id="REGION_CHECK_ENABLE" width="1" begin="0" end="0" resetval="0x1" description="                             when set, PSG will enable hazard checking in the SLC for region header writes                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP_GRIDOFFSET" acronym="CORE_MMRS_RGX_CR_PPP_GRIDOFFSET" offset="0xC78" width="64" description="
                        Sample position grid offset for use when MSAA/ODAA is DISABLED
                        DX (0.0,0.0)
                        OpenGL (0.5,0.5)
                        Acts as the 9th multisample position when MSAA is ENABLED.
                        
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="GRID_Y" width="4" begin="7" end="4" resetval="0x0" description="                             Unsigned sub-pixel offset                         " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="GRID_X" width="4" begin="3" end="0" resetval="0x0" description="                             Unsigned sub-pixel offset                         " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP_MULTISAMPLECTL" acronym="CORE_MMRS_RGX_CR_PPP_MULTISAMPLECTL" offset="0xC80" width="64" description="
                        Sample position grid offset for use in 2x, 4x, 8xMSAA and ODAA modes.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="MSAA_Y3" width="4" begin="31" end="28" resetval="0x0" description="                             Unsigned sub-pixel offset for the 4th multisample Y position                         " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="MSAA_X3" width="4" begin="27" end="24" resetval="0x0" description="                             Unsigned sub-pixel offset for the 4th multisample X position                         " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y2" width="4" begin="23" end="20" resetval="0x0" description="                             Unsigned sub-pixel offset for the 3rd multisample Y position                         " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="MSAA_X2" width="4" begin="19" end="16" resetval="0x0" description="                             Unsigned sub-pixel offset for the 3rd multisample X position                         " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y1" width="4" begin="15" end="12" resetval="0x0" description="                             Unsigned sub-pixel offset for the 2nd multisample Y position                         " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MSAA_X1" width="4" begin="11" end="8" resetval="0x0" description="                             Unsigned sub-pixel offset for the 2nd multisample X position                         " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y0" width="4" begin="7" end="4" resetval="0x0" description="                             Unsigned sub-pixel offset for the 1st multisample Y position                         " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MSAA_X0" width="4" begin="3" end="0" resetval="0x0" description="                             Unsigned sub-pixel offset for the 1st multisample X position                         " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP_CTRL" acronym="CORE_MMRS_RGX_CR_PPP_CTRL" offset="0xC88" width="64" description="
                        This register controls the global setup of the PPP.
                    ">
		<bitfield id="RESERVED_13" width="51" begin="63" end="13" resetval="0x0" description="" range="63 - 13" rwaccess="R"/> 
		<bitfield id="VPT_SCISSOR" width="1" begin="12" end="12" resetval="0x0" description="                             When 0 the PPP will insert state updates on change of VPT ID,                                                          When 1 this feature is disabled                         " range="12" rwaccess="R/W"/> 
		<bitfield id="FLUSH_MODE" width="1" begin="11" end="11" resetval="0x0" description="                             when 0 PPP will supress end of draw call flushed from reaching the Clipper and TA pipeline,                               This will break batch number funstionality but will give better primitive block utiliastion.                                                          when 1 PPP will not supress any flushes                         " range="11" rwaccess="R/W"/> 
		<bitfield id="BFCULL_RESTRICT_CLIP" width="1" begin="10" end="10" resetval="0x0" description="                             When set, clipped primitives are only back-face culled after the clipper.                                                          0        Enable early back face cull for clipped primitives                             1        Disable early cull                         " range="10" rwaccess="R/W"/> 
		<bitfield id="FIXED_POINT_FORMAT" width="1" begin="9" end="9" resetval="0x0" description="                             When set, the PPP will use a fixed point format of 16.                             8 rather than 16.4.                             0        16.4 fixed point format                             1        16.8 fixed point format                         " range="9" rwaccess="R/W"/> 
		<bitfield id="DEFAULT_POINT_SIZE" width="1" begin="8" end="8" resetval="0x0" description="                             When set, the PPP will use the default point size rather than reading it from the vertex.                                                          0        Point size read from vertex                             1        Default point size of 3F800000 used                         " range="8" rwaccess="R/W"/> 
		<bitfield id="BFCULL1_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="                             Disable for fully clipped culling                             0        First back face cull block enabled                             1        First back face cull block disabled                         " range="7" rwaccess="R/W"/> 
		<bitfield id="BFCULL2_DISABLE" width="1" begin="6" end="6" resetval="0x0" description="                             Disable for fully clipped culling                             0        Second back face cull block enabled                             1        Second back face cull block disabled                         " range="6" rwaccess="R/W"/> 
		<bitfield id="FCCULL_DISABLE" width="1" begin="5" end="5" resetval="0x0" description="                             Disable for fully clipped culling                             0        Fully clipped culling enabled                             1        Fully clipped culling disabled                         " range="5" rwaccess="R/W"/> 
		<bitfield id="OSCULL_DISABLE" width="1" begin="4" end="4" resetval="0x0" description="                             Disable for off screen culling                             0        Off screen culling enabled                             1        Off screen culling disabled                         " range="4" rwaccess="R/W"/> 
		<bitfield id="PSOCULL_DISABLE" width="1" begin="3" end="3" resetval="0x0" description="                             Disable for perfect small object culling                             0        Perfect small object culling enabled                             1        Perfect small object culling disabled                         " range="3" rwaccess="R/W"/> 
		<bitfield id="SOCULL_DISABLE" width="1" begin="2" end="2" resetval="0x0" description="                             Disable for small object culling                             0        Small object culling enabled                             1        Small object culling disabled                         " range="2" rwaccess="R/W"/> 
		<bitfield id="WCLAMPEN" width="1" begin="1" end="1" resetval="0x0" description="                             Enable W clamping                             0        W clamping disabled                             1        W clamping enabled                         " range="1" rwaccess="R/W"/> 
		<bitfield id="OPENGL" width="1" begin="0" end="0" resetval="0x0" description="                             Select OpenGL or D3D mode                             0        D3D                             1        OpenGL                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP_WCLAMP" acronym="CORE_MMRS_RGX_CR_PPP_WCLAMP" offset="0xC90" width="64" description="">
		<bitfield id="COMPARE_VALUE" width="32" begin="63" end="32" resetval="0x0" description="                             Compare value for W clamping. See the Input parameter format,                              viewport transform for details. Compare is applied post viewport transform.                             Note that this value cannot be negative.                         " range="63 - 32" rwaccess="R/W"/> 
		<bitfield id="CLAMP_VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Clamp value for W clamping. See the Input parameter format,                              viewport transform for details. Clamp is applied post viewport transform,                              if the w value is less than the WCOMPARE value. Note that this value cannot be negative.                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP_SCREEN" acronym="CORE_MMRS_RGX_CR_PPP_SCREEN" offset="0xC98" width="64" description="
                        In order to perform the tiling operation and generate the display list the maximum screen size must be configured in terms of the number of pixels in X &#38; Y axis since this may not be the same as the number of tiles defined in the RGX_CR_TE_SCREEN register.
                        
                    ">
		<bitfield id="RESERVED_31" width="33" begin="63" end="31" resetval="0x0" description="" range="63 - 31" rwaccess="R"/> 
		<bitfield id="PIXYMAX" width="15" begin="30" end="16" resetval="0x0" description="                             Screen height in pixels. [16K x 16K max screen size]                         " range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_15" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R"/> 
		<bitfield id="PIXXMAX" width="15" begin="14" end="0" resetval="0x0" description="                             Screen width in pixels.[16K x 16K max screen size]                         " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VCE_CTRL" acronym="CORE_MMRS_RGX_CR_VCE_CTRL" offset="0xCA0" width="64" description="
                        This register controls the global setup of the VCE.
                    ">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="HAZARD_CHECK_ENABLE" width="1" begin="4" end="4" resetval="0x1" description="                             when set, hazard checking will be enabled in SLC for parameter buffer writes                         " range="4" rwaccess="R/W"/> 
		<bitfield id="CACHE_BYPASS" width="1" begin="3" end="3" resetval="0x0" description="                             when set, VCE sets its write only cache to bypass mode,                              effectively disabling the cache                         " range="3" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="TWO_ORIGIN_DISABLE" width="1" begin="1" end="1" resetval="0x0" description="                             When set, raw mode is selected in place of 2-origin delta stream compression mode                         " range="1" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="                             When set, vertex compression is disabled. I.e., raw mode is forced for all vertices                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_CLEAR_LISTS_AFTER_ABORT" acronym="CORE_MMRS_RGX_CR_TE_CLEAR_LISTS_AFTER_ABORT" offset="0xCA8" width="64" description="
                        A write of '1' to this register tells the TE we are resuming after an Abort and Partial Render Sequence
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="                             TE Clears all references after Abort and Partial Render Sequence                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_RTC_ADDR" acronym="CORE_MMRS_RGX_CR_TA_RTC_ADDR" offset="0xCB0" width="64" description="
                        This register defines the base address in memory of the TA Render Target Caches,
                         for the VCE, TEAC and PSG
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="HEAP" width="6" begin="39" end="34" resetval="0x0" description="                             1TB Addressable, 16GB aligned Heap Address for TA Render Target Caches                         " range="39 - 34" rwaccess="R/W"/> 
		<bitfield id="BASE" width="28" begin="33" end="6" resetval="0x0" description="                             16GB Addressabreadonly, le, 512-bit aligned Base Address for TA Render Target Caches.                         " range="33 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_RTC_CTRL" acronym="CORE_MMRS_RGX_CR_TA_RTC_CTRL" offset="0xCB8" width="64" description="
                        A write of '1' to Bit 0 of this register Clears the RTC.
                        
                        A write of '1' to Bit 1 of this register Stores the RTC to memory (address specified in TA_RTC_ADDR register)
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="STORE_PENDING" width="1" begin="1" end="1" resetval="0x0" description="                             Store RTC                          " range="1" rwaccess="W"/> 
		<bitfield id="CLEAR_PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Clear RTC                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_CONTEXT_STATE_BASE" acronym="CORE_MMRS_RGX_CR_TA_CONTEXT_STATE_BASE" offset="0xCC0" width="64" description="
                        The base address in external memory of the TA's context state buffer,
                         to which the PPP
                        will store the state on a context store and from which the VDM will reload on a context resume
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB range, 128-bit aligned base address                          " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP_DIAG_CULL" acronym="CORE_MMRS_RGX_CR_PPP_DIAG_CULL" offset="0xCC8" width="64" description="
                        Diagnois register keeps a count of the number of primtives entering the PPP culling module
                    ">
		<bitfield id="RESERVED_52" width="12" begin="63" end="52" resetval="0x0" description="" range="63 - 52" rwaccess="R"/> 
		<bitfield id="OP_COUNT" width="26" begin="51" end="26" resetval="0x0" description="                             count of primitives exiting the cull block                         " range="51 - 26" rwaccess="R"/> 
		<bitfield id="IP_COUNT" width="26" begin="25" end="0" resetval="0x0" description="                             count of primitives entering the cull block                         " range="25 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP" acronym="CORE_MMRS_RGX_CR_PPP" offset="0xCD0" width="64" description="
                        Checksum generated from the output of the PPP
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="CHECKSUM" width="32" begin="31" end="0" resetval="0x0" description="                             checksum generated from the output of the PPP                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_UVS_CLEAR" acronym="CORE_MMRS_RGX_CR_UVS_CLEAR" offset="0xCD8" width="64" description="
                        A write of '1' to this register starts the UVS Clear Operation
                        This register must be written during the core initialisation sequence.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Start UVS Clear Operation, a write to this register results in a one cycle pulse                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_RTC_PRELOAD" acronym="CORE_MMRS_RGX_CR_TA_RTC_PRELOAD" offset="0xCE0" width="64" description="
                        When set, the RTC will be Preloaded with Zeros (or a nonRTA render target of 1) on a Clear Operation (used when Render Targets are not in use to remove the need for memory allocation)
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="ONE" width="1" begin="1" end="1" resetval="0x0" description="                             Preload RTC with Render Target 0 set on a Clear. Used when resuming a TA phase after coarse grain context switch                          " range="1" rwaccess="R/W"/> 
		<bitfield id="ZEROS" width="1" begin="0" end="0" resetval="0x0" description="                             Preload RTC with Zeros on a Clear                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_STATE" acronym="CORE_MMRS_RGX_CR_TE_STATE" offset="0xCE8" width="64" description="
                        This register should be Sampled by the Driver on Context Switch and Restored before the Resume of the TA Context
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="ISP_STATE_ID" width="5" begin="5" end="1" resetval="0x0" description="                             ISP State ID                          " range="5 - 1" rwaccess="R"/> 
		<bitfield id="ABORTED" width="1" begin="0" end="0" resetval="0x0" description="                             TA had been aborted in the past                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VCE_HALT" acronym="CORE_MMRS_RGX_CR_VCE_HALT" offset="0xCF0" width="64" description="
                        The MicroKernel must halt VCE processing (consumption of it's pages allocated by PM) before we can do a Partial Render in the Rogue Architecture.
                        
                        When it writes this register, the VCE will detect this on a notify pulse and assert the return signal until it has completed processing and fenced memory.
                        
                        The VCE will remain in this state until it notes either a RGX_CR_TE_RESUME_AFTER_ABORT_PULSE or RGX_CR_TE_CLEAR_LISTS_AFTER_ABORT_PULSE where it will resume processing.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             VCE is Halting after Current Block                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_RESUME_AFTER_ABORT" acronym="CORE_MMRS_RGX_CR_TE_RESUME_AFTER_ABORT" offset="0xCF8" width="64" description="
                        A write of '1' to this register tells the TE we are resuming after an Abort but that no Partial Render took place
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="                             TE is restarted and reattempts failing allocation after Out Of Memory event only                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_IDLE" acronym="CORE_MMRS_RGX_CR_TA_IDLE" offset="0xD00" width="64" description="">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="TE" width="1" begin="5" end="5" resetval="0x1" description="                             TE Module IDLE                         " range="5" rwaccess="R"/> 
		<bitfield id="VCE" width="1" begin="4" end="4" resetval="0x1" description="                             VCE Module IDLE                         " range="4" rwaccess="R"/> 
		<bitfield id="VBG" width="1" begin="3" end="3" resetval="0x1" description="                             VBG Module IDLE                         " range="3" rwaccess="R"/> 
		<bitfield id="CLIP" width="1" begin="2" end="2" resetval="0x1" description="                             CLIP Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="PPP" width="1" begin="1" end="1" resetval="0x1" description="                             PPP Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="UVS" width="1" begin="0" end="0" resetval="0x1" description="                             UVS Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_STAT_NEW_PRIM" acronym="CORE_MMRS_RGX_CR_STAT_NEW_PRIM" offset="0xD08" width="64" description="">
		<bitfield id="TE" width="32" begin="63" end="32" resetval="0x0" description="                             Number of primitives into TE                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="PPP" width="32" begin="31" end="0" resetval="0x0" description="                             Number of primitives into PPP                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_STAT_NEW" acronym="CORE_MMRS_RGX_CR_STAT_NEW" offset="0xD10" width="64" description="">
		<bitfield id="OBJECT_TE" width="32" begin="63" end="32" resetval="0x0" description="                             Number of Control Stream Updates by TE                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="VERTEX" width="32" begin="31" end="0" resetval="0x0" description="                             Number of vertices                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_PSG_RTC" acronym="CORE_MMRS_RGX_CR_TE_PSG_RTC" offset="0xD20" width="64" description="
                        This register should be Sampled by the Driver on VDM Context Switch Terminate TA FINISHED event and Restored before the Resume of the TA Context
                    ">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="ACTIVE_RTS" width="12" begin="11" end="0" resetval="0x0" description="                             RTAs active at the point of the VDM Context SWitch                         " range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VCE_CACHE_FLUSH" acronym="CORE_MMRS_RGX_CR_VCE_CACHE_FLUSH" offset="0xD28" width="64" description="
                        The MicroKernel can use this to flush the VCE write only cache at the end of TA phase render.
                        
                        When it writes this register, the VCE will detect this on a notify pulse and assert the return signal until it has completed processing and flushed to memory.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             VCE is Flushing its write only cache to memory                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_CACHE_FLUSH" acronym="CORE_MMRS_RGX_CR_TE_CACHE_FLUSH" offset="0xD30" width="64" description="
                        The MicroKernel can use this to flush the TE write only cache at the end of TA phase render.
                        
                        When it writes this register, the TE will detect this on a notify pulse and assert the return signal until it has completed processing and flushed to memory.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             TE is Flushing its write only cache to memory                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_CACHE_FLUSH" acronym="CORE_MMRS_RGX_CR_PM_CACHE_FLUSH" offset="0xD38" width="64" description="
                        The MicroKernel can use this to flush the PM write only cache at the end of TA phase render.
                        
                        When it writes this register, the PM will detect this on a notify pulse and assert the return signal until it has completed processing and flushed to memory.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             PM is Flushing its write only cache to memory                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_START_RENDER" acronym="CORE_MMRS_RGX_CR_ISP_START_RENDER" offset="0xF00" width="64" description="
                        Writing '1' to this register initiates a 3D render
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_RENDER" acronym="CORE_MMRS_RGX_CR_ISP_RENDER" offset="0xF08" width="64" description="
                        Controls the render
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="FAST_RENDER_FORCE_PROTECT" width="1" begin="8" end="8" resetval="0x0" description="                             When set, all tiles to be rasterised are marked as protected                         " range="8" rwaccess="R/W"/> 
		<bitfield id="PROCESS_PROTECTED_TILES" width="1" begin="7" end="7" resetval="0x0" description="                             When set, protected tiles are processed                         " range="7" rwaccess="R/W"/> 
		<bitfield id="PROCESS_UNPROTECTED_TILES" width="1" begin="6" end="6" resetval="0x0" description="                             When set, unprotected tiles are processed                         " range="6" rwaccess="R/W"/> 
		<bitfield id="DISABLE_EOMT" width="1" begin="5" end="5" resetval="0x0" description="                             Prevent End-of-Macro-Tile flags being sent to ISP                          " range="5" rwaccess="R/W"/> 
		<bitfield id="RESUME" width="1" begin="4" end="4" resetval="0x0" description="                             Render resume                             " range="4" rwaccess="R/W"/> 
		<bitfield id="DIR" width="2" begin="3" end="2" resetval="0x0" description="                             Render direction                          " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="                             Render type                               " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_RENDER_ORIGIN" acronym="CORE_MMRS_RGX_CR_ISP_RENDER_ORIGIN" offset="0xF10" width="64" description="
                        This register defines the top-left tile coordinate for the render.
                        
                    ">
		<bitfield id="RESERVED_26" width="38" begin="63" end="26" resetval="0x0" description="" range="63 - 26" rwaccess="R"/> 
		<bitfield id="X" width="10" begin="25" end="16" resetval="0x0" description="                             X coordinate, in tiles                          " range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_10" width="6" begin="15" end="10" resetval="0x0" description="" range="15 - 10" rwaccess="R"/> 
		<bitfield id="Y" width="10" begin="9" end="0" resetval="0x0" description="                             Y coordinate, in tiles                          " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MTILE_SIZE" acronym="CORE_MMRS_RGX_CR_ISP_MTILE_SIZE" offset="0xF18" width="64" description="">
		<bitfield id="RESERVED_26" width="38" begin="63" end="26" resetval="0x0" description="" range="63 - 26" rwaccess="R"/> 
		<bitfield id="X" width="10" begin="25" end="16" resetval="0x0" description="                             Macrotile width, in tiles. A value of zero corresponds to the maximum size                           " range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_10" width="6" begin="15" end="10" resetval="0x0" description="" range="15 - 10" rwaccess="R"/> 
		<bitfield id="Y" width="10" begin="9" end="0" resetval="0x0" description="                             Macrotile height, in tiles. A value of zero corresponds to the maximum size                          " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MTILE_BASE" acronym="CORE_MMRS_RGX_CR_ISP_MTILE_BASE" offset="0xF20" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="38" begin="39" end="2" resetval="0x0" description="                             1TB range, 32-bit aligned base address                          " range="39 - 2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_RGN" acronym="CORE_MMRS_RGX_CR_ISP_RGN" offset="0xF28" width="64" description="
                        This register defines the sizes of the allocations of the simple internal parameter data.
                        
                    ">
		<bitfield id="RESERVED_29" width="35" begin="63" end="29" resetval="0x0" description="" range="63 - 29" rwaccess="R"/> 
		<bitfield id="CS_SIZE" width="5" begin="28" end="24" resetval="0x31" description="                             Number of primitive headers in the control stream for a fast 2D render.                              If the number of primitive headers exceeds the maximum field size or the size of the control stream is unknown,                              a value of all ones should be written                          " range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="24" begin="23" end="0" resetval="0x0" description="                             Number of Region Headers to fetch                          " range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_AA" acronym="CORE_MMRS_RGX_CR_ISP_AA" offset="0xF30" width="64" description="
                        Controls whether anti-aliasing is enabled or disabled
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="MODE" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_CTL" acronym="CORE_MMRS_RGX_CR_ISP_CTL" offset="0xF38" width="64" description="
                        ISP control register.
                        This register contains the PIPE_NUM field which controls the number of tiles in flight within the IPP and IPF.
                         The values to which this register should be set
                        are dependent on not only the number of tiles in flight that are desired,
                         but also the version of the architecture in use.
                        For REL 1,2 Cores, this register can be programmed to values of 0x0-0x2 inclusive enabling 1,
                        2 and 3 tiles in flight for the single ISP in the system.
                         In this system the IPP and IPF are both present in the same layout block.
                        
                        For REL 3,7 Cores, the IPP module is remote from the ISP module as the ISP belongs to the scalable elements in the design.
                        
                        A Cluster Group refers to the 4 USCs in a Phantom Block,
                         which also contains an ISP. 1 Cluster Group = 1 IPP, and 1 ISP,
                         2 Cluster Groups = 1 IPP and 2 ISPs.
                        The IPP module is configured using the register, and the tiles are split between them via the LSB of the Pipe Identifier.
                        
                        When 2 Cluster Groups (6 or 8 USC clusters) are present,
                         as the value of PIPE_NUM is increased, the tile in flight are spread equally between ISP0 and ISP1,
                         as below
                        0x0: - ISP0 (1 tile in flight)  - ISP1 (Not Used - IDLE Pipe)
                        0x1: - ISP0 (1 tile in flight)  - ISP1 (1 tile in flight)
                        0x2: - ISP0 (2 tiles in flight) - ISP1 (1 tile in flight)
                        0x3: - ISP0 (2 tiles in flight) - ISP1 (2 tiles in flight)
                        0x4: - ISP0 (3 tiles in flight) - ISP1 (2 tiles in flight)
                        0x5: - ISP0 (3 tiles in flight) - ISP1 (3 tiles in flight)
                        0x6: - ISP0 (4 tiles in flight) - ISP1 (3 tiles in flight)
                        0x7: - ISP0 (4 tiles in flight) - ISP1 (4 tiles in flight)
                        Value of 0,2,4,6 should never be use on a 8 USC system, as they result in internal GPU imbalance.
                        
                        When 1 Cluster Group is present (1,2,4 USC clusters) , as the value of PIPE_NUM is increased,
                         the tiles in flight will increase every power of 2, since ISP1 is not present.
                        
                        0x0: - ISP0 (1 tile in flight)
                        0x2: - ISP0 (2 tiles in flight)
                        0x4: - ISP0 (3 tiles in flight)
                        0x6: - ISP0 (4 tiles in flight)
                        A value which is higher than the number of IPF pipelines will result in the maximum number of pipelines being used.
                         However, the number of pipelines being used should always be less
                        than or equal to the number of tiles which the USC is able to concurrently process (i.
                        e. the number of partitions). In a 4 or 8 cluster system there is 1 partition per tile.
                         In
                        a 2 cluster system there are 2 partitions per tile and in a 1 cluster system there are 4 partitions per tile.
                         Effectively this means this register should be programmed according to
                        the number of partitions available in the USC.
                        NUM_TILES_PER_USC:
                        00 : 1 tile
                        01 : 2 tiles in the flight per usc cluster enabled
                        11 : 2 tiles in the flight per usc cluster enabled
                                            ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="SKIP_INIT_HDRS" width="1" begin="31" end="31" resetval="0x0" description="                             Used to enable skipping of initial region headers based on gpu offset                             '0': reads all region headers and discards the ones not needed.                                                          '1': skip reading of region headers based on gpu offset                         " range="31" rwaccess="R/W"/> 
		<bitfield id="RESERVED_29" width="2" begin="30" end="29" resetval="0x0" description="" range="30 - 29" rwaccess="R"/> 
		<bitfield id="PAIR_TILES_VERT" width="1" begin="28" end="28" resetval="0x0" description="                             If set, causes IPF to pair tiles vertically within its pipeline.                         " range="28" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="27" end="27" resetval="0x0" description="                             If set, causes IPF to pair tiles within its pipeline.                         " range="27" rwaccess="R/W"/> 
		<bitfield id="RESERVED_21" width="6" begin="26" end="21" resetval="0x0" description="" range="26 - 21" rwaccess="R"/> 
		<bitfield id="DBIAS_IS_INT" width="1" begin="20" end="20" resetval="0x0" description="                             When set, depth bias value is a signed integer                                                                          " range="20" rwaccess="R/W"/> 
		<bitfield id="OVERLAP_CHECK_MODE" width="1" begin="19" end="19" resetval="0x0" description="                             0 - different samples for the same pixel will be sent to different pass groups for translucent objects [pixel to pixel overlap test]                             1 - different samples for the same pixel will be sent as the same pass group [sample to sample overlap test]                          " range="19" rwaccess="R/W"/> 
		<bitfield id="PT_UPFRONT_DEPTH_DISABLE" width="1" begin="18" end="18" resetval="0x0" description="                             When set, disable UPFRONT depth test in the Depthsorter                                                                 " range="18" rwaccess="R/W"/> 
		<bitfield id="PROCESS_EMPTY_TILES" width="1" begin="17" end="17" resetval="0x0" description="                             When set empty tiles are always processed rather than being suppressed                                                  " range="17" rwaccess="R/W"/> 
		<bitfield id="SAMPLE_POS" width="1" begin="16" end="16" resetval="0x0" description="                             Specifies the sampling rule to be used when calculating the endpoint adjustment for thin lines                          " range="16" rwaccess="R/W"/> 
		<bitfield id="PIPE_ENABLE" width="4" begin="15" end="12" resetval="0x0" description="                             Tiles-in-flight                                                                                                         " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_10" width="2" begin="11" end="10" resetval="0x0" description="" range="11 - 10" rwaccess="R"/> 
		<bitfield id="VALID_ID" width="6" begin="9" end="4" resetval="0x0" description="                             Triangle validation value                                                                                               " range="9 - 4" rwaccess="R/W"/> 
		<bitfield id="UPASS_START" width="4" begin="3" end="0" resetval="0x0" description="                             User pass start value                                                                                                   " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_SPLIT_RENDER" acronym="CORE_MMRS_RGX_CR_ISP_SPLIT_RENDER" offset="0xF40" width="64" description="">
		<bitfield id="RESERVED_33" width="31" begin="63" end="33" resetval="0x0" description="" range="63 - 33" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="32" end="32" resetval="0x0" description="" range="32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_30" width="2" begin="31" end="30" resetval="0x0" description="" range="31 - 30" rwaccess="R"/> 
		<bitfield id="MAX" width="14" begin="29" end="16" resetval="0x0" description="                             Render up to and including this value                            " range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_14" width="2" begin="15" end="14" resetval="0x0" description="" range="15 - 14" rwaccess="R"/> 
		<bitfield id="MIN" width="14" begin="13" end="0" resetval="0x0" description="                             Render up from and including this value                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_ZLSCTL" acronym="CORE_MMRS_RGX_CR_ISP_ZLSCTL" offset="0xF48" width="64" description="
                        ISP Z Load/Store &#38; format global control register
                    ">
		<bitfield id="RESERVED_58" width="6" begin="63" end="58" resetval="0x0" description="" range="63 - 58" rwaccess="R"/> 
		<bitfield id="ZLSEXTENT_Y_S" width="10" begin="57" end="48" resetval="0x0" description="                             For stencil buffer, the value calculation is the same as ZLSEXTENT_Y_Z                         " range="57 - 48" rwaccess="R/W"/> 
		<bitfield id="ZLSEXTENT_X_S" width="10" begin="47" end="38" resetval="0x0" description="                             For stencil buffer, the value calculation is the same as ZLSEXTENT_X_Z                         " range="47 - 38" rwaccess="R/W"/> 
		<bitfield id="STENCIL_EXTENT_ENABLE" width="1" begin="37" end="37" resetval="0x0" description="                             When this bit is '1', stencil buffer will use zlsextent_x/y_s value to calculate zload/store address,                                                          otherwise, zlsextent_x/y_z value will be used.                             The default value is '0' which disables this new function.                         " range="37" rwaccess="R/W"/> 
		<bitfield id="ZLSEXTENT_Y_Z" width="10" begin="36" end="27" resetval="0x0" description="                             For Depth buffer                             Display width of Y in tiles minus one: 0x000  1 tile,                              0x001        2 tiles, .. , 0x2FF 1024 tiles,                             zlsextent_y = total_samples_y / 32 samples in non-msaa,                              4xmsaa mode                             = total_samples_y / 64 samples in 2xmsaa, 8xmsaa mode.                                                          In strided mode, zlsextent_y is set up to above result.                                                          In twiddled mode, zlsextent_y uses above result and rounds the value up to the nearest value which is power of 2.                         " range="36 - 27" rwaccess="R/W"/> 
		<bitfield id="ZSTOREFORMAT" width="2" begin="26" end="25" resetval="0x0" description="" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="ZLOADFORMAT" width="2" begin="24" end="23" resetval="0x0" description="" range="24 - 23" rwaccess="R/W"/> 
		<bitfield id="FB_STOREEN" width="1" begin="22" end="22" resetval="0x0" description="                             when set, frame buffer compression store is enabled                         " range="22" rwaccess="R/W"/> 
		<bitfield id="FB_LOADEN" width="1" begin="21" end="21" resetval="0x0" description="                             when set, frame buffer decompression load is enabled                         " range="21" rwaccess="R/W"/> 
		<bitfield id="MSTOREEN" width="1" begin="20" end="20" resetval="0x0" description="                             When set and ZSTOREFORMAT = 0x0, mask plane is stored within msb of IEEE format,                                                          when set and ZSTOREFORMAT = 0x3, mask plane is stored at bit position 31 of IEEE format,                                                          when set for other format, if mask_store_base_enable = '1',                              background object mask data '0' is stored into separate memory address,                                                          when set for other format, if mask_store_base_enable = '0',                              mask data '0' is stored into separate meory address                         " range="20" rwaccess="R/W"/> 
		<bitfield id="ZSTOREEN" width="1" begin="19" end="19" resetval="0x0" description="                             When set to 1, if the ZSTORE bit in the region header is also set then the depth buffer is stored to memory after each tile is processed                         " range="19" rwaccess="R/W"/> 
		<bitfield id="SSTOREEN" width="1" begin="18" end="18" resetval="0x0" description="                             When set to 1, if the ZSTORE bit in the region header is also set then the stencil buffer is stored to memory after each tile is processed                         " range="18" rwaccess="R/W"/> 
		<bitfield id="STORETWIDDLED" width="1" begin="17" end="17" resetval="0x0" description="                             When set to 1 depth and stencil data is written out in Twiddled order.                         " range="17" rwaccess="R/W"/> 
		<bitfield id="MLOADEN" width="1" begin="16" end="16" resetval="0x0" description="                             When set and ZLOADFORMAT = 0x0, mask plane is loaded from msb of IEEE format,                                                          when set and ZLOADFORMAT = 0x3, mask plane is loaded from the bit position 31 of IEEE format,                                                          when set for other format, if mask_load_base_enable = '1',                              mask plane is loaded from separate memory address,                             when set for other format, if mask_load_base_enable = '0',                              background object mask data is used                         " range="16" rwaccess="R/W"/> 
		<bitfield id="ZLOADEN" width="1" begin="15" end="15" resetval="0x0" description="                             When set to 1, if the ZLOAD bit in the region header is also set then  the depth buffer is read from memory prior to tile processing                         " range="15" rwaccess="R/W"/> 
		<bitfield id="SLOADEN" width="1" begin="14" end="14" resetval="0x0" description="                             When set to 1, if the ZLOAD bit in the region header is also set then the stencil buffer is read from memory prior to tile processing                         " range="14" rwaccess="R/W"/> 
		<bitfield id="LOADTWIDDLED" width="1" begin="13" end="13" resetval="0x0" description="                             When set to 1 depth, stencil data is loaded in Twiddled order                         " range="13" rwaccess="R/W"/> 
		<bitfield id="ZLSEXTENT_X_Z" width="10" begin="12" end="3" resetval="0x0" description="                             For depth buffer,                             Display width of X in tiles minus one: 0x000  1 tile,                              0x001        2 tiles, .. , 0x2FF 1024 tiles.                             For different msaa mode,                             1xmsaa = 1 x [32,32] pixels = 32x1 x 32x1 = 1024 samples = 32 x 32 samples,                                                          2xmsaa = 2 x [32,32] pixels = 32x1 x 32x2 = 2048 samples = 32 x 64 samples,                                                          4xmsaa = 4 x [32,16] pixels = 32x2 x 16x2 = 2048 samples = 64 x 32 samples,                                                          8xmsaa = 8 x [16,16] pixels = 16x2 x 16x4 = 2048 samples = 32 x 64 samples,                                                          So zlsextent_x = total_samples_x / 32 samples when non-msaa,                              2xmsaa, 8xmsaa                             zlsextent_x = total_samples_x / 64 samples when 4xmsaa                             In strided mode, zlsextent_x is set up to above result.                                                          In twiddled mode, zlsextent_x uses above result and rounds the value up to the neareast value which is power of 2.                         " range="12 - 3" rwaccess="R/W"/> 
		<bitfield id="FORCEZSTORE" width="1" begin="2" end="2" resetval="0x0" description="                             If set to 1 the depth/stencil buffer is always stored at the end of each tile irrespective of the region header ZSTORE bit.                         " range="2" rwaccess="R/W"/> 
		<bitfield id="FORCEZLOAD" width="1" begin="1" end="1" resetval="0x0" description="                             If set to 1 the depth/stencil buffer is always loaded at the start of each tile irrespective of the region header ZLOAD bit.                         " range="1" rwaccess="R/W"/> 
		<bitfield id="ZONLYRENDER" width="1" begin="0" end="0" resetval="0x0" description="                             When set, only the Z buffer is rendered. Opaque and translucent objects are stencil and depth tested as usual but no pixel spans are emitted to the PDS Pixel presenter.                              Pixels within punch through and depth feedback objects are emitted on their first pass as a result of passing the up-front depth test by default.                              However, on their feedback depth test, these pixels will not be output regardless of the depth test result.                              The intention is to calculate a scene Z buffer without doing any further rendering.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_ZLOAD_BASE" acronym="CORE_MMRS_RGX_CR_ISP_ZLOAD_BASE" offset="0xF50" width="64" description="
                        Base address in memory of the Z Buffer base address to load into the ISP for non-compressed ZLS formats.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_ZSTORE_BASE" acronym="CORE_MMRS_RGX_CR_ISP_ZSTORE_BASE" offset="0xF58" width="64" description="
                        Base address in memory of the Z Buffer base address to store into the ISP for non-compressed ZLS formats.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 16byte aligned Base Address of the Z Buffer Store base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_STENCIL_LOAD_BASE" acronym="CORE_MMRS_RGX_CR_ISP_STENCIL_LOAD_BASE" offset="0xF60" width="64" description="
                        Base address in memory of the Stencil Buffer base address to load into the ISP for non-compressed ZLS formats.
                         This alternate stencil buffer base address is selectable based on the enable bit.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="3" begin="3" end="1" resetval="0x0" description="" range="3 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             When set to 1, enables fetching of stencil from a separate base address                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_STENCIL_STORE_BASE" acronym="CORE_MMRS_RGX_CR_ISP_STENCIL_STORE_BASE" offset="0xF68" width="64" description="
                        Base address in memory of the Stencil Buffer base address to store into the ISP for non-compressed ZLS formats.
                         This alternate stencil buffer base address is selectable based on the enable bit.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="3" begin="3" end="1" resetval="0x0" description="" range="3 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             When set to 1, enables fetching of stencil from a separate base address                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MASK_LOAD_BASE" acronym="CORE_MMRS_RGX_CR_ISP_MASK_LOAD_BASE" offset="0xF70" width="64" description="
                        Base address in memory of the Mask Buffer base address to load into the ISP for non-compressed ZLS formats.
                         This alternate mask buffer base address is selectable based on the enable bit.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="3" begin="3" end="1" resetval="0x0" description="" range="3 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             When set to 1, enables fetching of mask from a separate base address                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MASK_STORE_BASE" acronym="CORE_MMRS_RGX_CR_ISP_MASK_STORE_BASE" offset="0xF78" width="64" description="
                        Base address in memory of the Mask Buffer base address to store into the ISP for non-compressed ZLS formats.
                         This alternate mask buffer base address is selectable based on the enable bit.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 16byte aligned Base Address of the Z Buffer Load base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="3" begin="3" end="1" resetval="0x0" description="" range="3 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             When set to 1, enables fetching of mask from a separate base address                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_BGOBJDEPTH" acronym="CORE_MMRS_RGX_CR_ISP_BGOBJDEPTH" offset="0xF80" width="64" description="
                        The ISP operates by comparing depth values of incoming objects with the results of previous depth compares,
                         in order to make sure there are no unitialised values at the start of the tile or to cover pixels where there are no objects in the scene a default background object is configured under register control.
                        
                        This register provides the floating point depth value for the hardware background object.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Note, the format in this register has to be consistent with the format defined by ZLS_STORE_FORMAT register.                                                          If depth buffer is F32, then the value here should be IEEE 754 single precisoin floating point                             If depth buffer is /INT16,then the value here should be UNORM24/UNORM16 foramt as well.                                                          Out of Range value will cause un-defined behavior.                                                      " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_BGOBJVALS" acronym="CORE_MMRS_RGX_CR_ISP_BGOBJVALS" offset="0xF88" width="64" description="
                        This register provides enable, mask and stencil information for the hardware background object.
                        
                    ">
		<bitfield id="RESERVED_10" width="54" begin="63" end="10" resetval="0x0" description="" range="63 - 10" rwaccess="R"/> 
		<bitfield id="ENABLEBGTAG" width="1" begin="9" end="9" resetval="0x0" description="                             When set to 1, at the start of each tile the ISP tag buffer is initialised with the background object tag [default = 1]                         " range="9" rwaccess="R/W"/> 
		<bitfield id="MASK" width="1" begin="8" end="8" resetval="0x1" description="                             Hardware background object mask plane                         " range="8" rwaccess="R/W"/> 
		<bitfield id="STENCIL" width="8" begin="7" end="0" resetval="0x0" description="                             Hardware background object stencil                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_GRIDOFFSET" acronym="CORE_MMRS_RGX_CR_ISP_GRIDOFFSET" offset="0xFA0" width="64" description="
                        Sample position grid offset for use when MSAA/ODAA is DISABLED
                        DX     (0.0,0.0)
                        OpenGL (0.5,0.5)
                        Acts as the 9th multisample position when MSAA is ENABLED.
                        
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="GRID_Y" width="4" begin="7" end="4" resetval="0x0" description="                             Unsigned sub-pixel offset                         " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="GRID_X" width="4" begin="3" end="0" resetval="0x0" description="                             Unsigned sub-pixel offset                         " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MULTISAMPLECTL" acronym="CORE_MMRS_RGX_CR_ISP_MULTISAMPLECTL" offset="0xFA8" width="64" description="
                        Sample position grid offset for use in 2x, 4x, 8xMSAA and ODAA modes.
                        
                    ">
		<bitfield id="MSAA_Y7" width="4" begin="63" end="60" resetval="0x0" description="                             Unsigned sub-pixel offset for the 8th multisample Y position                         " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MSAA_X7" width="4" begin="59" end="56" resetval="0x0" description="                             Unsigned sub-pixel offset for the 8th multisample X position                         " range="59 - 56" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y6" width="4" begin="55" end="52" resetval="0x0" description="                             Unsigned sub-pixel offset for the 7th multisample Y position                         " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="MSAA_X6" width="4" begin="51" end="48" resetval="0x0" description="                             Unsigned sub-pixel offset for the 7th multisample X position                         " range="51 - 48" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y5" width="4" begin="47" end="44" resetval="0x0" description="                             Unsigned sub-pixel offset for the 6th multisample Y position                         " range="47 - 44" rwaccess="R/W"/> 
		<bitfield id="MSAA_X5" width="4" begin="43" end="40" resetval="0x0" description="                             Unsigned sub-pixel offset for the 6th multisample X position                         " range="43 - 40" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y4" width="4" begin="39" end="36" resetval="0x0" description="                             Unsigned sub-pixel offset for the 5th multisample Y position                         " range="39 - 36" rwaccess="R/W"/> 
		<bitfield id="MSAA_X4" width="4" begin="35" end="32" resetval="0x0" description="                             Unsigned sub-pixel offset for the 5th multisample X position                         " range="35 - 32" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y3" width="4" begin="31" end="28" resetval="0x0" description="                             Unsigned sub-pixel offset for the 4th multisample Y position                         " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="MSAA_X3" width="4" begin="27" end="24" resetval="0x0" description="                             Unsigned sub-pixel offset for the 4th multisample X position                         " range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y2" width="4" begin="23" end="20" resetval="0x0" description="                             Unsigned sub-pixel offset for the 3rd multisample Y position                         " range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="MSAA_X2" width="4" begin="19" end="16" resetval="0x0" description="                             Unsigned sub-pixel offset for the 3rd multisample X position                         " range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y1" width="4" begin="15" end="12" resetval="0x0" description="                             Unsigned sub-pixel offset for the 2nd multisample Y position                         " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MSAA_X1" width="4" begin="11" end="8" resetval="0x0" description="                             Unsigned sub-pixel offset for the 2nd multisample X position                         " range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MSAA_Y0" width="4" begin="7" end="4" resetval="0x0" description="                             Unsigned sub-pixel offset for the 1st multisample Y position                         " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MSAA_X0" width="4" begin="3" end="0" resetval="0x0" description="                             Unsigned sub-pixel offset for the 1st multisample X position                         " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_SCISSOR_BASE" acronym="CORE_MMRS_RGX_CR_ISP_SCISSOR_BASE" offset="0xFB0" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="38" begin="39" end="2" resetval="0x0" description="                             1TB range, 32-bit aligned base address                          " range="39 - 2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_DBIAS_BASE" acronym="CORE_MMRS_RGX_CR_ISP_DBIAS_BASE" offset="0xFB8" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="38" begin="39" end="2" resetval="0x0" description="                             1TB range, 32-bit aligned base address                          " range="39 - 2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_OCLQRY_BASE" acronym="CORE_MMRS_RGX_CR_ISP_OCLQRY_BASE" offset="0xFC0" width="64" description="
                        Base address for occlusion query counter values.
                        For multiple phantom system, base address could be set differently and driver needs to sum up the result
                        from different phantoms which have same occlusion query index.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB range, 128-bit aligned base address                          " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_PIXEL_BASE" acronym="CORE_MMRS_RGX_CR_ISP_PIXEL_BASE" offset="0xFC8" width="64" description="
                        Base address for control stream and primitive blocks.
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="6" begin="39" end="34" resetval="0x0" description="                             1TB range, 16GB granularity                          " range="39 - 34" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="34" begin="33" end="0" resetval="0x0" description="" range="33 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_ZLS_PIXELS" acronym="CORE_MMRS_RGX_CR_ISP_ZLS_PIXELS" offset="0xFD0" width="64" description="
                        screen size in pixel numbers for ZLS.
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="Y" width="15" begin="29" end="15" resetval="0x0" description="                             Display width of Y in pixels minus one.                             0x000 1 pixel, 0x001 2 pixels, ..., 0x7FFF 1024*32 pixels.                                                          Subtile only supports for non-msaa mode depth load/store,                              so                             For non-msaa mode, if framebuffer compression, or separate mask or separate stencil is enabled,                                                          [4 .. 0] has to be set to x1F.                             For 2xmsaa mode, [4 .. 0] has to be set to x1F.                             For 4xmsaa mode, [3 .. 0] has to be set to xF.                             For 8xmsaa mode, [3 .. 0] has to be set to xF.                         " range="29 - 15" rwaccess="R/W"/> 
		<bitfield id="X" width="15" begin="14" end="0" resetval="0x0" description="                             Display width of X in pixels minus one.                             0x000 1 pixel, 0x001 2 pixels, ..., 0x7FFF 1024*32 pixels.                                                          Subtile only supports for non-msaa mode depth load/store,                              so                             For non-msaa mode, if framebuffer compression, or separate mask or separate stencil is enabled,                                                          [4 .. 0] has to be set to x1F.                             For 2xmsaa mode, [4 .. 0] has to be set to x1F.                             For 4xmsaa mode, [4 .. 0] has to be set to x1F.                             For 8xmsaa mode, [3 .. 0] has to be set to xF.                         " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_CTL2" acronym="CORE_MMRS_RGX_CR_ISP_CTL2" offset="0xFD8" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="DEPTHBUFFERS_IN_USE" width="5" begin="4" end="0" resetval="0x16" description="                             Specifies the number of depth buffers to use                         " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_START_CONTEXT_STORE" acronym="CORE_MMRS_RGX_CR_ISP_START_CONTEXT_STORE" offset="0x1000" width="64" description="
                        Writing '1' to this register initiates a 3D context store
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_STORE0" acronym="CORE_MMRS_RGX_CR_ISP_STORE0" offset="0x1008" width="64" description="
                        ISP context store register
                    ">
		<bitfield id="RESERVED_31" width="33" begin="63" end="31" resetval="0x0" description="" range="63 - 31" rwaccess="R"/> 
		<bitfield id="ACTIVE" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R"/> 
		<bitfield id="EOR" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R"/> 
		<bitfield id="TILE_LAST" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="MT" width="4" begin="27" end="24" resetval="0x0" description="" range="27 - 24" rwaccess="R"/> 
		<bitfield id="RESERVED_22" width="2" begin="23" end="22" resetval="0x0" description="" range="23 - 22" rwaccess="R"/> 
		<bitfield id="TILE_X" width="10" begin="21" end="12" resetval="0x0" description="" range="21 - 12" rwaccess="R"/> 
		<bitfield id="RESERVED_10" width="2" begin="11" end="10" resetval="0x0" description="" range="11 - 10" rwaccess="R"/> 
		<bitfield id="TILE_Y" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_RESUME0" acronym="CORE_MMRS_RGX_CR_ISP_RESUME0" offset="0x1020" width="64" description="
                        ISP context resume register
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TILE_X" width="10" begin="21" end="12" resetval="0x0" description="" range="21 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_10" width="2" begin="11" end="10" resetval="0x0" description="" range="11 - 10" rwaccess="R"/> 
		<bitfield id="TILE_Y" width="10" begin="9" end="0" resetval="0x0" description="" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_STATUS" acronym="CORE_MMRS_RGX_CR_ISP_STATUS" offset="0x1038" width="64" description="
                        ISP status registers
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="SPLIT_MAX" width="1" begin="2" end="2" resetval="0x0" description="                             Split Render Maximum Threshold has been Exceeded                          " range="2" rwaccess="R"/> 
		<bitfield id="ACTIVE" width="1" begin="1" end="1" resetval="0x0" description="                             ISP is Active, first tile in the render has been assigned                         " range="1" rwaccess="R"/> 
		<bitfield id="EOR" width="1" begin="0" end="0" resetval="0x0" description="                             ISP has assigned the last tile in the render                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RAST_IDLE" acronym="CORE_MMRS_RGX_CR_RAST_IDLE" offset="0x1040" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="TFPU" width="1" begin="4" end="4" resetval="0x1" description="                             TFPU Module IDLE                         " range="4" rwaccess="R"/> 
		<bitfield id="TPF" width="1" begin="3" end="3" resetval="0x1" description="                             TPF Module IDLE                         " range="3" rwaccess="R"/> 
		<bitfield id="IFPU" width="1" begin="2" end="2" resetval="0x1" description="                             IFPU Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="ISP" width="1" begin="1" end="1" resetval="0x1" description="                             ISP Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="IPF" width="1" begin="0" end="0" resetval="0x1" description="                             IPF Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_PWR_NUM" acronym="CORE_MMRS_RGX_CR_ISP_PWR_NUM" offset="0x1048" width="64" description="">
		<bitfield id="VERTICES_PROCESS" width="32" begin="63" end="32" resetval="0x0" description="                             Number of vertices processed                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="PIXELS_PROCESS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of depth tested pixels[non-MSAA] or samples[MSAA] processed                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFPU_PWR_NUM" acronym="CORE_MMRS_RGX_CR_TFPU_PWR_NUM" offset="0x1058" width="64" description="">
		<bitfield id="LAYERS_PROCESSED" width="32" begin="63" end="32" resetval="0x0" description="                             Number of layers processed                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="PRIMITIVES_PROCESSED" width="32" begin="31" end="0" resetval="0x0" description="                             Number of primitives processed                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MERGE_LOWER_X" acronym="CORE_MMRS_RGX_CR_ISP_MERGE_LOWER_X" offset="0x11D0" width="64" description="
                        Used by the IFPU to generate the angle vectors used for triangle merging
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x931737763" description="                             tan[15]/16k screen size                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MERGE_LOWER_Y" acronym="CORE_MMRS_RGX_CR_ISP_MERGE_LOWER_Y" offset="0x11D8" width="64" description="
                        Used by the IFPU to generate the angle vectors used for triangle merging
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x931737763" description="                             tan[15]/16k screen size                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MERGE_UPPER_X" acronym="CORE_MMRS_RGX_CR_ISP_MERGE_UPPER_X" offset="0x11E0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x954053591" description="                             tan[60]/16k screen size                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MERGE_UPPER_Y" acronym="CORE_MMRS_RGX_CR_ISP_MERGE_UPPER_Y" offset="0x11E8" width="64" description="
                        Used by the IFPU to generate the angle vectors used for triangle merging
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x954053591" description="                             tan[60]/16k screen size                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MERGE_SCALE_X" acronym="CORE_MMRS_RGX_CR_ISP_MERGE_SCALE_X" offset="0x11F0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x1216348160" description="                             16 * default screen size of 16k                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_MERGE_SCALE_Y" acronym="CORE_MMRS_RGX_CR_ISP_MERGE_SCALE_Y" offset="0x11F8" width="64" description="
                        Used by the IFPU to generate the angle vectors used for triangle merging
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x1216348160" description="                             16 * default screen size of 16k                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE0" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE0" offset="0x1200" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE1" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE1" offset="0x1208" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE2" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE2" offset="0x1210" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE3" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE3" offset="0x1218" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE4" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE4" offset="0x1220" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE5" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE5" offset="0x1228" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE6" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE6" offset="0x1230" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE7" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE7" offset="0x1238" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CAT_BASE_INDEX" acronym="CORE_MMRS_RGX_CR_BIF_CAT_BASE_INDEX" offset="0x1240" width="64" description="
                        Index registers per data master. Byte aligned fields to allow byte-masked access 
                    ">
		<bitfield id="RESERVED_35" width="29" begin="63" end="35" resetval="0x0" description="" range="63 - 35" rwaccess="R"/> 
		<bitfield id="HOST" width="3" begin="34" end="32" resetval="0x0" description="                             Catalogue Base number for HOST data master                         " range="34 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_19" width="13" begin="31" end="19" resetval="0x0" description="" range="31 - 19" rwaccess="R"/> 
		<bitfield id="CDM" width="3" begin="18" end="16" resetval="0x0" description="                             Catalogue Base number for CDM data master                         " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_11" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PIXEL" width="3" begin="10" end="8" resetval="0x0" description="                             Catalogue Base number for PIXEL data master                         " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_3" width="5" begin="7" end="3" resetval="0x0" description="" range="7 - 3" rwaccess="R"/> 
		<bitfield id="TA" width="3" begin="2" end="0" resetval="0x0" description="                             Catalogue Base number for TA data master                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_VCE0" acronym="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_VCE0" offset="0x1248" width="64" description="
                        PM catalogue base address for VCE context 0
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="INIT_PAGE" width="20" begin="59" end="40" resetval="0x0" description="" range="59 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_36" width="4" begin="39" end="36" resetval="0x0" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="ADDR" width="24" begin="35" end="12" resetval="0x0" description="" range="35 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="10" begin="11" end="2" resetval="0x0" description="" range="11 - 2" rwaccess="R"/> 
		<bitfield id="WRAP" width="1" begin="1" end="1" resetval="0x0" description="                             Indicates address space has been fully allocated                         " range="1" rwaccess="R/W"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_TE0" acronym="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_TE0" offset="0x1250" width="64" description="
                        PM catalogue base address for TE context 0
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="INIT_PAGE" width="20" begin="59" end="40" resetval="0x0" description="" range="59 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_36" width="4" begin="39" end="36" resetval="0x0" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="ADDR" width="24" begin="35" end="12" resetval="0x0" description="" range="35 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="10" begin="11" end="2" resetval="0x0" description="" range="11 - 2" rwaccess="R"/> 
		<bitfield id="WRAP" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_ALIST0" acronym="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_ALIST0" offset="0x1260" width="64" description="
                        PM catalogue base address for ALIST context 0
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="INIT_PAGE" width="20" begin="59" end="40" resetval="0x0" description="" range="59 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_36" width="4" begin="39" end="36" resetval="0x0" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="ADDR" width="24" begin="35" end="12" resetval="0x0" description="" range="35 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="10" begin="11" end="2" resetval="0x0" description="" range="11 - 2" rwaccess="R"/> 
		<bitfield id="WRAP" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_VCE1" acronym="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_VCE1" offset="0x1268" width="64" description="
                        PM catalogue base address for VCE context 1
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="INIT_PAGE" width="20" begin="59" end="40" resetval="0x0" description="" range="59 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_36" width="4" begin="39" end="36" resetval="0x0" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="ADDR" width="24" begin="35" end="12" resetval="0x0" description="" range="35 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="10" begin="11" end="2" resetval="0x0" description="" range="11 - 2" rwaccess="R"/> 
		<bitfield id="WRAP" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_TE1" acronym="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_TE1" offset="0x1270" width="64" description="
                        PM catalogue base address for TE context 1
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="INIT_PAGE" width="20" begin="59" end="40" resetval="0x0" description="" range="59 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_36" width="4" begin="39" end="36" resetval="0x0" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="ADDR" width="24" begin="35" end="12" resetval="0x0" description="" range="35 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="10" begin="11" end="2" resetval="0x0" description="" range="11 - 2" rwaccess="R"/> 
		<bitfield id="WRAP" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_ALIST1" acronym="CORE_MMRS_RGX_CR_BIF_PM_CAT_BASE_ALIST1" offset="0x1280" width="64" description="
                        PM catalogue base address for ALIST context 1
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="INIT_PAGE" width="20" begin="59" end="40" resetval="0x0" description="" range="59 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_36" width="4" begin="39" end="36" resetval="0x0" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="ADDR" width="24" begin="35" end="12" resetval="0x0" description="" range="35 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="10" begin="11" end="2" resetval="0x0" description="" range="11 - 2" rwaccess="R"/> 
		<bitfield id="WRAP" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CTRL_INVAL" acronym="CORE_MMRS_RGX_CR_BIF_CTRL_INVAL" offset="0x12A0" width="64" description="
                        Invalidation bits allowing BIF/MMU to clear when invalidation complete
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="TLB1" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="W"/> 
		<bitfield id="PC" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="W"/> 
		<bitfield id="PD" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="W"/> 
		<bitfield id="PT" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_CTRL" acronym="CORE_MMRS_RGX_CR_BIF_CTRL" offset="0x12A8" width="64" description="
                        Miscellaneous controls
                    ">
		<bitfield id="RESERVED_10" width="54" begin="63" end="10" resetval="0x0" description="" range="63 - 10" rwaccess="R"/> 
		<bitfield id="PAUSE_MMU_CPU" width="1" begin="9" end="9" resetval="0x0" description="                             Stalls input to CPU MMU                         " range="9" rwaccess="R/W"/> 
		<bitfield id="RESERVED_4" width="5" begin="8" end="4" resetval="0x0" description="" range="8 - 4" rwaccess="R"/> 
		<bitfield id="PAUSE_BIF1" width="1" begin="3" end="3" resetval="0x0" description="                             Stalls BIF1 pipeline                         " range="3" rwaccess="R/W"/> 
		<bitfield id="PAUSE_MMU_PM" width="1" begin="2" end="2" resetval="0x0" description="                             Stalls PM input to MMU                         " range="2" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="PAUSE_MMU_BIF0" width="1" begin="0" end="0" resetval="0x0" description="                             Stalls BIF0 input to MMU                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_FAULT_BANK0_MMU_STATUS" acronym="CORE_MMRS_RGX_CR_BIF_FAULT_BANK0_MMU_STATUS" offset="0x12B0" width="64" description="
                        Indicates a fault has occurred on bank 0 and provides details of fault
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="CAT_BASE" width="4" begin="15" end="12" resetval="0x0" description="                             Catalogue base address number                         " range="15 - 12" rwaccess="R"/> 
		<bitfield id="RESERVED_11" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R"/> 
		<bitfield id="PAGE_SIZE" width="3" begin="10" end="8" resetval="0x0" description="                             Page size                         " range="10 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED_7" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="DATA_TYPE" width="2" begin="6" end="5" resetval="0x0" description="                             MMU data type that was invalid [on valid fault]                         " range="6 - 5" rwaccess="R"/> 
		<bitfield id="FAULT_RO" width="1" begin="4" end="4" resetval="0x0" description="                             Indicates read-only fault['1'] or valid fault['0']                         " range="4" rwaccess="R"/> 
		<bitfield id="RESERVED_3" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="FAULT_PM_META_RO" width="1" begin="2" end="2" resetval="0x0" description="                             Indicates pm/meta protected region fault                         " range="2" rwaccess="R"/> 
		<bitfield id="RESERVED_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="FAULT" width="1" begin="0" end="0" resetval="0x0" description="                             Indicates a fault has occured                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_FAULT_BANK0_REQ_STATUS" acronym="CORE_MMRS_RGX_CR_BIF_FAULT_BANK0_REQ_STATUS" offset="0x12B8" width="64" description="
                        Provides details of the request that faulted on bank 0
                    ">
		<bitfield id="RESERVED_53" width="11" begin="63" end="53" resetval="0x0" description="" range="63 - 53" rwaccess="R"/> 
		<bitfield id="RNW" width="1" begin="52" end="52" resetval="0x0" description="" range="52" rwaccess="R"/> 
		<bitfield id="TAG_SB" width="6" begin="51" end="46" resetval="0x0" description="" range="51 - 46" rwaccess="R"/> 
		<bitfield id="TAG_ID" width="6" begin="45" end="40" resetval="0x0" description="" range="45 - 40" rwaccess="R"/> 
		<bitfield id="ADDRESS" width="36" begin="39" end="4" resetval="0x0" description="" range="39 - 4" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_MMU_STATUS" acronym="CORE_MMRS_RGX_CR_BIF_MMU_STATUS" offset="0x12D0" width="64" description="
                        General MMU status
                    ">
		<bitfield id="RESERVED_29" width="35" begin="63" end="29" resetval="0x0" description="" range="63 - 29" rwaccess="R"/> 
		<bitfield id="PM_FAULT" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R"/> 
		<bitfield id="PC_DATA" width="8" begin="27" end="20" resetval="0x0" description="" range="27 - 20" rwaccess="R"/> 
		<bitfield id="PD_DATA" width="8" begin="19" end="12" resetval="0x0" description="" range="19 - 12" rwaccess="R"/> 
		<bitfield id="PT_DATA" width="8" begin="11" end="4" resetval="0x0" description="" range="11 - 4" rwaccess="R"/> 
		<bitfield id="RESERVED_3" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="STALLED" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="PAUSED" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="BUSY" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_READS_EXT_STATUS" acronym="CORE_MMRS_RGX_CR_BIF_READS_EXT_STATUS" offset="0x1320" width="64" description="
                        Outstanding read data external to BIF for BIF128 and MMU
                    ">
		<bitfield id="RESERVED_28" width="36" begin="63" end="28" resetval="0x0" description="" range="63 - 28" rwaccess="R"/> 
		<bitfield id="MMU" width="12" begin="27" end="16" resetval="0x0" description="" range="27 - 16" rwaccess="R"/> 
		<bitfield id="BANK1" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_READS_INT_STATUS" acronym="CORE_MMRS_RGX_CR_BIF_READS_INT_STATUS" offset="0x1328" width="64" description="
                        Outstanding 256-bit read data in return data FIFO for BIF128 and MMU
                    ">
		<bitfield id="RESERVED_27" width="37" begin="63" end="27" resetval="0x0" description="" range="63 - 27" rwaccess="R"/> 
		<bitfield id="MMU" width="11" begin="26" end="16" resetval="0x0" description="" range="26 - 16" rwaccess="R"/> 
		<bitfield id="BANK1" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIFPM_READS_INT_STATUS" acronym="CORE_MMRS_RGX_CR_BIFPM_READS_INT_STATUS" offset="0x1330" width="64" description="
                        Outstanding 256-bit read data in return data FIFO for BIF256
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="BANK0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIFPM_READS_EXT_STATUS" acronym="CORE_MMRS_RGX_CR_BIFPM_READS_EXT_STATUS" offset="0x1338" width="64" description="
                        Outstanding 256-bit read data external to BIF for BIF256
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="BANK0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIFPM_CTRL" acronym="CORE_MMRS_RGX_CR_BIFPM_CTRL" offset="0x1340" width="64" description="
                        Miscellaneous controls
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="ENABLE_SLC_STALLING" width="1" begin="1" end="1" resetval="0x1" description="                             Enables BIF to stall returns from SLC so that requests can be made even when there is no space in the BIF return buffer [only when no chance of lockup]                         " range="1" rwaccess="R/W"/> 
		<bitfield id="PAUSE_BIF0" width="1" begin="0" end="0" resetval="0x0" description="                             Stalls BIF0 pipeline                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIFPM_CTRL_INVAL" acronym="CORE_MMRS_RGX_CR_BIFPM_CTRL_INVAL" offset="0x1348" width="64" description="
                        Invalidation bits allowing BIF to clear when invalidation complete
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="TLB0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIFPM_STATUS_MMU" acronym="CORE_MMRS_RGX_CR_BIFPM_STATUS_MMU" offset="0x1350" width="64" description="
                        Outstanding MMU requests from BIF0
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="REQUESTS" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_STATUS_MMU" acronym="CORE_MMRS_RGX_CR_BIF_STATUS_MMU" offset="0x1358" width="64" description="
                        Outstanding MMU requests from BIF1
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="REQUESTS" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_BLACKPEARL_PWR" acronym="CORE_MMRS_RGX_CR_BIF_BLACKPEARL_PWR" offset="0x1370" width="64" description="
                        Power monitoring register
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="NUM_256BIT_TRANS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of 256-bit transactions                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_JONES_PWR" acronym="CORE_MMRS_RGX_CR_BIF_JONES_PWR" offset="0x1378" width="64" description="
                        Power monitoring register
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="NUM_256BIT_TRANS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of 256-bit transactions                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_FAULT_READ" acronym="CORE_MMRS_RGX_CR_BIF_FAULT_READ" offset="0x13E0" width="64" description="
                        Specifies physical address to read from in the event of a faulting read request from BIF1
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDRESS" width="36" begin="39" end="4" resetval="0x0" description="" range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_PWR" acronym="CORE_MMRS_RGX_CR_BIF_PWR" offset="0x13E8" width="64" description="
                        Power monitoring register
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="NUM_256BIT_TRANS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of 256-bit transactions                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_MCU_RESERVED" acronym="CORE_MMRS_RGX_CR_BIF_MCU_RESERVED" offset="0x13F8" width="64" description="
                        Allows driver to change the amount of space in the return data FIFO reserved for the MCU
                    ">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="SPACE" width="5" begin="4" end="0" resetval="0x0" description="                             Granularity of 8 spaces, minimum legal value 0x1                         " range="4 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS" acronym="CORE_MMRS_RGX_CR_TEXAS_BIF_FAULT_BANK0_MMU_STATUS" offset="0x1430" width="64" description="
                        Indicates a fault has occurred on bank 0 and provides details of fault
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="CAT_BASE" width="4" begin="15" end="12" resetval="0x0" description="                             Catalogue base address number                         " range="15 - 12" rwaccess="R"/> 
		<bitfield id="RESERVED_11" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R"/> 
		<bitfield id="PAGE_SIZE" width="3" begin="10" end="8" resetval="0x0" description="                             Page size                         " range="10 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED_7" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="DATA_TYPE" width="2" begin="6" end="5" resetval="0x0" description="                             MMU data type that was invalid [on valid fault]                         " range="6 - 5" rwaccess="R"/> 
		<bitfield id="FAULT_RO" width="1" begin="4" end="4" resetval="0x0" description="                             Indicates read-only fault['1'] or valid fault['0']                         " range="4" rwaccess="R"/> 
		<bitfield id="RESERVED_3" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="FAULT_PM_META_RO" width="1" begin="2" end="2" resetval="0x0" description="                             Indicates pm/meta protected region fault                         " range="2" rwaccess="R"/> 
		<bitfield id="RESERVED_1" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="FAULT" width="1" begin="0" end="0" resetval="0x0" description="                             Indicates a fault has occured                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS" acronym="CORE_MMRS_RGX_CR_TEXAS_BIF_FAULT_BANK0_REQ_STATUS" offset="0x1438" width="64" description="
                        Provides details of the request that faulted on bank 0
                    ">
		<bitfield id="RESERVED_51" width="13" begin="63" end="51" resetval="0x0" description="" range="63 - 51" rwaccess="R"/> 
		<bitfield id="RNW" width="1" begin="50" end="50" resetval="0x0" description="" range="50" rwaccess="R"/> 
		<bitfield id="TAG_SB" width="6" begin="49" end="44" resetval="0x0" description="" range="49 - 44" rwaccess="R"/> 
		<bitfield id="TAG_ID" width="4" begin="43" end="40" resetval="0x0" description="" range="43 - 40" rwaccess="R"/> 
		<bitfield id="ADDRESS" width="36" begin="39" end="4" resetval="0x0" description="" range="39 - 4" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TEXAS_BIFPM_READS_INT_STATUS" acronym="CORE_MMRS_RGX_CR_TEXAS_BIFPM_READS_INT_STATUS" offset="0x1440" width="64" description="
                        Outstanding 256-bit read data in return data FIFO for BIF256
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="BANK0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TEXAS_BIFPM_READS_EXT_STATUS" acronym="CORE_MMRS_RGX_CR_TEXAS_BIFPM_READS_EXT_STATUS" offset="0x1448" width="64" description="
                        Outstanding 256-bit read data external to BIF for BIF256
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="BANK0" width="16" begin="15" end="0" resetval="0x0" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TEXAS_BIFPM_STATUS_MMU" acronym="CORE_MMRS_RGX_CR_TEXAS_BIFPM_STATUS_MMU" offset="0x1450" width="64" description="
                        Outstanding MMU requests from BIF0
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="REQUESTS" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_OSID0" acronym="CORE_MMRS_RGX_CR_BIF_OSID0" offset="0x1460" width="64" description="
                        Defines OSID for each CAT_BASE
                    ">
		<bitfield id="RESERVED_59" width="5" begin="63" end="59" resetval="0x0" description="" range="63 - 59" rwaccess="R"/> 
		<bitfield id="CBASE7" width="3" begin="58" end="56" resetval="0x0" description="                             OSID for CAT BASE 7                         " range="58 - 56" rwaccess="R/W"/> 
		<bitfield id="RESERVED_51" width="5" begin="55" end="51" resetval="0x0" description="" range="55 - 51" rwaccess="R"/> 
		<bitfield id="CBASE6" width="3" begin="50" end="48" resetval="0x0" description="                             OSID for CAT BASE 6                         " range="50 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="5" begin="47" end="43" resetval="0x0" description="" range="47 - 43" rwaccess="R"/> 
		<bitfield id="CBASE5" width="3" begin="42" end="40" resetval="0x0" description="                             OSID for CAT BASE 5                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="RESERVED_35" width="5" begin="39" end="35" resetval="0x0" description="" range="39 - 35" rwaccess="R"/> 
		<bitfield id="CBASE4" width="3" begin="34" end="32" resetval="0x0" description="                             OSID for CAT BASE 4                         " range="34 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_27" width="5" begin="31" end="27" resetval="0x0" description="" range="31 - 27" rwaccess="R"/> 
		<bitfield id="CBASE3" width="3" begin="26" end="24" resetval="0x0" description="                             OSID for CAT BASE 3                         " range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED_19" width="5" begin="23" end="19" resetval="0x0" description="" range="23 - 19" rwaccess="R"/> 
		<bitfield id="CBASE2" width="3" begin="18" end="16" resetval="0x0" description="                             OSID for CAT BASE 2                         " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_11" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="CBASE1" width="3" begin="10" end="8" resetval="0x0" description="                             OSID for CAT BASE 1                         " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_3" width="5" begin="7" end="3" resetval="0x0" description="" range="7 - 3" rwaccess="R"/> 
		<bitfield id="CBASE0" width="3" begin="2" end="0" resetval="0x0" description="                             OSID for CAT BASE 0                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_OSID1" acronym="CORE_MMRS_RGX_CR_BIF_OSID1" offset="0x1468" width="64" description="
                        Defines OSID for each data master
                    ">
		<bitfield id="RESERVED_11" width="53" begin="63" end="11" resetval="0x0" description="" range="63 - 11" rwaccess="R"/> 
		<bitfield id="PM_CTX1" width="3" begin="10" end="8" resetval="0x0" description="                             OSID for VCE1, TE1 and ALIST1                         " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_3" width="5" begin="7" end="3" resetval="0x0" description="" range="7 - 3" rwaccess="R"/> 
		<bitfield id="PM_CTX0" width="3" begin="2" end="0" resetval="0x0" description="                             OSID for VCE0, TE0 and ALIST0                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFBC_ZLS_COMPRESSOR_CFI" acronym="CORE_MMRS_RGX_CR_TFBC_ZLS_COMPRESSOR_CFI" offset="0x1470" width="64" description="
                        ZLS TFBC compressor cache control flush
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Write a one to this register to initiate a flush of the ZLS TFBC Compressor cache.                              This register can be read. If the value is one, the this indicates a flush operation is underway.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFBC_PBE_COMPRESSOR_CFI" acronym="CORE_MMRS_RGX_CR_TFBC_PBE_COMPRESSOR_CFI" offset="0x1478" width="64" description="
                        PBE TFBC compressor cache control flush
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Write a one to this register to initiate a flush of the PBE TFBC Compressor cache.                              This register can be read. If the value is one, the this indicates a flush operation is underway.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFBC_ZLS_DECOMPRESSOR_CFI" acronym="CORE_MMRS_RGX_CR_TFBC_ZLS_DECOMPRESSOR_CFI" offset="0x1480" width="64" description="
                        ZLS TFBC decompressor cache invalidation
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="INVALIDATE" width="1" begin="0" end="0" resetval="0x0" description="                             Informs the ZLS decompressor to invalidate its cache.                                                       " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFBC_TPU_DECOMPRESSOR_CFI" acronym="CORE_MMRS_RGX_CR_TFBC_TPU_DECOMPRESSOR_CFI" offset="0x1488" width="64" description="
                        TPU TFBC decompressor cache invalidation
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="INVALIDATE" width="1" begin="0" end="0" resetval="0x0" description="                             Informs the TPU decompressor to invalidate its cache.                                                       " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFBC_CACHE_CTRL" acronym="CORE_MMRS_RGX_CR_TFBC_CACHE_CTRL" offset="0x1490" width="64" description="
                        TFBC compressor and decompressor cache control register
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="ZLS_DECOMPRESSOR_BYPASS" width="1" begin="21" end="21" resetval="0x0" description="                             When set to 1, the ZLS decompressor cache is disabled.                         " range="21" rwaccess="R/W"/> 
		<bitfield id="TPU_DECOMPRESSOR_BYPASS" width="1" begin="20" end="20" resetval="0x0" description="                             When set to 1, the TPU decompressor cache is disabled.                         " range="20" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_DELTA_NOHAZARD" width="1" begin="19" end="19" resetval="0x0" description="                             When set to 1, the ZLS compressor no_hazard signal is set high to the SLC for delta writes.                              This will cause the TFBC to disable hazard checking in the SLC for delta writes.                                                                                   " range="19" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_HEADER_NOHAZARD" width="1" begin="18" end="18" resetval="0x1" description="                             When set to 1, the ZLS compressor no_hazard signal is set high to the SLC for header writes.                              This will cause the TFBC to disable hazard checking in the SLC for header writes.                                                                                   " range="18" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_DELTA_NOLINEFILL" width="1" begin="17" end="17" resetval="0x0" description="                             When set to 0, the ZLS compressor line fills data from memory before writing data back for deltas.                              When set to 1, the ZLS compressor does not line fill from memory for deltas.                                                                                   " range="17" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_HEADER_NOLINEFILL" width="1" begin="16" end="16" resetval="0x0" description="                             When set to 0, the ZLS compressor line fills data from memory before writing data back for headers.                              When set to 1, the ZLS compressor does not line fill from memory for headers.                                                                                   " range="16" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_DELTA_POLICY_OVERRIDE" width="1" begin="15" end="15" resetval="0x1" description="                             When set to 0, the ZLS compressor will use the SLC policy supplied by the ZLS for delta writes.                              When set to 1, the ZLS compressor will use the ZLS_COMPRESSOR_DELTA_POLICY for delta writes.                                                                                   " range="15" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_HEADER_POLICY_OVERRIDE" width="1" begin="14" end="14" resetval="0x1" description="                             When set to 0, the ZLS compressor will use the SLC policy supplied by the ZLS for header writes.                              When set to 1, the ZLS compressor will use the ZLS_COMPRESSOR_HEADER_POLICY for header writes.                                                                                   " range="14" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_DELTA_POLICY" width="2" begin="13" end="12" resetval="0x0" description="                             SLC cache policy applied to ZLS compressor delta writes when ZLS_COMPRESSOR_DELTA_POLICY_OVERRIDE is set to 1                                                      " range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="ZLS_COMPRESSOR_HEADER_POLICY" width="2" begin="11" end="10" resetval="0x3" description="                             SLC cache policy applied to ZLS compressor header writes when ZLS_COMPRESSOR_HEADER_POLICY_OVERRIDE is set to 1                                                      " range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_DELTA_NOHAZARD" width="1" begin="9" end="9" resetval="0x0" description="                             When set to 1, the PBE compressor no_hazard signal is set high to the SLC for delta writes.                              This will cause the TFBC to disable hazard checking in the SLC for delta writes.                                                                                   " range="9" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_HEADER_NOHAZARD" width="1" begin="8" end="8" resetval="0x1" description="                             When set to 1, the PBE compressor no_hazard signal is set high to the SLC for header writes.                              This will cause the TFBC to disable hazard checking in the SLC for header writes.                                                                                   " range="8" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_DELTA_NOLINEFILL" width="1" begin="7" end="7" resetval="0x0" description="                             When set to 0, the PBE compressor line fills data from memory before writing data back for deltas.                              When set to 1, the PBE compressor does not line fill from memory for deltas.                                                                                   " range="7" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_HEADER_NOLINEFILL" width="1" begin="6" end="6" resetval="0x0" description="                             When set to 0, the PBE compressor line fills data from memory before writing data back for headers.                              When set to 1, the PBE compressor does not line fill from memory for headers.                                                                                   " range="6" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_DELTA_POLICY_OVERRIDE" width="1" begin="5" end="5" resetval="0x1" description="                             When set to 0, the PBE compressor will use the SLC policy supplied by the PBE for delta writes.                              When set to 1, the PBE compressor will use the PBE_COMPRESSOR_DELTA_POLICY for delta writes.                                                                                   " range="5" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_HEADER_POLICY_OVERRIDE" width="1" begin="4" end="4" resetval="0x1" description="                             When set to 0, the PBE compressor will use the SLC policy supplied by the PBE for header writes.                              When set to 1, the PBE compressor will use the PBE_COMPRESSOR_HEADER_POLICY for header writes.                                                                                   " range="4" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_DELTA_POLICY" width="2" begin="3" end="2" resetval="0x0" description="                             SLC cache policy applied to PBE compressor delta writes when PBE_COMPRESSOR_DELTA_POLICY_OVERRIDE is set to 1                                                      " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPRESSOR_HEADER_POLICY" width="2" begin="1" end="0" resetval="0x3" description="                             SLC cache policy applied to PBE compressor header writes when PBE_COMPRESSOR_HEADER_POLICY_OVERRIDE is set to 1                                                      " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFBC_CTRL" acronym="CORE_MMRS_RGX_CR_TFBC_CTRL" offset="0x1498" width="64" description="
                        General TFBC control register
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="ZLS_CRC_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="                             Enable the generation of CRCs for compression depth buffer writes.                                                       " range="1" rwaccess="R/W"/> 
		<bitfield id="PBE_CRC_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Enable the generation of CRCs for compressed frame buffer writes.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE" acronym="CORE_MMRS_RGX_CR_PBE" offset="0x1500" width="64" description="
                        The PBE(Pixel back end) module scales and packs the pixel data before writing to memory,
                         this register contains global control signals.
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="AA_EDGEOPT_OFF" width="1" begin="8" end="8" resetval="0x0" description="                             Switches off the PBE-USE read optimisation during Anti aliasing mode.                             [This is typically for debug purposes only]                         " range="8" rwaccess="R/W"/> 
		<bitfield id="ALPHATHRESHOLD" width="8" begin="7" end="0" resetval="0x0" description="                             Alpha threshold used when encoding 1555 format. If the internal 8bit Alpha value exceeds this value,                              then a 1 is written to the top bit of the output, otherwise a 0 is written                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_EMIT_STATUS" acronym="CORE_MMRS_RGX_CR_PBE_EMIT_STATUS" offset="0x1508" width="64" description="
                        This register indicates if the PixelBE would stall the USE if there were another emit.
                         '0' indicates that the PixelBE would stall the USC. '1' indicates that the PixelBE would not stall the USE.
                        
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="USC15" width="1" begin="15" end="15" resetval="0x1" description="                             Pipe 15 status                         " range="15" rwaccess="R"/> 
		<bitfield id="USC14" width="1" begin="14" end="14" resetval="0x1" description="                             Pipe 14 status                         " range="14" rwaccess="R"/> 
		<bitfield id="USC13" width="1" begin="13" end="13" resetval="0x1" description="                             Pipe 13 status                         " range="13" rwaccess="R"/> 
		<bitfield id="USC12" width="1" begin="12" end="12" resetval="0x1" description="                             Pipe 12 status                         " range="12" rwaccess="R"/> 
		<bitfield id="USC11" width="1" begin="11" end="11" resetval="0x1" description="                             Pipe 11 status                         " range="11" rwaccess="R"/> 
		<bitfield id="USC10" width="1" begin="10" end="10" resetval="0x1" description="                             Pipe 10 status                         " range="10" rwaccess="R"/> 
		<bitfield id="USC9" width="1" begin="9" end="9" resetval="0x1" description="                             Pipe 9  status                         " range="9" rwaccess="R"/> 
		<bitfield id="USC8" width="1" begin="8" end="8" resetval="0x1" description="                             Pipe 8  status                         " range="8" rwaccess="R"/> 
		<bitfield id="USC7" width="1" begin="7" end="7" resetval="0x1" description="                             Pipe 7  status                         " range="7" rwaccess="R"/> 
		<bitfield id="USC6" width="1" begin="6" end="6" resetval="0x1" description="                             Pipe 6  status                         " range="6" rwaccess="R"/> 
		<bitfield id="USC5" width="1" begin="5" end="5" resetval="0x1" description="                             Pipe 5  status                         " range="5" rwaccess="R"/> 
		<bitfield id="USC4" width="1" begin="4" end="4" resetval="0x1" description="                             Pipe 4  status                         " range="4" rwaccess="R"/> 
		<bitfield id="USC3" width="1" begin="3" end="3" resetval="0x1" description="                             Pipe 3  status                         " range="3" rwaccess="R"/> 
		<bitfield id="USC2" width="1" begin="2" end="2" resetval="0x1" description="                             Pipe 2  status                         " range="2" rwaccess="R"/> 
		<bitfield id="USC1" width="1" begin="1" end="1" resetval="0x1" description="                             Pipe 1  status                         " range="1" rwaccess="R"/> 
		<bitfield id="USC0" width="1" begin="0" end="0" resetval="0x1" description="                             Pipe 0  status                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT0" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT0" offset="0x1510" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT1" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT1" offset="0x1518" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT2" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT2" offset="0x1520" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT3" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT3" offset="0x1528" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT4" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT4" offset="0x1530" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT5" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT5" offset="0x1538" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT6" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT6" offset="0x1540" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD0_MRT7" acronym="CORE_MMRS_RGX_CR_PBE_WORD0_MRT7" offset="0x1548" width="64" description="
                        Pixel Back end State Word 0.
                    ">
		<bitfield id="TFBC_LOSSY" width="2" begin="63" end="62" resetval="0x0" description="                             Sets the lossy bit for frame buffer compression                         " range="63 - 62" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE_EXT" width="1" begin="61" end="61" resetval="0x0" description="                             Extra bit to support 32x2 compression size, used with COMPRESS_SIZE register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                                                     " range="61" rwaccess="R/W"/> 
		<bitfield id="PAIR_TILES" width="1" begin="60" end="60" resetval="0x0" description="                             If set, then PBE will pair 16x16 tiles                          " range="60" rwaccess="R/W"/> 
		<bitfield id="X_RSRVD2" width="1" begin="59" end="59" resetval="0x0" description="                             Not used                         " range="59" rwaccess="R/W"/> 
		<bitfield id="DITHER" width="1" begin="58" end="58" resetval="0x0" description="                             Enable dither                          " range="58" rwaccess="R/W"/> 
		<bitfield id="TILERELATIVE" width="1" begin="57" end="57" resetval="0x0" description="                             Add tile offset                          " range="57" rwaccess="R/W"/> 
		<bitfield id="DOWNSCALE" width="1" begin="56" end="56" resetval="0x0" description="                             Perform box filter downscale                          " range="56" rwaccess="R/W"/> 
		<bitfield id="SIZE_Z" width="4" begin="55" end="52" resetval="0x0" description="                             Z Size in pixels [log 2]                          " range="55 - 52" rwaccess="R/W"/> 
		<bitfield id="ROTATION" width="2" begin="51" end="50" resetval="0x0" description="                             Rotation angle                          " range="51 - 50" rwaccess="R/W"/> 
		<bitfield id="LINESTRIDE" width="16" begin="49" end="34" resetval="0x0" description="                             Linestride in 2 pixel units. 0 == 2. Supports 32KDWORD stride memory write                          " range="49 - 34" rwaccess="R/W"/> 
		<bitfield id="MEMLAYOUT" width="2" begin="33" end="32" resetval="0x0" description="                             Memory layout                          " range="33 - 32" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN3" width="3" begin="31" end="29" resetval="0x0" description="                             Swizzle for destination channel 3                          " range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN2" width="3" begin="28" end="26" resetval="0x0" description="                             Swizzle for destination channel 2                          " range="28 - 26" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN1" width="3" begin="25" end="23" resetval="0x0" description="                             Swizzle for destination channel 1                          " range="25 - 23" rwaccess="R/W"/> 
		<bitfield id="SWIZ_CHAN0" width="3" begin="22" end="20" resetval="0x0" description="                             Swizzle for destination channel 0                          " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_X" width="14" begin="19" end="6" resetval="0x0" description="                             Min X Clip                          " range="19 - 6" rwaccess="R/W"/> 
		<bitfield id="TWOCOMP_GAMMA" width="1" begin="5" end="5" resetval="0x0" description="                             Sets the gamma mode for 2 component targets                          " range="5" rwaccess="R/W"/> 
		<bitfield id="GAMMA" width="1" begin="4" end="4" resetval="0x0" description="                             Gamma enabled                          " range="4" rwaccess="R/W"/> 
		<bitfield id="COMPRESSION" width="1" begin="3" end="3" resetval="0x0" description="                             Frame buffer Compression enabled                          " range="3" rwaccess="R/W"/> 
		<bitfield id="COMPRESS_SIZE" width="1" begin="2" end="2" resetval="0x0" description="                             Block size for the compressor, used with COMPRESS_SIZE_EXT register bit to define 8x8; 16x4 or 32x2 size                             COMPRESS_SIZE_EXT  COMPRESS_SIZE  SIZE                             0                0        8x8                             0                1        16x4                             1                0        32x2                             1                1        reserved                         " range="2" rwaccess="R/W"/> 
		<bitfield id="COMP_INDIRECT_TABLE" width="1" begin="1" end="1" resetval="0x0" description="                             If set indicates to the compressor that an indirect addressing is used otherwise direct addressing                          " range="1" rwaccess="R/W"/> 
		<bitfield id="Y_FLIP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT0" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT0" offset="0x1550" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT1" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT1" offset="0x1558" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT2" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT2" offset="0x1560" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT3" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT3" offset="0x1568" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT4" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT4" offset="0x1570" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT5" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT5" offset="0x1578" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT6" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT6" offset="0x1580" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_WORD1_MRT7" acronym="CORE_MMRS_RGX_CR_PBE_WORD1_MRT7" offset="0x1588" width="64" description="
                        Pixel Back end State Word 1.
                    ">
		<bitfield id="SIZE_X" width="4" begin="63" end="60" resetval="0x0" description="                             X Size in pixels [log 2]                          " range="63 - 60" rwaccess="R/W"/> 
		<bitfield id="MINCLIP_Y" width="14" begin="59" end="46" resetval="0x0" description="                             Min Y Clip                          " range="59 - 46" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_X" width="14" begin="45" end="32" resetval="0x0" description="                             Max X clip                          " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="SIZE_Y" width="4" begin="31" end="28" resetval="0x0" description="                             Y Size in pixels [log 2]                          " range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="ZSLICE" width="14" begin="27" end="14" resetval="0x0" description="                             Slice number for render to 3D twiddle target                          " range="27 - 14" rwaccess="R/W"/> 
		<bitfield id="MAXCLIP_Y" width="14" begin="13" end="0" resetval="0x0" description="                             Max Y clip                          " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PWR" acronym="CORE_MMRS_RGX_CR_PBE_PWR" offset="0x1590" width="64" description="
                        Power monitoring register
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="NUM_PIXELS_PROCESSED" width="32" begin="31" end="0" resetval="0x0" description="                             Number of on-edge/off-edge pixels per tile.                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_GLB_CFI" acronym="CORE_MMRS_RGX_CR_MCU_GLB_CFI" offset="0x1720" width="64" description="
                        Global flush and invalidation control for all Texture and Data Cache.
                        
                        Will flush then invalidate cache if both bit 0 &#38; bit 1 set.
                        
                    ">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="FENCE" width="1" begin="5" end="5" resetval="0x0" description="                             When set, additionally perform a fence to external memory before signalling that a flush is complete                          " range="5" rwaccess="W"/> 
		<bitfield id="DM_COMPUTE" width="1" begin="4" end="4" resetval="0x0" description="                             When set, perform operation on compute data master                          " range="4" rwaccess="W"/> 
		<bitfield id="DM_PIXEL" width="1" begin="3" end="3" resetval="0x0" description="                             When set, perform operation on pixel data master                          " range="3" rwaccess="W"/> 
		<bitfield id="DM_VERTEX" width="1" begin="2" end="2" resetval="0x0" description="                             When set, perform operation on vertex data master                          " range="2" rwaccess="W"/> 
		<bitfield id="FLUSH" width="1" begin="1" end="1" resetval="0x0" description="                             When set, will flush cache based on data master                          " range="1" rwaccess="W"/> 
		<bitfield id="INVALIDATE" width="1" begin="0" end="0" resetval="0x0" description="                             When set, will invalidate cache based on data master.                              This bit will also invalidate the L0 cache in the MADD and teh YUV cache in the TAG to reset the CSC coefficients.                                                       " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_GLB_CFI_EVENT" acronym="CORE_MMRS_RGX_CR_MCU_GLB_CFI_EVENT" offset="0x1728" width="64" description="
                        Global flush and invalidation event for all Texture and Data Cache.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             1 Indicate there is a pending global CFI operation on the MCU                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_LIMIT" acronym="CORE_MMRS_RGX_CR_MCU_LIMIT" offset="0x1730" width="64" description="
                        Define the maximum number of cache lines allowed to be allocated to each Data Master within the SLC.
                        
                        Note that values are specified per group with a value of 0x0 denoting no limit.
                         Also note that the specified values operate as soft limits rather than hard limits and at any given time a Data Master may temporarily exceed its given cacheline limit by a small amount.
                        
                    ">
		<bitfield id="RESERVED_24" width="40" begin="63" end="24" resetval="0x0" description="" range="63 - 24" rwaccess="R"/> 
		<bitfield id="DM_COMPUTE" width="8" begin="23" end="16" resetval="0x0" description="                             Maximum number of cachelines which can be used by the Compute data master                          " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DM_PIXEL" width="8" begin="15" end="8" resetval="0x0" description="                             Maximum number of cachelines which can be used by the Pixel data master                          " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DM_VERTEX" width="8" begin="7" end="0" resetval="0x0" description="                             Maximum number of cachelines which can be used by the Vertex data master                          " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_CTRL" acronym="CORE_MMRS_RGX_CR_MCU_CTRL" offset="0x1738" width="64" description="
                        MCU control registers
                    ">
		<bitfield id="RESERVED_18" width="46" begin="63" end="18" resetval="0x0" description="" range="63 - 18" rwaccess="R"/> 
		<bitfield id="PDSRW_L0_OFF" width="1" begin="17" end="17" resetval="0x0" description="                             Turn off MCU PDSRW L0 cache                          " range="17" rwaccess="R/W"/> 
		<bitfield id="FBDC_REQ_THRESHOLD" width="8" begin="16" end="9" resetval="0x85" description="                             Maximum number of outstanding requests each MCU group can have to the Framebuffer Decompression module                          " range="16 - 9" rwaccess="R/W"/> 
		<bitfield id="RD_OVERTAKE_THRESH_ENABLE" width="1" begin="8" end="8" resetval="0x1" description="                             Enables the use of the threshold to limit the amount of overtaking which is permitted                          " range="8" rwaccess="R/W"/> 
		<bitfield id="RD_OVERTAKE_THRESHOLD" width="6" begin="7" end="2" resetval="0x16" description="                             The number of read accesses which are permitted to overtake waiting Writebacks when enabled                          " range="7 - 2" rwaccess="R/W"/> 
		<bitfield id="INSTANCE_MERGE_DISABLE" width="1" begin="1" end="1" resetval="0x0" description="                             Turn off instance merging in the MCU L1                          " range="1" rwaccess="R/W"/> 
		<bitfield id="L1_OFF" width="1" begin="0" end="0" resetval="0x0" description="                             Turn off MCU L1                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_FENCE" acronym="CORE_MMRS_RGX_CR_MCU_FENCE" offset="0x1740" width="64" description="
                        Defines the Data Master and Addresses used when the MCU optionally issues a Fence as part of a Flush operation.
                         See MCU_GLB_CFI register for details.
                    ">
		<bitfield id="RESERVED_43" width="21" begin="63" end="43" resetval="0x0" description="" range="63 - 43" rwaccess="R"/> 
		<bitfield id="DM" width="3" begin="42" end="40" resetval="0x0" description="                             Data Master value to use when issuing a Fence                          " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="ADDR" width="35" begin="39" end="5" resetval="0x0" description="                             Address value to use when issuing a Fence                          " range="39 - 5" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="5" begin="4" end="0" resetval="0x0" description="" range="4 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU" acronym="CORE_MMRS_RGX_CR_TPU" offset="0x1780" width="64" description="
                        Global control to TPU_MCU_L0|tpu
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="MCU_PDS_L0_OFF" width="1" begin="8" end="8" resetval="0x0" description="                             Turn off MCU PDSL0 cache                          " range="8" rwaccess="R/W"/> 
		<bitfield id="TAG_CEM_64_FACE_PACKING" width="1" begin="7" end="7" resetval="0x0" description="                             Pixel data master. Enable 64-byte alignment between CEM faces when set to 1.                              It applies for both when mipmap is enabled or disabled                         " range="7" rwaccess="R/W"/> 
		<bitfield id="TAG_ENABLE_MMU_PREFETCH" width="1" begin="6" end="6" resetval="0x1" description="                             Enables generation of prefetch requests to the MMU                          " range="6" rwaccess="R/W"/> 
		<bitfield id="TAG_CEM_4K_FACE_PACKING" width="1" begin="5" end="5" resetval="0x0" description="                             Pixel data master. Enable 4K-byte alignment between CEM faces when set to 1.                              It applies for both when mipmap is enabled or disabled                         " range="5" rwaccess="R/W"/> 
		<bitfield id="MADD_CONFIG_L0OFF" width="1" begin="4" end="4" resetval="0x0" description="                             When set this disables MADD P0 L0 cache                          " range="4" rwaccess="R/W"/> 
		<bitfield id="TAG_CEM_FACE_PACKING" width="1" begin="3" end="3" resetval="0x0" description="                             Pixel data master. Enable dword alignment between CEM faces when set to 1                         " range="3" rwaccess="R/W"/> 
		<bitfield id="TAG_CEMEDGE_DONTFILTER" width="1" begin="2" end="2" resetval="0x0" description="                             Pixel data master. Disable filtering over edges/corners for CEM.                                                          When set to 1, HW will be seemfull, ie, always stay in the current map,                              always honour the addressmode.                             When set to 0, HW will be seemless, ie, ignore addressmode,                              filter between faces at the edges/corners                          " range="2" rwaccess="R/W"/> 
		<bitfield id="TAG_CEMGRAD_DONTNEGATE" width="1" begin="1" end="1" resetval="0x0" description="                             Pixel data master. Disable negation for user supplied gradients for cem swap i.                             e. will only swap dudx etc not negate                          " range="1" rwaccess="R/W"/> 
		<bitfield id="MADD_CONFIG_DXT35_TRANSOVR" width="1" begin="0" end="0" resetval="0x0" description="                             When set this disables alternative mode implied by colour0 > colour1 for DXT3 to DXT5                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_YUV_CSC_COEFFICIENTS" acronym="CORE_MMRS_RGX_CR_TPU_YUV_CSC_COEFFICIENTS" offset="0x1788" width="64" description="
                        Base address for the YUV CSC set of coefficients stored in memory for pixel data master
                    ">
		<bitfield id="RESERVED_38" width="26" begin="63" end="38" resetval="0x0" description="" range="63 - 38" rwaccess="R"/> 
		<bitfield id="YUV_CSC_COEFFICIENTS_ADDRESS" width="38" begin="37" end="0" resetval="0x0" description="                             Base address DWORD aligned for the location in memory of the CSC coefficients                          " range="37 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_BORDER_COLOUR_TABLE_PDM" acronym="CORE_MMRS_RGX_CR_TPU_BORDER_COLOUR_TABLE_PDM" offset="0x1790" width="64" description="
                        Base address for the border colour table
                    ">
		<bitfield id="RESERVED_38" width="26" begin="63" end="38" resetval="0x0" description="" range="63 - 38" rwaccess="R"/> 
		<bitfield id="BORDER_COLOUR_TABLE_ADDRESS" width="38" begin="37" end="0" resetval="0x0" description="                             Base address DWORD aligned for the location in memory of the border colour table for the PDM                          " range="37 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_DUST_IDLE" acronym="CORE_MMRS_RGX_CR_DUST_IDLE" offset="0x1798" width="64" description="">
		<bitfield id="RESERVED_7" width="57" begin="63" end="7" resetval="0x0" description="" range="63 - 7" rwaccess="R"/> 
		<bitfield id="MCU_L0_WRAP" width="1" begin="6" end="6" resetval="0x1" description="                             MCU L0 WRAP Module IDLE                         " range="6" rwaccess="R"/> 
		<bitfield id="MCU_L0" width="1" begin="5" end="5" resetval="0x1" description="                             MCU L0 Module IDLE                         " range="5" rwaccess="R"/> 
		<bitfield id="TF" width="1" begin="4" end="4" resetval="0x1" description="                             TF Module IDLE                         " range="4" rwaccess="R"/> 
		<bitfield id="MADD" width="1" begin="3" end="3" resetval="0x1" description="                             MADD Module IDLE                         " range="3" rwaccess="R"/> 
		<bitfield id="TAG" width="1" begin="2" end="2" resetval="0x1" description="                             TAG Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="USC1" width="1" begin="1" end="1" resetval="0x1" description="                             USC1 Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="USC0" width="1" begin="0" end="0" resetval="0x1" description="                             USC0 Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_BORDER_COLOUR_TABLE_VDM" acronym="CORE_MMRS_RGX_CR_TPU_BORDER_COLOUR_TABLE_VDM" offset="0x17A0" width="64" description="
                        Base address for the border colour table
                    ">
		<bitfield id="RESERVED_38" width="26" begin="63" end="38" resetval="0x0" description="" range="63 - 38" rwaccess="R"/> 
		<bitfield id="BORDER_COLOUR_TABLE_ADDRESS" width="38" begin="37" end="0" resetval="0x0" description="                             Base address DWORD aligned for the location in memory of the border colour table for the VDM                         " range="37 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_BORDER_COLOUR_TABLE_CDM" acronym="CORE_MMRS_RGX_CR_TPU_BORDER_COLOUR_TABLE_CDM" offset="0x17A8" width="64" description="
                        Base address for the border colour table
                    ">
		<bitfield id="RESERVED_38" width="26" begin="63" end="38" resetval="0x0" description="" range="63 - 38" rwaccess="R"/> 
		<bitfield id="BORDER_COLOUR_TABLE_ADDRESS" width="38" begin="37" end="0" resetval="0x0" description="                             Base address DWORD aligned for the location in memory of the border colour table for the CDM                         " range="37 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_PWR_NUMBER_OF_TEXELS" acronym="CORE_MMRS_RGX_CR_TPU_PWR_NUMBER_OF_TEXELS" offset="0x17B0" width="64" description="
                        Peformance counter associated with Power Monitoring.
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Number of texels requested per clock                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_TAG_CTRL" acronym="CORE_MMRS_RGX_CR_TPU_TAG_CTRL" offset="0x17B8" width="64" description="
                        Global control to TAG for the pixel data master
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="AF_RATIO_TRUNCATE_TO_INTEGER" width="1" begin="3" end="3" resetval="0x0" description="                             0 current mode, 1 clear the fractional part of the calculated AF ratio                          " range="3" rwaccess="R/W"/> 
		<bitfield id="AF_RATIO_TRUNCATE_TO_HALF" width="1" begin="2" end="2" resetval="0x0" description="                             0 current mode, 1 truncate the fractional part of the calculated AF ratio to 0.                             5                          " range="2" rwaccess="R/W"/> 
		<bitfield id="AF_FILTERING_MODE" width="1" begin="1" end="1" resetval="0x0" description="                             0 current mode, 1 new mode.                          " range="1" rwaccess="R/W"/> 
		<bitfield id="YUV_CAM_INVALIDATE" width="1" begin="0" end="0" resetval="0x0" description="                             When set, will invalidate YUV CSC CAM to reset the CSC coefficients.                              It should be set when the TPU is not performing CSC.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MADD_CTRL" acronym="CORE_MMRS_RGX_CR_TPU_MADD_CTRL" offset="0x17C0" width="64" description="
                        Global control to MADD for pixel data master
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="ASTC_ODD_SCALING_ENABLE" width="1" begin="1" end="1" resetval="0x1" description="                             When set, ASTC encoded texels use the odd U16->F16 scaling in the TF.                              When zero, the usual scaling will be used in TF.                          " range="1" rwaccess="R/W"/> 
		<bitfield id="ASTC_MULTICYCLE_TF_FORCE_F16" width="1" begin="0" end="0" resetval="0x0" description="                             When set, ASTC encoded texels that are filtered over multiple cycles by the TF will be output from the MADD as F16.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MADD_VDM_CTRL" acronym="CORE_MMRS_RGX_CR_TPU_MADD_VDM_CTRL" offset="0x17C8" width="64" description="
                        Global control to MADD for vertex data master
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="MADD_CONFIG_DXT35_TRANSOVR" width="1" begin="2" end="2" resetval="0x0" description="                             When set this disables alternative mode implied by colour0 > colour1 for DXT3 to DXT5                          " range="2" rwaccess="R/W"/> 
		<bitfield id="ASTC_ODD_SCALING_ENABLE" width="1" begin="1" end="1" resetval="0x1" description="                             When set, ASTC encoded texels use the odd U16->F16 scaling in the TF.                              When zero, the usual scaling will be used in TF.                          " range="1" rwaccess="R/W"/> 
		<bitfield id="ASTC_MULTICYCLE_TF_FORCE_F16" width="1" begin="0" end="0" resetval="0x0" description="                             When set, ASTC encoded texels that are filtered over multiple cycles by the TF will be output from the MADD as F16.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MADD_CDM_CTRL" acronym="CORE_MMRS_RGX_CR_TPU_MADD_CDM_CTRL" offset="0x17D0" width="64" description="
                        Global control to MADD for compute data master
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="MADD_CONFIG_DXT35_TRANSOVR" width="1" begin="2" end="2" resetval="0x0" description="                             When set this disables alternative mode implied by colour0 > colour1 for DXT3 to DXT5                          " range="2" rwaccess="R/W"/> 
		<bitfield id="ASTC_ODD_SCALING_ENABLE" width="1" begin="1" end="1" resetval="0x1" description="                             When set, ASTC encoded texels use the odd U16->F16 scaling in the TF.                              When zero, the usual scaling will be used in TF.                          " range="1" rwaccess="R/W"/> 
		<bitfield id="ASTC_MULTICYCLE_TF_FORCE_F16" width="1" begin="0" end="0" resetval="0x0" description="                             When set, ASTC encoded texels that are filtered over multiple cycles by the TF will be output from the MADD as F16.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_CEM_VDM" acronym="CORE_MMRS_RGX_CR_TPU_CEM_VDM" offset="0x1800" width="64" description="
                        Global control to CEM textures for vertex data master
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="TAG_CEM_64_FACE_PACKING" width="1" begin="7" end="7" resetval="0x0" description="                             Vertex data master. Enable 64-byte alignment between CEM faces when set to 1.                              It applies for both when mipmap is enabled or disabled                         " range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED_6" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="TAG_CEM_4K_FACE_PACKING" width="1" begin="5" end="5" resetval="0x0" description="                             Vertex data master. Enable 4K-byte alignment between CEM faces when set to 1.                              It applies for both when mipmap is enabled or disabled                         " range="5" rwaccess="R/W"/> 
		<bitfield id="RESERVED_4" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="TAG_CEM_FACE_PACKING" width="1" begin="3" end="3" resetval="0x0" description="                             Vertex data master. Enable dword alignment between CEM faces when set to 1                         " range="3" rwaccess="R/W"/> 
		<bitfield id="TAG_CEMEDGE_DONTFILTER" width="1" begin="2" end="2" resetval="0x0" description="                             Vertex data master. Disable filtering over edges/corners for CEM.                                                          When set to 1, HW will be seemfull, ie, always stay in the current map,                              always honour the addressmode.                             When set to 0, HW will be seemless, ie, ignore addressmode,                              filter between faces at the edges/corners                          " range="2" rwaccess="R/W"/> 
		<bitfield id="TAG_CEMGRAD_DONTNEGATE" width="1" begin="1" end="1" resetval="0x0" description="                             Vertex data master. Disable negation for user supplied gradients for cem swap i.                             e. will only swap dudx etc not negate                          " range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_CEM_CDM" acronym="CORE_MMRS_RGX_CR_TPU_CEM_CDM" offset="0x1810" width="64" description="
                        Global control to CEM textures for compute data master
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="TAG_CEM_64_FACE_PACKING" width="1" begin="7" end="7" resetval="0x0" description="                             Compute data master. Enable 64-byte alignment between CEM faces when set to 1.                              It applies for both when mipmap is enabled or disabled                         " range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED_6" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="TAG_CEM_4K_FACE_PACKING" width="1" begin="5" end="5" resetval="0x0" description="                             Compute data master. Enable 4K-byte alignment between CEM faces when set to 1.                              It applies for both when mipmap is enabled or disabled                         " range="5" rwaccess="R/W"/> 
		<bitfield id="RESERVED_4" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="TAG_CEM_FACE_PACKING" width="1" begin="3" end="3" resetval="0x0" description="                             Compute data master. Enable dword alignment between CEM faces when set to 1                         " range="3" rwaccess="R/W"/> 
		<bitfield id="TAG_CEMEDGE_DONTFILTER" width="1" begin="2" end="2" resetval="0x0" description="                             Compute data master. Disable filtering over edges/corners for CEM.                                                          When set to 1, HW will be seemfull, ie, always stay in the current map,                              always honour the addressmode.                             When set to 0, HW will be seemless, ie, ignore addressmode,                              filter between faces at the edges/corners                          " range="2" rwaccess="R/W"/> 
		<bitfield id="TAG_CEMGRAD_DONTNEGATE" width="1" begin="1" end="1" resetval="0x0" description="                             Compute data master. Disable negation for user supplied gradients for cem swap i.                             e. will only swap dudx etc not negate                          " range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_TAG_VDM_CTRL" acronym="CORE_MMRS_RGX_CR_TPU_TAG_VDM_CTRL" offset="0x1850" width="64" description="
                        Global control to TAG for the vertex data master
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="AF_RATIO_TRUNCATE_TO_INTEGER" width="1" begin="3" end="3" resetval="0x0" description="                             0 current mode, 1 clear the fractional part of the calculated AF ratio                          " range="3" rwaccess="R/W"/> 
		<bitfield id="AF_RATIO_TRUNCATE_TO_HALF" width="1" begin="2" end="2" resetval="0x0" description="                             0 current mode, 1 truncate the fractional part of the calculated AF ratio to 0.                             5                          " range="2" rwaccess="R/W"/> 
		<bitfield id="AF_FILTERING_MODE" width="1" begin="1" end="1" resetval="0x0" description="                             0 current mode, 1 new mode.                          " range="1" rwaccess="R/W"/> 
		<bitfield id="YUV_CAM_INVALIDATE" width="1" begin="0" end="0" resetval="0x0" description="                             When set, will invalidate YUV CSC CAM to reset the CSC coefficients.                              It should be set when the TPU is not performing CSC.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_TAG_CDM_CTRL" acronym="CORE_MMRS_RGX_CR_TPU_TAG_CDM_CTRL" offset="0x1858" width="64" description="
                        Global control to TAG for the compute data master
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="AF_RATIO_TRUNCATE_TO_INTEGER" width="1" begin="3" end="3" resetval="0x0" description="                             0 current mode, 1 clear the fractional part of the calculated AF ratio                          " range="3" rwaccess="R/W"/> 
		<bitfield id="AF_RATIO_TRUNCATE_TO_HALF" width="1" begin="2" end="2" resetval="0x0" description="                             0 current mode, 1 truncate the fractional part of the calculated AF ratio to 0.                             5                          " range="2" rwaccess="R/W"/> 
		<bitfield id="AF_FILTERING_MODE" width="1" begin="1" end="1" resetval="0x0" description="                             0 current mode, 1 new mode.                          " range="1" rwaccess="R/W"/> 
		<bitfield id="YUV_CAM_INVALIDATE" width="1" begin="0" end="0" resetval="0x0" description="                             When set, will invalidate YUV CSC CAM to reset the CSC coefficients.                              It should be set when the TPU is not performing CSC.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_VDM_YUV_CSC_COEFFICIENTS" acronym="CORE_MMRS_RGX_CR_TPU_VDM_YUV_CSC_COEFFICIENTS" offset="0x1870" width="64" description="
                        Base address for the YUV CSC set of coefficients stored in memory for the compute data master
                    ">
		<bitfield id="RESERVED_38" width="26" begin="63" end="38" resetval="0x0" description="" range="63 - 38" rwaccess="R"/> 
		<bitfield id="YUV_CSC_COEFFICIENTS_ADDRESS" width="38" begin="37" end="0" resetval="0x0" description="                             Base address DWORD aligned for the location in memory of the CSC coefficients                          " range="37 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_CDM_YUV_CSC_COEFFICIENTS" acronym="CORE_MMRS_RGX_CR_TPU_CDM_YUV_CSC_COEFFICIENTS" offset="0x1878" width="64" description="
                        Base address for the YUV CSC set of coefficients stored in memory for the compute data master
                    ">
		<bitfield id="RESERVED_38" width="26" begin="63" end="38" resetval="0x0" description="" range="63 - 38" rwaccess="R"/> 
		<bitfield id="YUV_CSC_COEFFICIENTS_ADDRESS" width="38" begin="37" end="0" resetval="0x0" description="                             Base address DWORD aligned for the location in memory of the CSC coefficients                          " range="37 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_LODBIASREP_CMP_MANTISSA_MASK_PDM" acronym="CORE_MMRS_RGX_CR_TPU_LODBIASREP_CMP_MANTISSA_MASK_PDM" offset="0x18C0" width="64" description="
                        Mask for comparing mantissa of f32 LOD Bias/Replace value for PPLOD speedup for the pixel data master
                    ">
		<bitfield id="RESERVED_23" width="41" begin="63" end="23" resetval="0x0" description="" range="63 - 23" rwaccess="R"/> 
		<bitfield id="LODBIASREP_CMP_MANTISSA_MASK" width="23" begin="22" end="0" resetval="0x8388607" description="                             Mask for comparing mantissa of f32 LOD Bias/Replace value for PPLOD speedup                          " range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_LODBIASREP_CMP_MANTISSA_MASK_VDM" acronym="CORE_MMRS_RGX_CR_TPU_LODBIASREP_CMP_MANTISSA_MASK_VDM" offset="0x18C8" width="64" description="
                        Mask for comparing mantissa of f32 LOD Bias/Replace value for PPLOD speedup for the vertex data master
                    ">
		<bitfield id="RESERVED_23" width="41" begin="63" end="23" resetval="0x0" description="" range="63 - 23" rwaccess="R"/> 
		<bitfield id="LODBIASREP_CMP_MANTISSA_MASK" width="23" begin="22" end="0" resetval="0x8388607" description="                             Mask for comparing mantissa of f32 LOD Bias/Replace value for PPLOD speedup                          " range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_LODBIASREP_CMP_MANTISSA_MASK_CDM" acronym="CORE_MMRS_RGX_CR_TPU_LODBIASREP_CMP_MANTISSA_MASK_CDM" offset="0x18D0" width="64" description="
                        Mask for comparing mantissa of f32 LOD Bias/Replace value for PPLOD speedup for the compute data master
                    ">
		<bitfield id="RESERVED_23" width="41" begin="63" end="23" resetval="0x0" description="" range="63 - 23" rwaccess="R"/> 
		<bitfield id="LODBIASREP_CMP_MANTISSA_MASK" width="23" begin="22" end="0" resetval="0x8388607" description="                             Mask for comparing mantissa of f32 LOD Bias/Replace value for PPLOD speedup                          " range="22 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_TAG_LOD_TRI_FRAC_MASK" acronym="CORE_MMRS_RGX_CR_TPU_TAG_LOD_TRI_FRAC_MASK" offset="0x18E8" width="64" description="
                        Mask to enable/disable and set accuracy of Trilinear performance optimisation.
                         Brilinear snapping.
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="TAG_LOD_TRI_FRAC_MASK" width="4" begin="3" end="0" resetval="0x0" description="                             Mask to enable/disable and set accuracy of Trilinear performance optimisation.                              Mask bit 1 => corresponding trilinear fraction LSB rounding enabled,                              0 => disabled. Only 4 LSBs of 4.8 LOD fixed point value can be rounded up/down to 0                          " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_TAG_LOD_TRI_FRAC_MASK_VDM" acronym="CORE_MMRS_RGX_CR_TPU_TAG_LOD_TRI_FRAC_MASK_VDM" offset="0x18F0" width="64" description="
                        Mask to enable/disable and set accuracy of Trilinear performance optimisation.
                         Brilinear snapping. Vertex data master.
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="TAG_LOD_TRI_FRAC_MASK" width="4" begin="3" end="0" resetval="0x0" description="                             Mask to enable/disable and set accuracy of Trilinear performance optimisation.                              Mask bit 1 => corresponding trilinear fraction LSB rounding enabled,                              0 => disabled. Only 4 LSBs of 4.8 LOD fixed point value can be rounded up/down to 0                          " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_TAG_LOD_TRI_FRAC_MASK_CDM" acronym="CORE_MMRS_RGX_CR_TPU_TAG_LOD_TRI_FRAC_MASK_CDM" offset="0x18F8" width="64" description="
                        Mask to enable/disable and set accuracy of Trilinear performance optimisation.
                         Brilinear snapping. Compute data master.
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="TAG_LOD_TRI_FRAC_MASK" width="4" begin="3" end="0" resetval="0x0" description="                             Mask to enable/disable and set accuracy of Trilinear performance optimisation.                              Mask bit 1 => corresponding trilinear fraction LSB rounding enabled,                              0 => disabled. Only 4 LSBs of 4.8 LOD fixed point value can be rounded up/down to 0                          " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH0" acronym="CORE_MMRS_RGX_CR_SCRATCH0" offset="0x1A00" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH1" acronym="CORE_MMRS_RGX_CR_SCRATCH1" offset="0x1A08" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH2" acronym="CORE_MMRS_RGX_CR_SCRATCH2" offset="0x1A10" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH3" acronym="CORE_MMRS_RGX_CR_SCRATCH3" offset="0x1A18" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH4" acronym="CORE_MMRS_RGX_CR_SCRATCH4" offset="0x1A20" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH5" acronym="CORE_MMRS_RGX_CR_SCRATCH5" offset="0x1A28" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH6" acronym="CORE_MMRS_RGX_CR_SCRATCH6" offset="0x1A30" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH7" acronym="CORE_MMRS_RGX_CR_SCRATCH7" offset="0x1A38" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH8" acronym="CORE_MMRS_RGX_CR_SCRATCH8" offset="0x1A40" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH9" acronym="CORE_MMRS_RGX_CR_SCRATCH9" offset="0x1A48" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH10" acronym="CORE_MMRS_RGX_CR_SCRATCH10" offset="0x1A50" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH11" acronym="CORE_MMRS_RGX_CR_SCRATCH11" offset="0x1A58" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH12" acronym="CORE_MMRS_RGX_CR_SCRATCH12" offset="0x1A60" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH13" acronym="CORE_MMRS_RGX_CR_SCRATCH13" offset="0x1A68" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH14" acronym="CORE_MMRS_RGX_CR_SCRATCH14" offset="0x1A70" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SCRATCH15" acronym="CORE_MMRS_RGX_CR_SCRATCH15" offset="0x1A78" width="64" description="
                        Internal 'scratch' register for debug use by the firmware.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS0_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS0_SCRATCH0" offset="0x1A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS0_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS0_SCRATCH1" offset="0x1A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS0_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS0_SCRATCH2" offset="0x1A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS0_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS0_SCRATCH3" offset="0x1A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_MMUPAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TA_MMUPAGE_STATUS" offset="0x2000" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             MMU pages[4KB]  counter @ the TA context                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_MMUPAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_3D_MMUPAGE_STATUS" offset="0x2008" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             MMU pages[4KB] counter @ the 3D context                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MMU_STACK_POLICY" acronym="CORE_MMRS_RGX_CR_PM_MMU_STACK_POLICY" offset="0x2010" width="64" description="
                        This register enables the PM to drain pages for MMU from the dedicated mmu free list stack.
                         (no-pagable)
                        It is static register which can not be changed in the run-time.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             when this bit is '1', PM will try to drain pages from the dedicated mmu  free list stack                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_MMU_FSTACK_BASE" acronym="CORE_MMRS_RGX_CR_PM_TA_MMU_FSTACK_BASE" offset="0x2018" width="64" description="
                        Effective on loading of the MMU TA free list loading , this register defines the base address of the mmu free list stack being referenced during TA processing.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for MMU TA free list stack                          " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_MMU_FSTACK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TA_MMU_FSTACK_STATUS" offset="0x2020" width="64" description="
                        Note: this is the pointer pointing to the MMU TA free stack top.
                         (4KB page pointer)
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This status register indicated the mmu ta context free list pointer status.                                                       " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_MMU_FSTACK" acronym="CORE_MMRS_RGX_CR_PM_TA_MMU_FSTACK" offset="0x2028" width="64" description="
                        Defines the start of the stack pointer regarding to the MMU free list stack
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="STARTOF_TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This register defines the head pointer of the mmu free list in terms of 4K free pages in the free list stack,                              effective on a loading of the MMU  TA free list                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_START_OF_MMU_TACONTEXT" acronym="CORE_MMRS_RGX_CR_PM_START_OF_MMU_TACONTEXT" offset="0x2030" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="ALLOCATED_MMUPAGE" width="22" begin="21" end="0" resetval="0x0" description="                             Start of MMU Freelists TA pages[4KB] on loading of the MMU TA context                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_TA_MMU_FSTACK_FREE_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_TA_MMU_FSTACK_FREE_LOAD" offset="0x2038" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             A write into this register will cause the TA MMU free list context to be loaded from the relevant configuration registers                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_MMU_FSTACK_BASE" acronym="CORE_MMRS_RGX_CR_PM_3D_MMU_FSTACK_BASE" offset="0x2040" width="64" description="
                        Effective on loading of the MMU 3D free list loading , this register defines the base address of the mmu free list stack
                        being referenced during 3D processing.
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for MMU TA free list stack                          " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_MMU_FSTACK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_3D_MMU_FSTACK_STATUS" offset="0x2048" width="64" description="
                        Note: this is the pointer pointing to the MMU TA free stack top.
                         (4KB page pointer)
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This status register indicated the mmu ta context free list pointer status.                                                       " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_MMU_FSTACK" acronym="CORE_MMRS_RGX_CR_PM_3D_MMU_FSTACK" offset="0x2050" width="64" description="
                        Defines the start of the stack pointer regarding to the MMU free list stack
                        Effective on a 3D MMU fstack load
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="STARTOF_TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This register defines the head pointer of the mmu free list in terms of 4K free pages in the free list stack,                              effective on a loading of the MMU  TA free list                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_START_OF_MMU_3DCONTEXT" acronym="CORE_MMRS_RGX_CR_PM_START_OF_MMU_3DCONTEXT" offset="0x2058" width="64" description="
                        Effective on a 3D MMU fstack load
                                            ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="ALLOCATED_MMUPAGE" width="22" begin="21" end="0" resetval="0x0" description="                             Start of MMU Freelists 3D pages[4KB] on loading of the MMU TA context                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_3D_MMU_FSTACK_FREE_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_3D_MMU_FSTACK_FREE_LOAD" offset="0x2060" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             A write into this register will cause the 3D MMU free list context to be loaded from the relevant configuration registers                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MMUSTACK_LOCK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_MMUSTACK_LOCK_STATUS" offset="0x2068" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="TD" width="1" begin="1" end="1" resetval="0x0" description="                             Bit 1: 3D MMU free list Lock Status. 0 idle/ 1 used                             " range="1" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="0" end="0" resetval="0x0" description="                             Bit 0: TA MMU free list Lock Status. 0 idle/ 1 used.                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_MMUSTACK_LOCK_OWNER" acronym="CORE_MMRS_RGX_CR_PM_MMUSTACK_LOCK_OWNER" offset="0x2070" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="TD" width="1" begin="1" end="1" resetval="0x0" description="                             Bit 1 :3D free list Lock owner. 0 PMA / 1 PMD                           " range="1" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="0" end="0" resetval="0x0" description="                             Bit 0: TA free list Lock Owner. 0 PMA / 1 PMD.                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_BASE" acronym="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_BASE" offset="0x2078" width="64" description="
                        Effective on load of the Unified Free List Stack,  this register defines the base address of the unified free list stack being referenced.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for unified free list stack base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_UFSTACK" acronym="CORE_MMRS_RGX_CR_PM_3D_UFSTACK" offset="0x2080" width="64" description="
                        Note: each 16GB 4KB addressable page (22 bits) is rounded to dword aligned
                        Effective on load of the Unified Free List Stack,
                                            ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="STARTOF_TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This register defines the unified free list stack pointer @ loading time.                              It is                             4K page.                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_STATUS" offset="0x2088" width="64" description="
                        Note: this is the pointer pointing to the ufstack  top. (4KB page pointer)
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This status register indicated the unified free list stack pointer status.                                                       " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_START_OF_3D_UFSTACK" acronym="CORE_MMRS_RGX_CR_PM_START_OF_3D_UFSTACK" offset="0x2090" width="64" description="
                        Effective on load of the Unified Free List Stack,
                    ">
		<bitfield id="RESERVED_54" width="10" begin="63" end="54" resetval="0x0" description="" range="63 - 54" rwaccess="R"/> 
		<bitfield id="ALLOCATED_MMUPAGE" width="22" begin="53" end="32" resetval="0x0" description="                             Start of MMU Pages allocated from the Unifed Free List Stack On Loading                         " range="53 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="ALLOCATED_PAGE" width="22" begin="21" end="0" resetval="0x0" description="                             Start of TA pages[4KB] on loading of the Unified Free List Stack                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_PAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_PAGE_STATUS" offset="0x2098" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             The number of Unified Free list  pages currently allocated for the TA                          " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_MMUPAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_3D_UFSTACK_MMUPAGE_STATUS" offset="0x20A0" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             The number of Unified Free list  pages currently allocated for the MMU                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_3D_UFSTACK_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_3D_UFSTACK_LOAD" offset="0x20A8" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             pending status register corresponding to the ustack loading operation,                              it will become '1'                             when this pm_task_ufstack_load being written and deassert until the operation is done                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TASK_TA_UFSTACK_LOAD" acronym="CORE_MMRS_RGX_CR_PM_TASK_TA_UFSTACK_LOAD" offset="0x20B0" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             pending status register corresponding to the ustack loading operation,                              it will become '1'                             when this pm_task_ufstack_load being written and deassert until the operation is done                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_BASE" acronym="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_BASE" offset="0x20B8" width="64" description="
                        Effective on load of the Unified Free List Stack,  this register defines the base address of the unified free list stack being referenced.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for unified free list stack base address                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_UFSTACK" acronym="CORE_MMRS_RGX_CR_PM_TA_UFSTACK" offset="0x20C0" width="64" description="
                        Note: each 16GB 4KB addressable page (22 bits) is rounded to dword aligned
                        Effective on the loading of the Unified Free List Stack,
                        
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="STARTOF_TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This register defines the unified free list stack pointer @ loading time.                              It is                             4K page.                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_STATUS" offset="0x20C8" width="64" description="
                        Note: this is the pointer pointing to the ufstack  top. (4KB page pointer)
                    ">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="TOP" width="22" begin="21" end="0" resetval="0x0" description="                             This status register indicated the unified free list stack pointer status.                                                       " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_START_OF_TA_UFSTACK" acronym="CORE_MMRS_RGX_CR_PM_START_OF_TA_UFSTACK" offset="0x20D0" width="64" description="">
		<bitfield id="RESERVED_54" width="10" begin="63" end="54" resetval="0x0" description="" range="63 - 54" rwaccess="R"/> 
		<bitfield id="ALLOCATED_MMUPAGE" width="22" begin="53" end="32" resetval="0x0" description="                             Start of MMU Pages allocated from the Unifed Free List Stack On Loading                         " range="53 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="ALLOCATED_PAGE" width="22" begin="21" end="0" resetval="0x0" description="                             Start of TA pages[4KB] on loading of the Unified Free List Stack                         " range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_PAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_PAGE_STATUS" offset="0x20D8" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             The number of Unified Free list  pages currently allocated for the TA                          " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_MMUPAGE_STATUS" acronym="CORE_MMRS_RGX_CR_PM_TA_UFSTACK_MMUPAGE_STATUS" offset="0x20E0" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="OP" width="22" begin="21" end="0" resetval="0x0" description="                             The number of Unified Free list  pages currently allocated for the MMU                         " range="21 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_UFSTACK_LOCK_STATUS" acronym="CORE_MMRS_RGX_CR_PM_UFSTACK_LOCK_STATUS" offset="0x20E8" width="64" description="
                        In rogue architecture, there is a unified free list whereby shared across multiple context.
                         This lock status indicating
                        the stack owner at the time being. Note PMA and PMD can not acquire the lock @ the same time
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="PMD" width="1" begin="1" end="1" resetval="0x0" description="                             Bit 1: Page DeAllocation Manger is grabing the lock.                               0:idle/ 1 used.                         " range="1" rwaccess="R"/> 
		<bitfield id="PMA" width="1" begin="0" end="0" resetval="0x0" description="                             Bit 0: Page Allocation Manger is grabing the lock.  0:idle/ 1 used.                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_UFSTACK_LOCK_OWNER" acronym="CORE_MMRS_RGX_CR_PM_UFSTACK_LOCK_OWNER" offset="0x20F0" width="64" description="">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="TD" width="1" begin="1" end="1" resetval="0x0" description="                             Bit 1 :3D free list Lock owner. 0 PMA / 1 PMD                           " range="1" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="0" end="0" resetval="0x0" description="                             Bit 0: TA free list Lock Owner. 0 PMA / 1 PMD.                          " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_UFSTACK_POLICY" acronym="CORE_MMRS_RGX_CR_PM_UFSTACK_POLICY" offset="0x20F8" width="64" description="
                        This register enables the PM to drain pages from the unified free list stack
                        It is a static configuration register
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             when this bit is '1', PM will try to drain pages from the unified free list stack as long as the                             ta free list do not have enough pages for the allocation                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_VFP_TRAN_EN" acronym="CORE_MMRS_RGX_CR_PM_VFP_TRAN_EN" offset="0x2100" width="64" description="
                        This register enables the PM to another level of transfrom which is from Virtial Page to VirtualPhysical Page number
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="OP" width="1" begin="0" end="0" resetval="0x0" description="                             when this bit is '1', PM will try to another level of lookup between virtual page and                             the virtual physical page                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_TA_VFP_TABLE_BASE" acronym="CORE_MMRS_RGX_CR_PM_TA_VFP_TABLE_BASE" offset="0x2108" width="64" description="
                        Effective on loading TA context, this register defines the base address of the virtual-physical page table during TA processing.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for TA context page tables in the DPM module                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PM_3D_VFP_TABLE_BASE" acronym="CORE_MMRS_RGX_CR_PM_3D_VFP_TABLE_BASE" offset="0x2110" width="64" description="
                        Effective on loading 3D context, this register defines the base address of the virtual-physical page table during 3D processing.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="36" begin="39" end="4" resetval="0x0" description="                             1TB Addressable, 128 bits aligned Base Address for 3D context page tables in the DPM module                         " range="39 - 4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG0" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG0" offset="0x3000" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG1" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG1" offset="0x3008" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG2" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG2" offset="0x3010" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG3" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG3" offset="0x3018" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG4" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG4" offset="0x3020" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG5" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG5" offset="0x3028" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG6" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG6" offset="0x3030" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG7" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG7" offset="0x3038" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG8" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG8" offset="0x3040" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG9" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG9" offset="0x3048" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG10" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG10" offset="0x3050" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG11" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG11" offset="0x3058" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG12" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG12" offset="0x3060" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG13" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG13" offset="0x3068" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG14" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG14" offset="0x3070" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG15" acronym="CORE_MMRS_RGX_CR_FWCORE_ADDR_REMAP_CONFIG15" offset="0x3078" width="64" description="
                        Override swerv memory access for this region
                    ">
		<bitfield id="RESERVED_63" width="1" begin="63" end="63" resetval="0x0" description="" range="63" rwaccess="R"/> 
		<bitfield id="TRUSTED" width="1" begin="62" end="62" resetval="0x0" description="                             Set whether accesses in the this region are trusted                         " range="62" rwaccess="R/W"/> 
		<bitfield id="LOAD_STORE_EN" width="1" begin="61" end="61" resetval="0x0" description="                             Region enabled for loads/stores                         " range="61" rwaccess="R/W"/> 
		<bitfield id="FETCH_EN" width="1" begin="60" end="60" resetval="0x0" description="                             Region enabled for instruction fetches                         " range="60" rwaccess="R/W"/> 
		<bitfield id="SIZE" width="16" begin="59" end="44" resetval="0x0" description="                             Region mapped window size                         " range="59 - 44" rwaccess="R/W"/> 
		<bitfield id="RESERVED_43" width="1" begin="43" end="43" resetval="0x0" description="" range="43" rwaccess="R"/> 
		<bitfield id="CBASE" width="3" begin="42" end="40" resetval="0x0" description="                             MMU catalogue base index. Indices 0-7 are supported                         " range="42 - 40" rwaccess="R/W"/> 
		<bitfield id="DEVVADDR" width="28" begin="39" end="12" resetval="0x236716032" description="                             Base output address [4k aligned]                         " range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_BOOT" acronym="CORE_MMRS_RGX_CR_FWCORE_BOOT" offset="0x3090" width="64" description="
                        Boot the RISCV CPU
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Boot the RISCV CPU                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_RESET_ADDR" acronym="CORE_MMRS_RGX_CR_FWCORE_RESET_ADDR" offset="0x3098" width="64" description="
                        Swerv reset address
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="31" begin="31" end="1" resetval="0x1610612736" description="                             Reset address for the core                         " range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_WRAPPER_NMI_ADDR" acronym="CORE_MMRS_RGX_CR_FWCORE_WRAPPER_NMI_ADDR" offset="0x30A0" width="64" description="
                        Non-Maskable Interrupt address
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="31" begin="31" end="1" resetval="0x1610614784" description="                             Non-Maskable Interrupt address                         " range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_WRAPPER_NMI_EVENT" acronym="CORE_MMRS_RGX_CR_FWCORE_WRAPPER_NMI_EVENT" offset="0x30A8" width="64" description="
                        Issue a Non-Maskable Interrupt to RISCV
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="TRIGGER_EN" width="1" begin="0" end="0" resetval="0x0" description="                             Issue a Non-Maskable Interrupt to RISCV                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_FAULT_MMU_STATUS" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_FAULT_MMU_STATUS" offset="0x30B0" width="64" description="
                        Indicates a fault has occurred on the CPU MMU and provides details of the fault.
                        
                        Writing any value will clear the fault and allow subsequent faults to be reported.
                        
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="CAT_BASE" width="4" begin="15" end="12" resetval="0x0" description="                             Catalogue base address number                         " range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_11" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R"/> 
		<bitfield id="PAGE_SIZE" width="3" begin="10" end="8" resetval="0x0" description="                             Page size                         " range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_7" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="DATA_TYPE" width="2" begin="6" end="5" resetval="0x0" description="                             MMU data type that was invalid [on valid fault]                         " range="6 - 5" rwaccess="R/W"/> 
		<bitfield id="FAULT_RO" width="1" begin="4" end="4" resetval="0x0" description="                             Indicates read-only fault['1'] or valid fault['0']                         " range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="3" begin="3" end="1" resetval="0x0" description="" range="3 - 1" rwaccess="R"/> 
		<bitfield id="FAULT" width="1" begin="0" end="0" resetval="0x0" description="                             Indicates a fault has occured                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_FAULT_REQ_STATUS" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_FAULT_REQ_STATUS" offset="0x30B8" width="64" description="
                        Provides details of the request that faulted on the CPU MMU
                    ">
		<bitfield id="RESERVED_53" width="11" begin="63" end="53" resetval="0x0" description="" range="63 - 53" rwaccess="R"/> 
		<bitfield id="RNW" width="1" begin="52" end="52" resetval="0x0" description="" range="52" rwaccess="R"/> 
		<bitfield id="TAG_SB" width="6" begin="51" end="46" resetval="0x0" description="" range="51 - 46" rwaccess="R"/> 
		<bitfield id="TAG_ID" width="6" begin="45" end="40" resetval="0x0" description="" range="45 - 40" rwaccess="R"/> 
		<bitfield id="ADDRESS" width="36" begin="39" end="4" resetval="0x0" description="" range="39 - 4" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CTRL_INVAL" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CTRL_INVAL" offset="0x30C0" width="64" description="
                        Invalidation bits allowing CPU BIF/MMU to clear when invalidation complete
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="TLB" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="PC" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="PD" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="PT" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_MMU_STATUS" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_MMU_STATUS" offset="0x30C8" width="64" description="
                        General CPU MMU status
                    ">
		<bitfield id="RESERVED_28" width="36" begin="63" end="28" resetval="0x0" description="" range="63 - 28" rwaccess="R"/> 
		<bitfield id="PC_DATA" width="8" begin="27" end="20" resetval="0x0" description="" range="27 - 20" rwaccess="R"/> 
		<bitfield id="PD_DATA" width="8" begin="19" end="12" resetval="0x0" description="" range="19 - 12" rwaccess="R"/> 
		<bitfield id="PT_DATA" width="8" begin="11" end="4" resetval="0x0" description="" range="11 - 4" rwaccess="R"/> 
		<bitfield id="RESERVED_3" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="STALLED" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="PAUSED" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="BUSY" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_READS_EXT_STATUS" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_READS_EXT_STATUS" offset="0x30D8" width="64" description="
                        Outstanding read data external to CPU MMU
                    ">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="MMU" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_READS_INT_STATUS" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_READS_INT_STATUS" offset="0x30E0" width="64" description="
                        Outstanding 256-bit read data in return data FIFO for CPU MMU
                    ">
		<bitfield id="RESERVED_11" width="53" begin="63" end="11" resetval="0x0" description="" range="63 - 11" rwaccess="R"/> 
		<bitfield id="MMU" width="11" begin="10" end="0" resetval="0x0" description="" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_WRAPPER_FENCE" acronym="CORE_MMRS_RGX_CR_FWCORE_WRAPPER_FENCE" offset="0x30E8" width="64" description="
                        Writing to this register offset will cause the CPU wrapper to emit a write fence to memory.
                        
                        Reading from this register has no effect.
                        This register does not actually exist anywhere in RTL - it is a reserved address.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ID" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE0" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE0" offset="0x30F0" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE1" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE1" offset="0x30F8" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE2" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE2" offset="0x3100" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE3" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE3" offset="0x3108" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE4" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE4" offset="0x3110" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE5" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE5" offset="0x3118" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE6" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE6" offset="0x3120" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE7" acronym="CORE_MMRS_RGX_CR_FWCORE_MEM_CAT_BASE7" offset="0x3128" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_WDT_RESET" acronym="CORE_MMRS_RGX_CR_FWCORE_WDT_RESET" offset="0x3130" width="64" description="
                        A '1' may be written to this register to reset the watchdog timer count.
                        
                        The count will be reset to 0x0 whether or not the timer is currently enabled.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_WDT_CTRL" acronym="CORE_MMRS_RGX_CR_FWCORE_WDT_CTRL" offset="0x3138" width="64" description="
                        Watchdog timer control register.
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="PROT" width="16" begin="31" end="16" resetval="0x0" description="                             Writes to this register must set these bits to 0xABCD for the writes to THRESHOLD and ENABLE to take effect.                              These bits are read as 0x0000                         " range="31 - 16" rwaccess="W"/> 
		<bitfield id="RESERVED_13" width="3" begin="15" end="13" resetval="0x0" description="" range="15 - 13" rwaccess="R"/> 
		<bitfield id="THRESHOLD" width="5" begin="12" end="8" resetval="0x0" description="                             Logarithmic threshold. When the counter bit indexed by the value in this field transitions from 0 to 1 the WDT module output pulse is asserted and the count is reset to 0.                         " range="12 - 8" rwaccess="W"/> 
		<bitfield id="RESERVED_1" width="7" begin="7" end="1" resetval="0x0" description="" range="7 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             '1' - WDT enabled. '0' - WDT disabled.                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_WDT_COUNT" acronym="CORE_MMRS_RGX_CR_FWCORE_WDT_COUNT" offset="0x3140" width="64" description="
                        Read only register returns the current value of the watchdog timer count.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RISCV_MTIME_SET" acronym="CORE_MMRS_RGX_CR_RISCV_MTIME_SET" offset="0x3148" width="64" description="
                        Writing to this register updates the Timer counter. On the following ticks the counter will be incremented based on the newly written value.
                        
                    ">
		<bitfield id="VALUE" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RISCV_MTIME_CMP" acronym="CORE_MMRS_RGX_CR_RISCV_MTIME_CMP" offset="0x3150" width="64" description="
                        Writing to this register updates the Timer compare value and at the same time clears the sticky bit of the timer interrupt output.
                        
                    ">
		<bitfield id="VALUE" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RISCV_MTIME_STAT" acronym="CORE_MMRS_RGX_CR_RISCV_MTIME_STAT" offset="0x3158" width="64" description="
                        Shows the momentary value of the 64 bit Timer counter.
                    ">
		<bitfield id="VALUE" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RISCV_MTIME_CTRL" acronym="CORE_MMRS_RGX_CR_RISCV_MTIME_CTRL" offset="0x3160" width="64" description="
                        Control register.
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="SOFT_RESET" width="1" begin="31" end="31" resetval="0x0" description="                             When high, the counter, the MTIME_SET &#38; MTIME_CMP registers and the sticky interrupt are all forced to zero                          " range="31" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="29" begin="30" end="2" resetval="0x0" description="" range="30 - 2" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="1" end="1" resetval="0x1" description="                             When high, the timer is not being incremented by tick pulses,                              but can still be written using the MTIME_SET registers.                                                       " range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             When high, the timer interrupt output is enabled. The counter itself is not affected by this bit.                                                       " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_IDLE" acronym="CORE_MMRS_RGX_CR_FWCORE_IDLE" offset="0x3168" width="64" description="
                        Top-level idle control register
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="                             Set to 0x0 overwrites the value of GPU_IDLE to 0x0, set to 0x1 makes GPU Idle dependent on top level idles                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED00" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED00" offset="0x3400" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED01" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED01" offset="0x3408" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED02" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED02" offset="0x3410" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED03" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED03" offset="0x3418" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_DATA0" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_DATA0" offset="0x3420" width="64" description="
                        RISC-V Debug Module Interface - Basic read/write register that may be read or changed by abstract commands.
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_DATA1" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_DATA1" offset="0x3428" width="64" description="
                        RISC-V Debug Module Interface - Basic read/write register that may be read or changed by abstract commands.
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED10" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED10" offset="0x3430" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED11" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED11" offset="0x3438" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED12" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED12" offset="0x3440" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED13" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED13" offset="0x3448" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED14" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED14" offset="0x3450" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED15" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED15" offset="0x3458" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED16" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED16" offset="0x3460" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED17" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED17" offset="0x3468" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED18" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED18" offset="0x3470" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED19" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED19" offset="0x3478" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_DMCONTROL" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_DMCONTROL" offset="0x3480" width="64" description="
                        RISC-V Debug Module Interface - This register controls the overall Debug Module as well as the currently selected harts.
                         
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="HALTREQ" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R/W"/> 
		<bitfield id="RESUMEREQ" width="1" begin="30" end="30" resetval="0x0" description="" range="30" rwaccess="R/W"/> 
		<bitfield id="RESERVED_29" width="1" begin="29" end="29" resetval="0x0" description="" range="29" rwaccess="R"/> 
		<bitfield id="ACKHAVERESET" width="1" begin="28" end="28" resetval="0x0" description="" range="28" rwaccess="R/W"/> 
		<bitfield id="RESERVED_2" width="26" begin="27" end="2" resetval="0x0" description="" range="27 - 2" rwaccess="R"/> 
		<bitfield id="NDMRESET" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="DMACTIVE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_DMSTATUS" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_DMSTATUS" offset="0x3488" width="64" description="
                        RISC-V Debug Module Interface - This register reports status for the overall Debug Module as well as the currently selected harts.
                         
                    ">
		<bitfield id="RESERVED_23" width="41" begin="63" end="23" resetval="0x0" description="" range="63 - 23" rwaccess="R"/> 
		<bitfield id="IMPEBREAK" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R"/> 
		<bitfield id="RESERVED_20" width="2" begin="21" end="20" resetval="0x0" description="" range="21 - 20" rwaccess="R"/> 
		<bitfield id="ALLHAVERESET" width="1" begin="19" end="19" resetval="0x0" description="" range="19" rwaccess="R"/> 
		<bitfield id="ANYHAVERESET" width="1" begin="18" end="18" resetval="0x0" description="" range="18" rwaccess="R"/> 
		<bitfield id="ALLRESUMEACK" width="1" begin="17" end="17" resetval="0x0" description="" range="17" rwaccess="R"/> 
		<bitfield id="ANYRESUMEACK" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R"/> 
		<bitfield id="ALLNONEXISTENT" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R"/> 
		<bitfield id="ANYNONEXISTENT" width="1" begin="14" end="14" resetval="0x0" description="" range="14" rwaccess="R"/> 
		<bitfield id="ALLUNAVAIL" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R"/> 
		<bitfield id="ANYUNAVAIL" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R"/> 
		<bitfield id="ALLRUNNING" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R"/> 
		<bitfield id="ANYRUNNING" width="1" begin="10" end="10" resetval="0x0" description="" range="10" rwaccess="R"/> 
		<bitfield id="ALLHALTED" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R"/> 
		<bitfield id="ANYHALTED" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R"/> 
		<bitfield id="AUTHENTICATED" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="AUTHBUSY" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="HASRESETHALTREQ" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="CONFSTRPTRVALID" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="VERSION" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED20" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED20" offset="0x3490" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED21" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED21" offset="0x3498" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED22" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED22" offset="0x34A0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED23" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED23" offset="0x34A8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_ABSTRACTCS" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_ABSTRACTCS" offset="0x34B0" width="64" description="
                        RISC-V Debug Module Interface - Abstract Control and Status 
                    ">
		<bitfield id="RESERVED_29" width="35" begin="63" end="29" resetval="0x0" description="" range="63 - 29" rwaccess="R"/> 
		<bitfield id="PROGBUFSIZE" width="5" begin="28" end="24" resetval="0x0" description="" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="RESERVED_13" width="11" begin="23" end="13" resetval="0x0" description="" range="23 - 13" rwaccess="R"/> 
		<bitfield id="BUSY" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_11" width="1" begin="11" end="11" resetval="0x0" description="" range="11" rwaccess="R"/> 
		<bitfield id="CMDERR" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_4" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="DATACOUNT" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_COMMAND" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_COMMAND" offset="0x34B8" width="64" description="
                        RISC-V Debug Module Interface - Abstract Command 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="CMDTYPE" width="8" begin="31" end="24" resetval="0x0" description="" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="CONTROL" width="24" begin="23" end="0" resetval="0x0" description="" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED30" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED30" offset="0x34C0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED31" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED31" offset="0x34C8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED32" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED32" offset="0x34D0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED33" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED33" offset="0x34D8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED34" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED34" offset="0x34E0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED35" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED35" offset="0x34E8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED36" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED36" offset="0x34F0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED37" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED37" offset="0x34F8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED38" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED38" offset="0x3500" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED39" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED39" offset="0x3508" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED310" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED310" offset="0x3510" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED311" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED311" offset="0x3518" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED312" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED312" offset="0x3520" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED313" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED313" offset="0x3528" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED314" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED314" offset="0x3530" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED315" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED315" offset="0x3538" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED316" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED316" offset="0x3540" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED317" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED317" offset="0x3548" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED318" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED318" offset="0x3550" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED319" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED319" offset="0x3558" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED320" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED320" offset="0x3560" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED321" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED321" offset="0x3568" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED322" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED322" offset="0x3570" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED323" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED323" offset="0x3578" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED324" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED324" offset="0x3580" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED325" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED325" offset="0x3588" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED326" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED326" offset="0x3590" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED327" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED327" offset="0x3598" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED328" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED328" offset="0x35A0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED329" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED329" offset="0x35A8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED330" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED330" offset="0x35B0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED331" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED331" offset="0x35B8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_SBCS" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_SBCS" offset="0x35C0" width="64" description="
                        RISC-V Debug Module Interface - System Bus Access Control and Status 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="SBVERSION" width="3" begin="31" end="29" resetval="0x0" description="" range="31 - 29" rwaccess="R/W"/> 
		<bitfield id="RESERVED_23" width="6" begin="28" end="23" resetval="0x0" description="" range="28 - 23" rwaccess="R"/> 
		<bitfield id="SBBUSYERROR" width="1" begin="22" end="22" resetval="0x0" description="" range="22" rwaccess="R/W"/> 
		<bitfield id="SBBUSY" width="1" begin="21" end="21" resetval="0x0" description="" range="21" rwaccess="R/W"/> 
		<bitfield id="SBREADONADDR" width="1" begin="20" end="20" resetval="0x0" description="" range="20" rwaccess="R/W"/> 
		<bitfield id="SBACCESS" width="3" begin="19" end="17" resetval="0x0" description="" range="19 - 17" rwaccess="R/W"/> 
		<bitfield id="SBAUTOINCREMENT" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="SBREADONDATA" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R/W"/> 
		<bitfield id="SBERROR" width="3" begin="14" end="12" resetval="0x0" description="" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="SBASIZE" width="7" begin="11" end="5" resetval="0x0" description="" range="11 - 5" rwaccess="R/W"/> 
		<bitfield id="SBACCESS128" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="SBACCESS64" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="SBACCESS32" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="SBACCESS16" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="SBACCESS8" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_SBADDRESS0" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_SBADDRESS0" offset="0x35C8" width="64" description="
                        RISC-V Debug Module Interface - System Bus Address 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED40" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED40" offset="0x35D0" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED41" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_RESERVED41" offset="0x35D8" width="64" description="
                        This address is mapped to the FW CPU debug port. Do not use 
                    ">
		<bitfield id="RESERVED_0" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA0" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA0" offset="0x35E0" width="64" description="
                        RISC-V Debug Module Interface - System Bus Data Words 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA1" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA1" offset="0x35E8" width="64" description="
                        RISC-V Debug Module Interface - System Bus Data Words 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA2" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA2" offset="0x35F0" width="64" description="
                        RISC-V Debug Module Interface - System Bus Data Words 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA3" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_SBDATA3" offset="0x35F8" width="64" description="
                        RISC-V Debug Module Interface - System Bus Data Words 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FWCORE_DMI_HALTSUM0" acronym="CORE_MMRS_RGX_CR_FWCORE_DMI_HALTSUM0" offset="0x3600" width="64" description="
                        RISC-V Debug Module Interface - Halt Summary 0 
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_CTRL_MISC" acronym="CORE_MMRS_RGX_CR_SLC_CTRL_MISC" offset="0x3800" width="64" description="
                        SLC control registers
                    ">
		<bitfield id="SCRAMBLE_BITS" width="32" begin="63" end="32" resetval="0x0" description="                             Pattern of bits used to determine the Cache Bank in Address Decode mode 0x21.                              The actual Cache Bank to use is determined by indexing into the 32 Scramble Bits using the 5 LSB's of the Hash result and then XORing this with Bit 6 of the incoming address to give a single bit result                          " range="63 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_26" width="6" begin="31" end="26" resetval="0x0" description="" range="31 - 26" rwaccess="R"/> 
		<bitfield id="TAG_ID_LIMIT_CONTROL" width="1" begin="25" end="25" resetval="0x0" description="                             Controls the number of external memory tag IDs available to SLC                          " range="25" rwaccess="R/W"/> 
		<bitfield id="LAZYWB_OVERRIDE" width="1" begin="24" end="24" resetval="0x0" description="                             Override cache policy of requests with lazy write back to write back                          " range="24" rwaccess="R/W"/> 
		<bitfield id="ADDR_DECODE_MODE" width="8" begin="23" end="16" resetval="0x0" description="                             Address decoding used to determine cache bank from the address:                             0x00 = Bit 6 = 64 byte                             0x01 = Bit 7 = 128 byte                             0x10 = Simple XOR based address hash 1, see SLC TRM                             0x11 = Simple XOR based address hash 2, see SLC TRM                             0x20 = PVR address hash using an XOR reduce of the hash,                              see SLC TRM                             0x21 = PVR address hash using Scramble Bits above, see SLC TRM                         " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_9" width="7" begin="15" end="9" resetval="0x0" description="" range="15 - 9" rwaccess="R"/> 
		<bitfield id="PAUSE" width="1" begin="8" end="8" resetval="0x0" description="                             Pause the SLC                          " range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_4" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="RESP_PRIORITY" width="1" begin="3" end="3" resetval="0x0" description="                             Priority setting between Hit and Miss on return response.                              Default is round robin and set to 1 if miss needs priority over hit                         " range="3" rwaccess="R/W"/> 
		<bitfield id="ENABLE_LINE_USE_LIMIT" width="1" begin="2" end="2" resetval="0x0" description="                             Enable the use of cache line limits                          " range="2" rwaccess="R/W"/> 
		<bitfield id="ENABLE_PSG_HAZARD_CHECK" width="1" begin="1" end="1" resetval="0x1" description="                             Enable the hazard checking of PSG writes, only turn off if strict write ordering is guaranteed in the memory fabric                          " range="1" rwaccess="R/W"/> 
		<bitfield id="BYPASS_BURST_COMBINER" width="1" begin="0" end="0" resetval="0x1" description="                             Disable the burst combiner on the external memory interface                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_CTRL_INVAL" acronym="CORE_MMRS_RGX_CR_SLC_CTRL_INVAL" offset="0x3808" width="64" description="
                        SLC Invalidate control.
                        Note that per Data Master operations only invalidate entries that have been referenced solely by the specified Data Master,
                         any cache lines referenced by multiple Data Masters will not be affected by a per Data Master invalidate operation and will remain valid.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="LAZY" width="1" begin="31" end="31" resetval="0x0" description="                             Advanced mode of operation whereby other requestors are not blocked whilst the Invalidate is in progress                          " range="31" rwaccess="W"/> 
		<bitfield id="RESERVED_6" width="25" begin="30" end="6" resetval="0x0" description="" range="30 - 6" rwaccess="R"/> 
		<bitfield id="DM_HOST_META" width="1" begin="5" end="5" resetval="0x0" description="                             When set, invalidate all SLC entries referenced solely by the HOST or META                          " range="5" rwaccess="W"/> 
		<bitfield id="DM_MMU" width="1" begin="4" end="4" resetval="0x0" description="                             When set, invalidate all SLC entries referenced solely by the MMU                          " range="4" rwaccess="W"/> 
		<bitfield id="DM_COMPUTE" width="1" begin="3" end="3" resetval="0x0" description="                             When set, invalidate all SLC entries referenced solely by the COMPUTE data master                          " range="3" rwaccess="W"/> 
		<bitfield id="DM_PIXEL" width="1" begin="2" end="2" resetval="0x0" description="                             When set, invalidate all SLC entries referenced solely by the PIXEL data master                          " range="2" rwaccess="W"/> 
		<bitfield id="DM_TA" width="1" begin="1" end="1" resetval="0x0" description="                             When set, invalidate all SLC entries referenced solely by the TA group which includes VERTEX,                              TESSELLATOR &#38; STREAM_OUT data masters                          " range="1" rwaccess="W"/> 
		<bitfield id="ALL" width="1" begin="0" end="0" resetval="0x0" description="                             When set, invalidate all SLC entries                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_CTRL_FLUSH" acronym="CORE_MMRS_RGX_CR_SLC_CTRL_FLUSH" offset="0x3810" width="64" description="
                        SLC Flush control.
                        Note that per Data Master operations will flush any cache lines that have been made dirty by any writes from the specified Data Master.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="LAZY" width="1" begin="31" end="31" resetval="0x0" description="                             Advanced mode of operation whereby other requestors are not blocked whilst the Flush is in progress                          " range="31" rwaccess="W"/> 
		<bitfield id="RESERVED_6" width="25" begin="30" end="6" resetval="0x0" description="" range="30 - 6" rwaccess="R"/> 
		<bitfield id="DM_HOST_META" width="1" begin="5" end="5" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the HOST or META                          " range="5" rwaccess="W"/> 
		<bitfield id="DM_MMU" width="1" begin="4" end="4" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the MMU                          " range="4" rwaccess="W"/> 
		<bitfield id="DM_COMPUTE" width="1" begin="3" end="3" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the COMPUTE data master                          " range="3" rwaccess="W"/> 
		<bitfield id="DM_PIXEL" width="1" begin="2" end="2" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the PIXEL data master                          " range="2" rwaccess="W"/> 
		<bitfield id="DM_TA" width="1" begin="1" end="1" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the TA group which includes VERTEX,                              TESSELLATOR &#38; STREAM_OUT data masters                          " range="1" rwaccess="W"/> 
		<bitfield id="ALL" width="1" begin="0" end="0" resetval="0x0" description="                             When set, flush all SLC entries                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_CTRL_FLUSH_INVAL" acronym="CORE_MMRS_RGX_CR_SLC_CTRL_FLUSH_INVAL" offset="0x3818" width="64" description="
                        SLC Flush &#38; Invalidate control.
                        Note that per Data Master operations will flush any cache lines that have been made dirty by any writes from the specified Data Master.
                                Combined Invalidate operation then only invalidates entries that have been referenced solely by the specified Data Master,
                         any cache lines referenced by multiple Data Masters will not be affected by a per Data Master invalidate operation and will remain valid.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="LAZY" width="1" begin="31" end="31" resetval="0x0" description="                             Advanced mode of operation whereby other requestors are not blocked whilst the Flush Invalidate is in progress                         " range="31" rwaccess="W"/> 
		<bitfield id="RESERVED_6" width="25" begin="30" end="6" resetval="0x0" description="" range="30 - 6" rwaccess="R"/> 
		<bitfield id="DM_HOST_META" width="1" begin="5" end="5" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the HOST or META,                              then invalidate all SLC entries referenced solely by the HOST or META                          " range="5" rwaccess="W"/> 
		<bitfield id="DM_MMU" width="1" begin="4" end="4" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the MMU,                              then invalidate all SLC entries referenced solely by the MMU                          " range="4" rwaccess="W"/> 
		<bitfield id="DM_COMPUTE" width="1" begin="3" end="3" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the COMPUTE data master,                              then invalidate all SLC entries referenced solely by the COMPUTE data master                          " range="3" rwaccess="W"/> 
		<bitfield id="DM_PIXEL" width="1" begin="2" end="2" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the PIXEL data master,                              then invalidate all SLC entries referenced solely by the PIXEL data master                          " range="2" rwaccess="W"/> 
		<bitfield id="DM_TA" width="1" begin="1" end="1" resetval="0x0" description="                             When set, flush all SLC entries made dirty by the TA group which includes VERTEX,                              TESSELLATOR &#38; STREAM_OUT data masters, then invalidate all SLC entries referenced solely by the TA group which includes VERTEX,                              TESSELLATOR &#38; STREAM_OUT data masters                          " range="1" rwaccess="W"/> 
		<bitfield id="ALL" width="1" begin="0" end="0" resetval="0x0" description="                             When set, flush all SLC entries, then invalidate all SLC entries                          " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_STATUS0" acronym="CORE_MMRS_RGX_CR_SLC_STATUS0" offset="0x3820" width="64" description="
                        Current status of Flush / Invalidate operations within the SLC
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="FLUSH_INVAL_PENDING" width="1" begin="2" end="2" resetval="0x0" description="                             1 indicates there is a pending request to perform a combined Flush Invalidate on the SLC                         " range="2" rwaccess="R"/> 
		<bitfield id="INVAL_PENDING" width="1" begin="1" end="1" resetval="0x0" description="                             1 indicates there is a pending request to Invalidate the SLC                         " range="1" rwaccess="R"/> 
		<bitfield id="FLUSH_PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             1 indicates there is a pending request to Flush the SLC                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_CTRL_BYPASS" acronym="CORE_MMRS_RGX_CR_SLC_CTRL_BYPASS" offset="0x3828" width="64" description="
                        SLC Bypass control
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="REQ_TFBC_COMP_ZLS" width="1" begin="59" end="59" resetval="0x0" description="                             Bypass SLC for TFBC_COMP ZLS requestor                          " range="59" rwaccess="R/W"/> 
		<bitfield id="REQ_TFBC_DECOMP_ZLS_HEADER" width="1" begin="58" end="58" resetval="0x0" description="                             Bypass SLC for TFBC_DECOMP ZLS Header requestor                          " range="58" rwaccess="R/W"/> 
		<bitfield id="REQ_TFBC_DECOMP_TCU_HEADER" width="1" begin="57" end="57" resetval="0x0" description="                             Bypass SLC for TFBC_DECOMP TCU Header requestor                          " range="57" rwaccess="R/W"/> 
		<bitfield id="REQ_TFBC_DECOMP_ZLS_DATA" width="1" begin="56" end="56" resetval="0x0" description="                             Bypass SLC for TFBC_DECOMP ZLS Delta requestor                          " range="56" rwaccess="R/W"/> 
		<bitfield id="REQ_TFBC_DECOMP_TCU_DATA" width="1" begin="55" end="55" resetval="0x0" description="                             Bypass SLC for TFBC_DECOMP TCU Delta requestor                          " range="55" rwaccess="R/W"/> 
		<bitfield id="REQ_TFBC_COMP_PBE" width="1" begin="54" end="54" resetval="0x0" description="                             Bypass SLC for TFBC_COMP PBE requestor                          " range="54" rwaccess="R/W"/> 
		<bitfield id="REQ_TCU_DM_COMPUTE" width="1" begin="53" end="53" resetval="0x0" description="                             Bypass SLC when DM is COMPUTE for TCU requests                         " range="53" rwaccess="R/W"/> 
		<bitfield id="PDSRW_NOLINEFILL" width="1" begin="52" end="52" resetval="0x0" description="                             PDSRW nolinefill set                          " range="52" rwaccess="R/W"/> 
		<bitfield id="PBE_NOLINEFILL" width="1" begin="51" end="51" resetval="0x0" description="                             PBE nolinefill set                          " range="51" rwaccess="R/W"/> 
		<bitfield id="RESERVED_50" width="1" begin="50" end="50" resetval="0x0" description="" range="50" rwaccess="R"/> 
		<bitfield id="REQ_IPF_RREQ" width="1" begin="49" end="49" resetval="0x0" description="                             Bypass SLC for IPF [RREQ] requestor                          " range="49" rwaccess="R/W"/> 
		<bitfield id="REQ_IPF_CREQ" width="1" begin="48" end="48" resetval="0x0" description="                             Bypass SLC for IPF [CREQ] requestor                          " range="48" rwaccess="R/W"/> 
		<bitfield id="REQ_IPF_PREQ" width="1" begin="47" end="47" resetval="0x0" description="                             Bypass SLC for IPF [PREQ] requestor                          " range="47" rwaccess="R/W"/> 
		<bitfield id="REQ_IPF_DBSC" width="1" begin="46" end="46" resetval="0x0" description="                             Bypass SLC for IPF [DBSC] requestor                          " range="46" rwaccess="R/W"/> 
		<bitfield id="REQ_TCU" width="1" begin="45" end="45" resetval="0x1" description="                             Bypass SLC for TCU requests                         " range="45" rwaccess="R/W"/> 
		<bitfield id="REQ_PBE" width="1" begin="44" end="44" resetval="0x1" description="                             Bypass SLC for PBE requestor                          " range="44" rwaccess="R/W"/> 
		<bitfield id="REQ_ISP" width="1" begin="43" end="43" resetval="0x1" description="                             Bypass SLC for the ISP requestor                          " range="43" rwaccess="R/W"/> 
		<bitfield id="REQ_PM" width="1" begin="42" end="42" resetval="0x1" description="                             Bypass SLC for the PM requestor                          " range="42" rwaccess="R/W"/> 
		<bitfield id="RESERVED_41" width="1" begin="41" end="41" resetval="0x0" description="" range="41" rwaccess="R"/> 
		<bitfield id="REQ_CDM" width="1" begin="40" end="40" resetval="0x1" description="                             Bypass SLC for the CDM requestor                          " range="40" rwaccess="R/W"/> 
		<bitfield id="REQ_TSPF_PDS_STATE" width="1" begin="39" end="39" resetval="0x0" description="                             Bypass SLC for the TSPF PDS STATE requestor                          " range="39" rwaccess="R/W"/> 
		<bitfield id="REQ_TSPF_DB" width="1" begin="38" end="38" resetval="0x0" description="                             Bypass SLC for the TSPF DB requestor                          " range="38" rwaccess="R/W"/> 
		<bitfield id="REQ_TSPF_VTX_VAR" width="1" begin="37" end="37" resetval="0x0" description="                             Bypass SLC for the TSPF VTX VAR requestor                          " range="37" rwaccess="R/W"/> 
		<bitfield id="REQ_VDM" width="1" begin="36" end="36" resetval="0x1" description="                             Bypass SLC for VDM requestor                          " range="36" rwaccess="R/W"/> 
		<bitfield id="REQ_TA_PSG_STREAM" width="1" begin="35" end="35" resetval="0x1" description="                             Bypass SLC for the TA [PSG Stream] requestor                          " range="35" rwaccess="R/W"/> 
		<bitfield id="REQ_TA_PSG_REGION" width="1" begin="34" end="34" resetval="0x1" description="                             Bypass SLC for the TA [PSG Region] requestor                          " range="34" rwaccess="R/W"/> 
		<bitfield id="REQ_TA_VCE" width="1" begin="33" end="33" resetval="0x1" description="                             Bypass SLC for the TA [VCE] requestor                          " range="33" rwaccess="R/W"/> 
		<bitfield id="REQ_TA_PPP" width="1" begin="32" end="32" resetval="0x1" description="                             Bypass SLC for the TA [PPP] requestor                          " range="32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_31" width="1" begin="31" end="31" resetval="0x0" description="" range="31" rwaccess="R"/> 
		<bitfield id="DM_PM_ALIST" width="1" begin="30" end="30" resetval="0x0" description="                             Bypass SLC for the PM_ALIST data master                         " range="30" rwaccess="R/W"/> 
		<bitfield id="DM_PB_TE" width="1" begin="29" end="29" resetval="0x0" description="                             Bypass SLC for the PB_TE data master                         " range="29" rwaccess="R/W"/> 
		<bitfield id="DM_PB_VCE" width="1" begin="28" end="28" resetval="0x0" description="                             Bypass SLC for the PB_VCE data master                         " range="28" rwaccess="R/W"/> 
		<bitfield id="RESERVED_26" width="2" begin="27" end="26" resetval="0x0" description="" range="27 - 26" rwaccess="R"/> 
		<bitfield id="REQ_IPF_CPF" width="1" begin="25" end="25" resetval="0x0" description="                             Bypass SLC for IPF [CPF] requestor                          " range="25" rwaccess="R/W"/> 
		<bitfield id="REQ_TPU" width="1" begin="24" end="24" resetval="0x0" description="                             Bypass SLC for TPU requests coming from the MCU requestor                          " range="24" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="2" begin="23" end="22" resetval="0x0" description="" range="23 - 22" rwaccess="R"/> 
		<bitfield id="BYP_CC_N" width="1" begin="21" end="21" resetval="0x0" description="                             Bypass SLC when Cache Coherency bit is not set                          " range="21" rwaccess="R/W"/> 
		<bitfield id="BYP_CC" width="1" begin="20" end="20" resetval="0x0" description="                             Bypass SLC when Cache Coherency bit is set                          " range="20" rwaccess="R/W"/> 
		<bitfield id="REQ_MCU" width="1" begin="19" end="19" resetval="0x0" description="                             Bypass SLC for the MCU requestor                          " range="19" rwaccess="R/W"/> 
		<bitfield id="REQ_PDS" width="1" begin="18" end="18" resetval="0x0" description="                             Bypass SLC for the PDS requestor                          " range="18" rwaccess="R/W"/> 
		<bitfield id="REQ_TPF" width="1" begin="17" end="17" resetval="0x0" description="                             Bypass SLC for the TPF requestor                          " range="17" rwaccess="R/W"/> 
		<bitfield id="REQ_TA_TPC" width="1" begin="16" end="16" resetval="0x0" description="                             Bypass SLC for the TA [Tail Pointer Cache data] requestor                          " range="16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_15" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R"/> 
		<bitfield id="REQ_USC" width="1" begin="14" end="14" resetval="0x0" description="                             Bypass SLC for the USC requestor                          " range="14" rwaccess="R/W"/> 
		<bitfield id="REQ_META" width="1" begin="13" end="13" resetval="0x0" description="                             Bypass SLC for the META requestor                          " range="13" rwaccess="R/W"/> 
		<bitfield id="REQ_HOST" width="1" begin="12" end="12" resetval="0x0" description="                             Bypass SLC for the Host requestor                          " range="12" rwaccess="R/W"/> 
		<bitfield id="REQ_MMU_PT" width="1" begin="11" end="11" resetval="0x0" description="                             Bypass SLC for the MMU requestor [Page Table data]                          " range="11" rwaccess="R/W"/> 
		<bitfield id="REQ_MMU_PD" width="1" begin="10" end="10" resetval="0x0" description="                             Bypass SLC for the MMU requestor [Page Directory data]                          " range="10" rwaccess="R/W"/> 
		<bitfield id="REQ_MMU_PC" width="1" begin="9" end="9" resetval="0x0" description="                             Bypass SLC for the MMU requestor [Page Catalogue data]                          " range="9" rwaccess="R/W"/> 
		<bitfield id="RESERVED_6" width="3" begin="8" end="6" resetval="0x0" description="" range="8 - 6" rwaccess="R"/> 
		<bitfield id="DM_HOST_META" width="1" begin="5" end="5" resetval="0x0" description="                             Bypass SLC the HOST/META data master                          " range="5" rwaccess="R/W"/> 
		<bitfield id="DM_MMU" width="1" begin="4" end="4" resetval="0x0" description="                             Bypass SLC the MMU data master                          " range="4" rwaccess="R/W"/> 
		<bitfield id="DM_COMPUTE" width="1" begin="3" end="3" resetval="0x0" description="                             Bypass SLC the COMPUTE data master                          " range="3" rwaccess="R/W"/> 
		<bitfield id="DM_PIXEL" width="1" begin="2" end="2" resetval="0x0" description="                             Bypass SLC for the PIXEL data master                          " range="2" rwaccess="R/W"/> 
		<bitfield id="DM_TA" width="1" begin="1" end="1" resetval="0x0" description="                             Bypass SLC for the TA group which includes VERTEX, TESSELLATOR &#38; STREAM_OUT data masters                          " range="1" rwaccess="R/W"/> 
		<bitfield id="ALL" width="1" begin="0" end="0" resetval="0x0" description="                             Bypass SLC for all requesters                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_LIMIT0" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_LIMIT0" offset="0x3830" width="64" description="
                        Define the maximum number of cache lines allowed to be allocated to each requester within the SLC.
                        
                        Note that values are specified per bank as a multiple of 4 cache lines with values of 0x0 denoting no limit.
                         Also note that the specified values operate as soft limits rather than hard limits and at any given time a requestor may temporarily exceed its given cacheline limit by a small amount.
                        
                    ">
		<bitfield id="TPF" width="8" begin="63" end="56" resetval="0x0" description="                             Maximum number of cachelines allocated to the TPF requestor                          " range="63 - 56" rwaccess="R/W"/> 
		<bitfield id="TA_TPC" width="8" begin="55" end="48" resetval="0x0" description="                             Maximum number of cachelines allocated to the TA [Tail Pointer Cache data] requestor                         " range="55 - 48" rwaccess="R/W"/> 
		<bitfield id="IPF_OBJ" width="8" begin="47" end="40" resetval="0x0" description="                             Maximum number of cachelines allocated to the IPF [Object data] requestor                         " range="47 - 40" rwaccess="R/W"/> 
		<bitfield id="USC" width="8" begin="39" end="32" resetval="0x0" description="                             Maximum number of cachelines allocated to the USC requestor                         " range="39 - 32" rwaccess="R/W"/> 
		<bitfield id="TDM" width="8" begin="31" end="24" resetval="0x0" description="                             Maximum number of cachelines allocated to the TDM requestor                         " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="HOST" width="8" begin="23" end="16" resetval="0x0" description="                             Maximum number of cachelines allocated to the HOST requestor                         " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TCU" width="8" begin="15" end="8" resetval="0x0" description="                             Maximum number of cachelines allocated to the TCU requestor                          " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MMU" width="8" begin="7" end="0" resetval="0x0" description="                             Maximum number of cachelines allocated to the MMU requestor                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_LIMIT1" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_LIMIT1" offset="0x3838" width="64" description="
                        Define the maximum number of cache lines allowed to be allocated to each requester within the SLC.
                        
                        Note that values are specified per bank as a multiple of 4 cache lines with values of 0x0 denoting no limit.
                         Also note that the specified values operate as soft limits rather than hard limits and at any given time a requestor may temporarily exceed its given cacheline limit by a small amount.
                        
                    ">
		<bitfield id="RESERVED_24" width="40" begin="63" end="24" resetval="0x0" description="" range="63 - 24" rwaccess="R"/> 
		<bitfield id="FBDC" width="8" begin="23" end="16" resetval="0x0" description="                             Maximum number of cachelines allocated to the FBDC requestor                          " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU" width="8" begin="15" end="8" resetval="0x0" description="                             Maximum number of cachelines allocated to the MCU requestor                          " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PDS" width="8" begin="7" end="0" resetval="0x0" description="                             Maximum number of cachelines allocated to the PDS requestor                          " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS0" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS0" offset="0x3840" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="BANK0_HOST" width="12" begin="59" end="48" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the HOST                          " range="59 - 48" rwaccess="R"/> 
		<bitfield id="BANK1_TDM" width="12" begin="47" end="36" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the TDM                          " range="47 - 36" rwaccess="R"/> 
		<bitfield id="BANK0_TDM" width="12" begin="35" end="24" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the TDM                          " range="35 - 24" rwaccess="R"/> 
		<bitfield id="BANK1_MMU" width="12" begin="23" end="12" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the MMU                          " range="23 - 12" rwaccess="R"/> 
		<bitfield id="BANK0_MMU" width="12" begin="11" end="0" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the MMU                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS1" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS1" offset="0x3848" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="BANK1_USC" width="12" begin="59" end="48" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the USC                          " range="59 - 48" rwaccess="R"/> 
		<bitfield id="BANK0_USC" width="12" begin="47" end="36" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the USC                          " range="47 - 36" rwaccess="R"/> 
		<bitfield id="BANK1_TCU" width="12" begin="35" end="24" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the TCU                          " range="35 - 24" rwaccess="R"/> 
		<bitfield id="BANK0_TCU" width="12" begin="23" end="12" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the TCU                          " range="23 - 12" rwaccess="R"/> 
		<bitfield id="BANK1_HOST" width="12" begin="11" end="0" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the HOST                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS2" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS2" offset="0x3850" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="BANK0_TPF" width="12" begin="59" end="48" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the TPF                          " range="59 - 48" rwaccess="R"/> 
		<bitfield id="BANK1_TA_TPC" width="12" begin="47" end="36" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the TA [Tail Pointer Cache data]                          " range="47 - 36" rwaccess="R"/> 
		<bitfield id="BANK0_TA_TPC" width="12" begin="35" end="24" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the TA [Tail Pointer Cache data]                          " range="35 - 24" rwaccess="R"/> 
		<bitfield id="BANK1_IPF_OBJ" width="12" begin="23" end="12" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the IPF [Object data]                          " range="23 - 12" rwaccess="R"/> 
		<bitfield id="BANK0_IPF_OBJ" width="12" begin="11" end="0" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the IPF [Object data]                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS3" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS3" offset="0x3858" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="BANK1_MCU" width="12" begin="59" end="48" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the MCU                          " range="59 - 48" rwaccess="R"/> 
		<bitfield id="BANK0_MCU" width="12" begin="47" end="36" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the MCU                          " range="47 - 36" rwaccess="R"/> 
		<bitfield id="BANK1_PDS" width="12" begin="35" end="24" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the PDS                          " range="35 - 24" rwaccess="R"/> 
		<bitfield id="BANK0_PDS" width="12" begin="23" end="12" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the PDS                          " range="23 - 12" rwaccess="R"/> 
		<bitfield id="BANK1_TPF" width="12" begin="11" end="0" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the TPF                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS4" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS4" offset="0x3860" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_24" width="40" begin="63" end="24" resetval="0x0" description="" range="63 - 24" rwaccess="R"/> 
		<bitfield id="BANK1_FBDC" width="12" begin="23" end="12" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the FBDC                          " range="23 - 12" rwaccess="R"/> 
		<bitfield id="BANK0_FBDC" width="12" begin="11" end="0" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the FBDC                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS5" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS5" offset="0x3868" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="BANK1_PM" width="12" begin="59" end="48" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the PM core                          " range="59 - 48" rwaccess="R"/> 
		<bitfield id="BANK0_PM" width="12" begin="47" end="36" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the PM core                          " range="47 - 36" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="36" begin="35" end="0" resetval="0x0" description="" range="35 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_STATUS1" acronym="CORE_MMRS_RGX_CR_SLC_STATUS1" offset="0x3870" width="64" description="
                        Current status of the SLC
                    ">
		<bitfield id="PAUSED" width="1" begin="63" end="63" resetval="0x0" description="                             All cache banks are Paused                          " range="63" rwaccess="R"/> 
		<bitfield id="RESERVED_42" width="21" begin="62" end="42" resetval="0x0" description="" range="62 - 42" rwaccess="R"/> 
		<bitfield id="READS1" width="10" begin="41" end="32" resetval="0x0" description="                             Number of items of read data SLC bank 1 has in internal pipeline FIFO's                          " range="41 - 32" rwaccess="R"/> 
		<bitfield id="RESERVED_26" width="6" begin="31" end="26" resetval="0x0" description="" range="31 - 26" rwaccess="R"/> 
		<bitfield id="READS0" width="10" begin="25" end="16" resetval="0x0" description="                             Number of items of read data SLC bank 0 has in internal pipeline FIFO's                          " range="25 - 16" rwaccess="R"/> 
		<bitfield id="READS1_EXT" width="8" begin="15" end="8" resetval="0x0" description="                             Number of items of read data SLC bank 1 has outstanding from external memory                          " range="15 - 8" rwaccess="R"/> 
		<bitfield id="READS0_EXT" width="8" begin="7" end="0" resetval="0x0" description="                             Number of items of read data SLC bank 0 has outstanding from external memory                          " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_STATS0_CTRL" acronym="CORE_MMRS_RGX_CR_SLC_STATS0_CTRL" offset="0x3878" width="64" description="
                        Configuration of the SLC Stats counters inside SLC bank 0.
                        
                        The type fields should be set to define the events that should be counted,
                         then constraints should be added to specify particular requestors or types of request that should be counted.
                        
                    ">
		<bitfield id="RESERVED_28" width="36" begin="63" end="28" resetval="0x0" description="" range="63 - 28" rwaccess="R"/> 
		<bitfield id="STOP" width="1" begin="27" end="27" resetval="0x0" description="                             Pause counting whilst this bit is set                          " range="27" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="26" end="26" resetval="0x0" description="                             Reset counter                          " range="26" rwaccess="R/W"/> 
		<bitfield id="RNW" width="1" begin="25" end="25" resetval="0x0" description="                             If constraint set, 0x0 count only writes 0x1 count only reads                          " range="25" rwaccess="R/W"/> 
		<bitfield id="BYPASS" width="1" begin="24" end="24" resetval="0x0" description="                             If constraint set, 0x0 count cached requests 0x1 count bypassed requests                          " range="24" rwaccess="R/W"/> 
		<bitfield id="DM" width="3" begin="23" end="21" resetval="0x0" description="                             If constraint set, count only requests for the specified Data Master                          " range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="TAG_ID" width="5" begin="20" end="16" resetval="0x0" description="                             If constraint set, count only requests with the specified Tag ID                          " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TAG_SB" width="8" begin="15" end="8" resetval="0x0" description="                             If constraint set, count only requests with the specified sideband Tag                          " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SELECT_TAG_SB" width="1" begin="7" end="7" resetval="0x0" description="                             Include Tag sideband in constraints                          " range="7" rwaccess="R/W"/> 
		<bitfield id="SELECT_TAG_ID" width="1" begin="6" end="6" resetval="0x0" description="                             Include Tag ID in constraints                          " range="6" rwaccess="R/W"/> 
		<bitfield id="SELECT_DM" width="1" begin="5" end="5" resetval="0x0" description="                             Include Data Master in constraints                          " range="5" rwaccess="R/W"/> 
		<bitfield id="SELECT_BYPASS" width="1" begin="4" end="4" resetval="0x0" description="                             Include Bypass enable in constraints                         " range="4" rwaccess="R/W"/> 
		<bitfield id="SELECT_RNW" width="1" begin="3" end="3" resetval="0x0" description="                             Include Wead/Write select in constraints                         " range="3" rwaccess="R/W"/> 
		<bitfield id="TYPE_FLUSH" width="1" begin="2" end="2" resetval="0x0" description="                             Count number of cache lines flushed                          " range="2" rwaccess="R/W"/> 
		<bitfield id="TYPE_MISS" width="1" begin="1" end="1" resetval="0x0" description="                             Count number of misses                          " range="1" rwaccess="R/W"/> 
		<bitfield id="TYPE_HIT" width="1" begin="0" end="0" resetval="0x0" description="                             Count number of hits                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_STATS0_OUTPUT" acronym="CORE_MMRS_RGX_CR_SLC_STATS0_OUTPUT" offset="0x3880" width="64" description="
                        Output of the SLC Stats counter inside SLC bank 0.
                                            ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Value of counter 0                          " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_STATS1_CTRL" acronym="CORE_MMRS_RGX_CR_SLC_STATS1_CTRL" offset="0x3888" width="64" description="
                        Configuration of the SLC Stats counters inside SLC bank 1.
                        
                        The type fields should be set to define the events that should be counted,
                         then constraints should be added to specify particular requestors or types of request that should be counted.
                        
                    ">
		<bitfield id="RESERVED_28" width="36" begin="63" end="28" resetval="0x0" description="" range="63 - 28" rwaccess="R"/> 
		<bitfield id="STOP" width="1" begin="27" end="27" resetval="0x0" description="                             Pause counting whilst this bit is set                          " range="27" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="26" end="26" resetval="0x0" description="                             Reset counter                          " range="26" rwaccess="R/W"/> 
		<bitfield id="RNW" width="1" begin="25" end="25" resetval="0x0" description="                             If constraint set, 0x0 count only writes 0x1 count only reads                          " range="25" rwaccess="R/W"/> 
		<bitfield id="BYPASS" width="1" begin="24" end="24" resetval="0x0" description="                             If constraint set, 0x0 count cached requests 0x1 count bypassed requests                          " range="24" rwaccess="R/W"/> 
		<bitfield id="DM" width="3" begin="23" end="21" resetval="0x0" description="                             If constraint set, count only requests for the specified Data Master                          " range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="TAG_ID" width="5" begin="20" end="16" resetval="0x0" description="                             If constraint set, count only requests with the specified Tag ID                          " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="TAG_SB" width="8" begin="15" end="8" resetval="0x0" description="                             If constraint set, count only requests with the specified sideband Tag                          " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SELECT_TAG_SB" width="1" begin="7" end="7" resetval="0x0" description="                             Include Tag sideband in constraints                          " range="7" rwaccess="R/W"/> 
		<bitfield id="SELECT_TAG_ID" width="1" begin="6" end="6" resetval="0x0" description="                             Include Tag ID in constraints                          " range="6" rwaccess="R/W"/> 
		<bitfield id="SELECT_DM" width="1" begin="5" end="5" resetval="0x0" description="                             Include Data Master in constraints                          " range="5" rwaccess="R/W"/> 
		<bitfield id="SELECT_BYPASS" width="1" begin="4" end="4" resetval="0x0" description="                             Include Bypass enable in constraints                         " range="4" rwaccess="R/W"/> 
		<bitfield id="SELECT_RNW" width="1" begin="3" end="3" resetval="0x0" description="                             Include Wead/Write select in constraints                         " range="3" rwaccess="R/W"/> 
		<bitfield id="TYPE_FLUSH" width="1" begin="2" end="2" resetval="0x0" description="                             Count number of cache lines flushed                          " range="2" rwaccess="R/W"/> 
		<bitfield id="TYPE_MISS" width="1" begin="1" end="1" resetval="0x0" description="                             Count number of misses                          " range="1" rwaccess="R/W"/> 
		<bitfield id="TYPE_HIT" width="1" begin="0" end="0" resetval="0x0" description="                             Count number of hits                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_STATS1_OUTPUT" acronym="CORE_MMRS_RGX_CR_SLC_STATS1_OUTPUT" offset="0x3890" width="64" description="
                        Output of the SLC Stats counter inside SLC bank 1.
                                            ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Value of counter 1                          " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_IDLE" acronym="CORE_MMRS_RGX_CR_SLC_IDLE" offset="0x3898" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="IMGBV4" width="1" begin="7" end="7" resetval="0x1" description="                             IMG Bus v4 Module IDLE                         " range="7" rwaccess="R"/> 
		<bitfield id="CACHE_BANKS" width="1" begin="6" end="6" resetval="0x1" description="                             Cache Bank IDLEs                         " range="6" rwaccess="R"/> 
		<bitfield id="RBOFIFO" width="1" begin="5" end="5" resetval="0x1" description="                             Read Burst Order FIFO Module IDLE                         " range="5" rwaccess="R"/> 
		<bitfield id="FRC_CONV" width="1" begin="4" end="4" resetval="0x1" description="                             FRC Module IDLE                         " range="4" rwaccess="R"/> 
		<bitfield id="VXE_CONV" width="1" begin="3" end="3" resetval="0x1" description="                             Video Encode Converter Module IDLE                         " range="3" rwaccess="R"/> 
		<bitfield id="VXD_CONV" width="1" begin="2" end="2" resetval="0x1" description="                             Video Decode Converter Module IDLE                         " range="2" rwaccess="R"/> 
		<bitfield id="BIF1_CONV" width="1" begin="1" end="1" resetval="0x1" description="                             BIF128->256 Converter Module IDLE                         " range="1" rwaccess="R"/> 
		<bitfield id="CBAR" width="1" begin="0" end="0" resetval="0x1" description="                             CrossBar Module IDLE                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_PWR_NUM" acronym="CORE_MMRS_RGX_CR_MCU_PWR_NUM" offset="0x38A0" width="64" description="
                        Power Monitoring register
                    ">
		<bitfield id="L1_TO_SLC_ACCESS" width="32" begin="63" end="32" resetval="0x0" description="                             Number of L1 to SLC accesses                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="L0_TO_L1_ACCESS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of L0 to L1 accesses. Both L0s in a DUST added together                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_LIMIT2" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_LIMIT2" offset="0x38A8" width="64" description="
                        Define the maximum number of cache lines allowed to be allocated to each requester within the SLC.
                        
                        Note that values are specified per bank as a multiple of 4 cache lines with values of 0x0 denoting no limit.
                         Also note that the specified values operate as soft limits rather than hard limits and at any given time a requestor may temporarily exceed its given cacheline limit by a small amount.
                        
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="PM" width="8" begin="39" end="32" resetval="0x0" description="                             Maximum number of cachelines allocated to the PM requestor                         " range="39 - 32" rwaccess="R/W"/> 
		<bitfield id="CDM" width="8" begin="31" end="24" resetval="0x0" description="                             Maximum number of cachelines allocated to the CDM requestor                         " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="VDM" width="8" begin="23" end="16" resetval="0x0" description="                             Maximum number of cachelines allocated to the VDM requestor                         " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="ISP" width="8" begin="15" end="8" resetval="0x0" description="                             Maximum number of cachelines allocated to the ISP requestor                          " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PBE" width="8" begin="7" end="0" resetval="0x0" description="                             Maximum number of cachelines allocated to the PBE requestor                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS6" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS6" offset="0x38B0" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="BANK0_CDM" width="12" begin="59" end="48" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the CDM core                          " range="59 - 48" rwaccess="R"/> 
		<bitfield id="BANK1_ISP" width="12" begin="47" end="36" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the ISP core                          " range="47 - 36" rwaccess="R"/> 
		<bitfield id="BANK0_ISP" width="12" begin="35" end="24" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the ISP core                          " range="35 - 24" rwaccess="R"/> 
		<bitfield id="BANK1_PBE" width="12" begin="23" end="12" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the PBE core                          " range="23 - 12" rwaccess="R"/> 
		<bitfield id="BANK0_PBE" width="12" begin="11" end="0" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the PBE core                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS7" acronym="CORE_MMRS_RGX_CR_SLC_LINE_USE_COUNT_STATUS7" offset="0x38B8" width="64" description="
                        Number of cache lines currently allocated to each requester within the SLC.
                        
                        Values will constantly change when the core is active but will give a representative snapshot of cache usage.
                        
                    ">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="BANK1_VDM" width="12" begin="35" end="24" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the VDM core                          " range="35 - 24" rwaccess="R"/> 
		<bitfield id="BANK0_VDM" width="12" begin="23" end="12" resetval="0x0" description="                             Number of cache lines in bank 0 currently allocated to the VDM core                          " range="23 - 12" rwaccess="R"/> 
		<bitfield id="BANK1_CDM" width="12" begin="11" end="0" resetval="0x0" description="                             Number of cache lines in bank 1 currently allocated to the CDM core                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_AXI_ACE_LITE_CONFIGURATION" acronym="CORE_MMRS_RGX_CR_AXI_ACE_LITE_CONFIGURATION" offset="0x38C0" width="64" description="
                        AXI ACE-LITE configuration registers
                    ">
		<bitfield id="RESERVED_46" width="18" begin="63" end="46" resetval="0x0" description="" range="63 - 46" rwaccess="R"/> 
		<bitfield id="ENABLE_FENCE_OUT" width="1" begin="45" end="45" resetval="0x0" description="                             SET to 1 to enable fence output to AXI                         " range="45" rwaccess="R/W"/> 
		<bitfield id="OSID_SECURITY" width="8" begin="44" end="37" resetval="0x0" description="                             SET to 1 to disable secure reads/writes for each OSID                         " range="44 - 37" rwaccess="R/W"/> 
		<bitfield id="DISABLE_COHERENT_WRITELINEUNIQUE" width="1" begin="36" end="36" resetval="0x0" description="                             SET to 1 to disable coherent write line uniques                         " range="36" rwaccess="R/W"/> 
		<bitfield id="DISABLE_COHERENT_WRITE" width="1" begin="35" end="35" resetval="0x0" description="                             SET to 1 to disable coherent writes                         " range="35" rwaccess="R/W"/> 
		<bitfield id="DISABLE_COHERENT_READ" width="1" begin="34" end="34" resetval="0x0" description="                             SET to 1 to disable coherent reads                         " range="34" rwaccess="R/W"/> 
		<bitfield id="ARCACHE_CACHE_MAINTENANCE" width="4" begin="33" end="30" resetval="0x2" description="                             Read cache policy for cache maintenance transactions - bit[1] should be set to 1                         " range="33 - 30" rwaccess="R/W"/> 
		<bitfield id="ARCACHE_COHERENT" width="4" begin="29" end="26" resetval="0x2" description="                             Read cache policy for coherent transactions - bit[1] should be set to 1                         " range="29 - 26" rwaccess="R/W"/> 
		<bitfield id="AWCACHE_COHERENT" width="4" begin="25" end="22" resetval="0x2" description="                             Write cache policy for coherent transactions - bit[1] should be set to 1                         " range="25 - 22" rwaccess="R/W"/> 
		<bitfield id="ARDOMAIN_BARRIER" width="2" begin="21" end="20" resetval="0x0" description="                             Read shareability domain for barrier transactions                             00 = Non-Shareable                             01 = Inner Shareable                             10 = Outer Shareable                             11 = System                         " range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="AWDOMAIN_BARRIER" width="2" begin="19" end="18" resetval="0x0" description="                             Write shareability domain for barrier transactions                             00 = Non-Shareable                             01 = Inner Shareable                             10 = Outer Shareable                             11 = System                         " range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="ARDOMAIN_CACHE_MAINTENANCE" width="2" begin="17" end="16" resetval="0x0" description="                             Read shareability domain for cache maintenance transactions                             00 = Non-Shareable                             01 = Inner Shareable                             10 = Outer Shareable                         " range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="AWDOMAIN_COHERENT" width="2" begin="15" end="14" resetval="0x1" description="                             Write shareability domain for coherant transactions                             01 = Inner Shareable                             10 = Outer Shareable                         " range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="ARDOMAIN_COHERENT" width="2" begin="13" end="12" resetval="0x1" description="                             Read shareability domain for coherant transactions                             01 = Inner Shareable                             10 = Outer Shareable                         " range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="ARDOMAIN_NON_SNOOPING" width="2" begin="11" end="10" resetval="0x0" description="                             Read shareability domain for non-snooping transactions                             00 = Non-Shareable                             11 = System                         " range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="AWDOMAIN_NON_SNOOPING" width="2" begin="9" end="8" resetval="0x0" description="                             Write shareability domain for non-snooping transactions                             00 = Non-Shareable                             11 = System                         " range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="ARCACHE_NON_SNOOPING" width="4" begin="7" end="4" resetval="0x0" description="                             Read cache policy for non-snooping transactions                         " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="AWCACHE_NON_SNOOPING" width="4" begin="3" end="0" resetval="0x0" description="                             Write cache policy for non-snooping transactions                         " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_AXI_ACE_LITE_CACHE_MAINTENANCE_CONFIGURATION" acronym="CORE_MMRS_RGX_CR_AXI_ACE_LITE_CACHE_MAINTENANCE_CONFIGURATION" offset="0x38C8" width="64" description="
                        AXI ACE-LITE Cache Maintenance configuration registers
                    ">
		<bitfield id="RESERVED_44" width="20" begin="63" end="44" resetval="0x0" description="" range="63 - 44" rwaccess="R"/> 
		<bitfield id="MAINTENANCE_ADDRESS" width="40" begin="43" end="4" resetval="0x0" description="                             Address to perform cache maintenace address on                         " range="43 - 4" rwaccess="R/W"/> 
		<bitfield id="MAINTENANCE_MAKEINVALID" width="1" begin="3" end="3" resetval="0x0" description="                             Writing a 1 issues a makeinvalid operation                         " range="3" rwaccess="R/W"/> 
		<bitfield id="MAINTENANCE_CLEAN_INVALID" width="1" begin="2" end="2" resetval="0x0" description="                             Writing a 1 issues a clean invalid operation                         " range="2" rwaccess="R/W"/> 
		<bitfield id="MAINTENANCE_CLEANSHARED" width="1" begin="1" end="1" resetval="0x0" description="                             Writing a 1 issues a clean shared operation                         " range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE_MAINTENANCE" width="1" begin="0" end="0" resetval="0x0" description="                             Writing a 1 enables cache maintenance operations                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_AXI_ACE_LITE_CACHE_MAINTENANCE_STATUS" acronym="CORE_MMRS_RGX_CR_AXI_ACE_LITE_CACHE_MAINTENANCE_STATUS" offset="0x38D0" width="64" description="
                        The hardware will set this to 1 once the cache maintenance operation has completed.
                        
                        The firmware should poll this bit and set it to 0, once it has acknowledged it being
                        set to 1.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="DONE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_CTRL_MISC2" acronym="CORE_MMRS_RGX_CR_SLC_CTRL_MISC2" offset="0x3930" width="64" description="
                        SLC control registers
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="SCRAMBLE_BITS" width="32" begin="31" end="0" resetval="0x0" description="                             Pattern of bits used to determine the MSB of the Cache Bank in 4 Bank configurations in Address Decode mode 0x21.                              The actual Cache Bank to use is determined by indexing into the 32 Scramble Bits using the 5 LSB's of the Hash result and then XORing this with Bit 6 of the incoming address to give a single bit result                          " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_CROSSBAR_LOAD_BALANCE" acronym="CORE_MMRS_RGX_CR_SLC_CROSSBAR_LOAD_BALANCE" offset="0x3938" width="64" description="
                        SLC control registers to bypass SLC crossbar load balancing
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="BYPASS" width="1" begin="0" end="0" resetval="0x0" description="                             control register bit to bypass load balancing in SLC crossbar.                              In this case, the requests from                             img-memif0 will go directly to ocp-memif0 and so on                          " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_STATUS3" acronym="CORE_MMRS_RGX_CR_SLC_STATUS3" offset="0x3960" width="64" description="
                        Current status of the SLC
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="WRITES1_TRANSACTIONS_EXT" width="8" begin="31" end="24" resetval="0x0" description="                             Number of outsanding write burst transactions in SLC bank 1                          " range="31 - 24" rwaccess="R"/> 
		<bitfield id="WRITES0_TRANSACTIONS_EXT" width="8" begin="23" end="16" resetval="0x0" description="                             Number of outsanding write burst transactions in SLC bank 0                          " range="23 - 16" rwaccess="R"/> 
		<bitfield id="READS1_TRANSACTIONS_EXT" width="8" begin="15" end="8" resetval="0x0" description="                             Number of outsanding read burst transactions in SLC bank 1                          " range="15 - 8" rwaccess="R"/> 
		<bitfield id="READS0_TRANSACTIONS_EXT" width="8" begin="7" end="0" resetval="0x0" description="                             Number of outsanding read burst transactions in SLC bank 0                          " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SLC_SIZE_IN_KB" acronym="CORE_MMRS_RGX_CR_SLC_SIZE_IN_KB" offset="0x3970" width="64" description="
                        Configured SLC SIZE in KBytes
                    ">
		<bitfield id="RESERVED_16" width="48" begin="63" end="16" resetval="0x0" description="" range="63 - 16" rwaccess="R"/> 
		<bitfield id="SIZE" width="16" begin="15" end="0" resetval="0x256" description="                             The configured SLC SIZE in KBytes ie 0x0100 = 256 KB.                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TCU_PWR_NUM" acronym="CORE_MMRS_RGX_CR_TCU_PWR_NUM" offset="0x39A0" width="64" description="
                        Power Monitoring register
                    ">
		<bitfield id="TCU_TO_SLC_ACCESS" width="32" begin="63" end="32" resetval="0x0" description="                             Number of TCU to SLC accesses                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="L0_TO_TCU_ACCESS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of MADD-L0 to TCU accesses                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TCU_CTRL" acronym="CORE_MMRS_RGX_CR_TCU_CTRL" offset="0x39B0" width="64" description="
                        TCU control regiseters
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SLC_CP_LAZYWB_OVERRIDE" width="1" begin="0" end="0" resetval="0x0" description="                             Override the TCU to SLC cache policy from lazy write back to write back                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FRAG_SCREEN" acronym="CORE_MMRS_RGX_CR_FRAG_SCREEN" offset="0x3E40" width="64" description="
                        Define the screen size for fragment processing.
                        Pixels on the screen are numbered (0,0) top left, to (XMAX,
                        YMAX) bottom right.
                    ">
		<bitfield id="RESERVED_31" width="33" begin="63" end="31" resetval="0x0" description="" range="63 - 31" rwaccess="R"/> 
		<bitfield id="YMAX" width="15" begin="30" end="16" resetval="0x0" description="                             Maximum pixel number in y dimension on screen.  Screen height in pixels is YMAX+1.                                                          16K x 16K is the max screen size.  I.e. 2^14, bit 15 is always written as 0.                         " range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_15" width="1" begin="15" end="15" resetval="0x0" description="" range="15" rwaccess="R"/> 
		<bitfield id="XMAX" width="15" begin="14" end="0" resetval="0x0" description="                             Maximum pixel number in x dimension on screen.  Screen width  in pixels is XMAX+1.                                                          16K x 16K is the max screen size.  I.e. 2^14, bit 15 is always written as 0.                         " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_INST_CACHE" acronym="CORE_MMRS_RGX_CR_USC_INST_CACHE" offset="0x4000" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="INVALIDATE" width="1" begin="0" end="0" resetval="0x0" description="                             Any write to this location invalidates the L1 and L2 instruction caches automatically                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_CODE_BASE_VERTEX" acronym="CORE_MMRS_RGX_CR_USC_CODE_BASE_VERTEX" offset="0x4008" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="34" begin="39" end="6" resetval="0x0" description="                             Vertex Data Master Code Base Register bits                         " range="39 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_CODE_BASE_PIXEL" acronym="CORE_MMRS_RGX_CR_USC_CODE_BASE_PIXEL" offset="0x4010" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="34" begin="39" end="6" resetval="0x0" description="                             Pixel Data Master Code Base Register bits                         " range="39 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_CODE_BASE_COMPUTE" acronym="CORE_MMRS_RGX_CR_USC_CODE_BASE_COMPUTE" offset="0x4028" width="64" description="">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="ADDR" width="34" begin="39" end="6" resetval="0x0" description="                             Compute Data Master Code Base Register bits                         " range="39 - 6" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="6" begin="5" end="0" resetval="0x0" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_BREAKPOINT" acronym="CORE_MMRS_RGX_CR_USC_BREAKPOINT" offset="0x4030" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="31" begin="31" end="1" resetval="0x0" description="                             Breakpoint Address                         " range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_BREAKPOINT_HANDLER" acronym="CORE_MMRS_RGX_CR_USC_BREAKPOINT_HANDLER" offset="0x4038" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="31" begin="31" end="1" resetval="0x0" description="                             Breakpoint Handler Address                         " range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_BREAKPOINT_CTRL" acronym="CORE_MMRS_RGX_CR_USC_BREAKPOINT_CTRL" offset="0x4040" width="64" description="">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="3" end="3" resetval="0x0" description="                             0 = Breakpoint disabled, 1 = Breakpoint enabled                         " range="3" rwaccess="R/W"/> 
		<bitfield id="DM" width="3" begin="2" end="0" resetval="0x0" description="                             Data Master of Breakpoint                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SMP_SWAP" acronym="CORE_MMRS_RGX_CR_USC_SMP_SWAP" offset="0x4048" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Deactivate after SMP instruction                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_OVERRIDE_CTRL" acronym="CORE_MMRS_RGX_CR_USC_OVERRIDE_CTRL" offset="0x4050" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="USCIS_LOCKING" width="1" begin="21" end="21" resetval="0x0" description="                             0 = Default, enable locking of USCIS when queue fills to maintain task ordering,                              1 = retry USCIS request                         " range="21" rwaccess="R/W"/> 
		<bitfield id="PHASE_BOTH" width="1" begin="20" end="20" resetval="0x0" description="                             0 = Default, no extra pass groups when single phase followed by multi-phase,                              1 = generate pass group whenever phases per task changes                         " range="20" rwaccess="R/W"/> 
		<bitfield id="RESERVE_SLOTS" width="2" begin="19" end="18" resetval="0x0" description="                             0 = Default, allow all slots to be used for first phase tasks,                              1 = reserve 1 slot, 2 = reserve 2, 3 = reserve 4                         " range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="NO_RESERVE" width="1" begin="17" end="17" resetval="0x0" description="                             0 = Default, reserve slots for second phases, 1 = Do not reserve slots for second phase tasks                         " range="17" rwaccess="R/W"/> 
		<bitfield id="MAX_GROUP" width="2" begin="16" end="15" resetval="0x0" description="                             0 = Default - 8 pass groups in flight, 1 = 6 pass groups,                              2 = 4 pass groups, 3 = 2 pass groups. To disable entirely see PDS                         " range="16 - 15" rwaccess="R/W"/> 
		<bitfield id="WAKE_UP" width="1" begin="14" end="14" resetval="0x0" description="                             0 = Default, normal wake up, 1 = force task wake up                         " range="14" rwaccess="R/W"/> 
		<bitfield id="LATE_PARTN" width="1" begin="13" end="13" resetval="0x0" description="                             0 = Default, enable pixel data master tasks to start before a partition is allocated,                              1 = wait for partition                         " range="13" rwaccess="R/W"/> 
		<bitfield id="DMA_LOCKING" width="1" begin="12" end="12" resetval="0x0" description="                             0 = Default, enable locking of DMA when queue fills to maintain task ordering,                              1 = retry DMA request                         " range="12" rwaccess="R/W"/> 
		<bitfield id="PRIORITY" width="1" begin="11" end="11" resetval="0x0" description="                             0 = Default, enable state loading and end of tile tasks to run with higher priority,                              1 = all tasks low priority                         " range="11" rwaccess="R/W"/> 
		<bitfield id="PHASE_PASSES" width="1" begin="10" end="10" resetval="0x0" description="                             0 = Default, enable inferred pass groups when multiple phase tasks are encountered,                              1 = disable, hard SDs must be used                         " range="10" rwaccess="R/W"/> 
		<bitfield id="OUTPUT_WRITES" width="1" begin="9" end="9" resetval="0x0" description="                             0 = Default, enable tracking of output buffer write completion for on-edge buffer validlity,                              1 = tracking invalid                         " range="9" rwaccess="R/W"/> 
		<bitfield id="SELECTIVE_RATE" width="1" begin="8" end="8" resetval="0x0" description="                             0 = Default, [core specific, enable selective rate mode if functional],                              1 = disable                         " range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_6" width="2" begin="7" end="6" resetval="0x0" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="DEBUG_TEMPS" width="6" begin="5" end="0" resetval="0x0" description="                             Number of temps to add to PDS allocation size for debugging.                              Units of 8                         " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SHARED_GROUP_CLEAR" acronym="CORE_MMRS_RGX_CR_USC_SHARED_GROUP_CLEAR" offset="0x4068" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PENDING" width="1" begin="0" end="0" resetval="0x0" description="                             Any write to this location requests the USC Shared Group register file to be cleared                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PIXEL_OUTPUT_CTRL" acronym="CORE_MMRS_RGX_CR_USC_PIXEL_OUTPUT_CTRL" offset="0x4070" width="64" description="">
		<bitfield id="RESERVED_21" width="43" begin="63" end="21" resetval="0x0" description="" range="63 - 21" rwaccess="R"/> 
		<bitfield id="PARTITION_MASK" width="18" begin="20" end="3" resetval="0x262143" description="                             Partition Enable Mask for USC pixel task                         " range="20 - 3" rwaccess="R/W"/> 
		<bitfield id="ENABLE_4TH_PARTITION" width="1" begin="2" end="2" resetval="0x0" description="                             Enables 4th Partition                         " range="2" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER0" acronym="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER0" offset="0x4078" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="                             Clear Colour register 0                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER1" acronym="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER1" offset="0x4080" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="                             Clear Colour register 1                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER2" acronym="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER2" offset="0x4088" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="                             Clear Colour register 2                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER3" acronym="CORE_MMRS_RGX_CR_USC_CLEAR_REGISTER3" offset="0x4090" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VAL" width="32" begin="31" end="0" resetval="0x0" description="                             Clear Colour register 3                         " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G0" acronym="CORE_MMRS_RGX_CR_USC_G0" offset="0x4098" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G1" acronym="CORE_MMRS_RGX_CR_USC_G1" offset="0x40A0" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G2" acronym="CORE_MMRS_RGX_CR_USC_G2" offset="0x40A8" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G3" acronym="CORE_MMRS_RGX_CR_USC_G3" offset="0x40B0" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G4" acronym="CORE_MMRS_RGX_CR_USC_G4" offset="0x40B8" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G5" acronym="CORE_MMRS_RGX_CR_USC_G5" offset="0x40C0" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G6" acronym="CORE_MMRS_RGX_CR_USC_G6" offset="0x40C8" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_G7" acronym="CORE_MMRS_RGX_CR_USC_G7" offset="0x40D0" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="P" width="8" begin="7" end="0" resetval="0x0" description="                             Global, cross-thread-accessible read/write register for USC programs via the 'special' bank type                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SERV_PIXEL" acronym="CORE_MMRS_RGX_CR_USC_SERV_PIXEL" offset="0x40D8" width="64" description="">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="EMPTY" width="1" begin="16" end="16" resetval="0x1" description="                             No Pixel Data Master tasks in USC0 queue                         " range="16" rwaccess="R"/> 
		<bitfield id="COUNT" width="16" begin="15" end="0" resetval="0x0" description="                             Number of Pixel Data Master tasks serviced by USC0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SERV_VERTEX" acronym="CORE_MMRS_RGX_CR_USC_SERV_VERTEX" offset="0x40E0" width="64" description="">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="EMPTY" width="1" begin="16" end="16" resetval="0x1" description="                             No Vertex Data Master tasks in USC0 queue                         " range="16" rwaccess="R"/> 
		<bitfield id="COUNT" width="16" begin="15" end="0" resetval="0x0" description="                             Number of Vertex Data Master tasks serviced by USC0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SERV_TESS_PIXEL" acronym="CORE_MMRS_RGX_CR_USC_SERV_TESS_PIXEL" offset="0x40E8" width="64" description="">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="EMPTY" width="1" begin="16" end="16" resetval="0x1" description="                             No Tessellator Pixel Data Master tasks in USC0 queue                         " range="16" rwaccess="R"/> 
		<bitfield id="COUNT" width="16" begin="15" end="0" resetval="0x0" description="                             Number of Tessellator Pixel Data Master tasks serviced by USC0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SERV_TESS_VERTEX" acronym="CORE_MMRS_RGX_CR_USC_SERV_TESS_VERTEX" offset="0x40F0" width="64" description="">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="EMPTY" width="1" begin="16" end="16" resetval="0x1" description="                             No Tessellator Vertex Data Master tasks in USC0 queue                         " range="16" rwaccess="R"/> 
		<bitfield id="COUNT" width="16" begin="15" end="0" resetval="0x0" description="                             Number of Tessellator Vertex Data Master tasks serviced by USC0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SERV_COMPUTE" acronym="CORE_MMRS_RGX_CR_USC_SERV_COMPUTE" offset="0x40F8" width="64" description="">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="EMPTY" width="1" begin="16" end="16" resetval="0x1" description="                             No Compute Data Master tasks in USC0 queue                         " range="16" rwaccess="R"/> 
		<bitfield id="COUNT" width="16" begin="15" end="0" resetval="0x0" description="                             Number of Compute Data Master tasks serviced by USC0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PARTITION_STATUS" acronym="CORE_MMRS_RGX_CR_USC_PARTITION_STATUS" offset="0x4100" width="64" description="">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="WRITES_PEND" width="16" begin="47" end="32" resetval="0x0" description="                             Partition writes pending                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="CLOSED" width="16" begin="31" end="16" resetval="0x0" description="                             Partition closed - end of tile task started                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="IN_USE" width="16" begin="15" end="0" resetval="0x0" description="                             Partition in use                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_OLDEST_TASK_STATUS" acronym="CORE_MMRS_RGX_CR_USC_OLDEST_TASK_STATUS" offset="0x4108" width="64" description="">
		<bitfield id="RESERVED_20" width="44" begin="63" end="20" resetval="0x0" description="" range="63 - 20" rwaccess="R"/> 
		<bitfield id="PASS_NUM" width="4" begin="19" end="16" resetval="0x0" description="                             The present pass group                         " range="19 - 16" rwaccess="R"/> 
		<bitfield id="DM" width="3" begin="15" end="13" resetval="0x0" description="                             The task Data Master                         " range="15 - 13" rwaccess="R"/> 
		<bitfield id="TILEQUAD" width="4" begin="12" end="9" resetval="0x0" description="                             The stream of the task, depends on Data Master                             Vertex: Indicates the patch of the task                             Pixel, >= 4 cluster: The tile ID of the task                             Pixel, 2 cluster: The tile ID and patch concatenated                             Compute: 0                          " range="12 - 9" rwaccess="R"/> 
		<bitfield id="STATE" width="2" begin="8" end="7" resetval="0x0" description="                             Queue state for entry                         " range="8 - 7" rwaccess="R"/> 
		<bitfield id="NEW_SD" width="1" begin="6" end="6" resetval="0x0" description="                             This task is at the start of a new SD group, bit is cleared when the task is first run                         " range="6" rwaccess="R"/> 
		<bitfield id="TFPU_CS_ED" width="1" begin="5" end="5" resetval="0x0" description="                             This task is waiting for a TFPU strobe, which has not been satisfied                         " range="5" rwaccess="R"/> 
		<bitfield id="MCU_CS_ED" width="1" begin="4" end="4" resetval="0x0" description="                             This task is waiting for an MCU CS strobe, which has not been satisfied                         " range="4" rwaccess="R"/> 
		<bitfield id="MCU_US_ED" width="1" begin="3" end="3" resetval="0x0" description="                             This task is waiting for an MCU US strobe, which has not been satisfied                         " range="3" rwaccess="R"/> 
		<bitfield id="FRAG_TYPE" width="1" begin="2" end="2" resetval="0x0" description="                             Is this task a work or state loading type. '1' indicates a Vertex/Fragment/Work type,                                                          '0' indicates a Shared/ Coefficient/ Control type                         " range="2" rwaccess="R"/> 
		<bitfield id="PHAS_ISSUE" width="1" begin="1" end="1" resetval="0x0" description="                             This task must issue a PHAS instruction, which has not yet been seen                         " range="1" rwaccess="R"/> 
		<bitfield id="PASS_GROUP" width="1" begin="0" end="0" resetval="0x0" description="                             Is the task the start of a new pass group                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PARTITION_TILE_STATUS0" acronym="CORE_MMRS_RGX_CR_USC_PARTITION_TILE_STATUS0" offset="0x4110" width="64" description="">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="TILE_ID7" width="6" begin="47" end="42" resetval="0x0" description="                             Tile ID for partition 7                         " range="47 - 42" rwaccess="R"/> 
		<bitfield id="TILE_ID6" width="6" begin="41" end="36" resetval="0x0" description="                             Tile ID for partition 6                         " range="41 - 36" rwaccess="R"/> 
		<bitfield id="TILE_ID5" width="6" begin="35" end="30" resetval="0x0" description="                             Tile ID for partition 5                         " range="35 - 30" rwaccess="R"/> 
		<bitfield id="TILE_ID4" width="6" begin="29" end="24" resetval="0x0" description="                             Tile ID for partition 4                         " range="29 - 24" rwaccess="R"/> 
		<bitfield id="TILE_ID3" width="6" begin="23" end="18" resetval="0x0" description="                             Tile ID for partition 3                         " range="23 - 18" rwaccess="R"/> 
		<bitfield id="TILE_ID2" width="6" begin="17" end="12" resetval="0x0" description="                             Tile ID for partition 2                         " range="17 - 12" rwaccess="R"/> 
		<bitfield id="TILE_ID1" width="6" begin="11" end="6" resetval="0x0" description="                             Tile ID for partition 1                         " range="11 - 6" rwaccess="R"/> 
		<bitfield id="TILE_ID0" width="6" begin="5" end="0" resetval="0x0" description="                             Tile ID for partition 0                         " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PARTITION_TILE_STATUS1" acronym="CORE_MMRS_RGX_CR_USC_PARTITION_TILE_STATUS1" offset="0x4118" width="64" description="">
		<bitfield id="RESERVED_60" width="4" begin="63" end="60" resetval="0x0" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="TILE_ID17" width="6" begin="59" end="54" resetval="0x0" description="                             Tile ID for partition 17                         " range="59 - 54" rwaccess="R"/> 
		<bitfield id="TILE_ID16" width="6" begin="53" end="48" resetval="0x0" description="                             Tile ID for partition 16                         " range="53 - 48" rwaccess="R"/> 
		<bitfield id="TILE_ID15" width="6" begin="47" end="42" resetval="0x0" description="                             Tile ID for partition 15                         " range="47 - 42" rwaccess="R"/> 
		<bitfield id="TILE_ID14" width="6" begin="41" end="36" resetval="0x0" description="                             Tile ID for partition 14                         " range="41 - 36" rwaccess="R"/> 
		<bitfield id="TILE_ID13" width="6" begin="35" end="30" resetval="0x0" description="                             Tile ID for partition 13                         " range="35 - 30" rwaccess="R"/> 
		<bitfield id="TILE_ID12" width="6" begin="29" end="24" resetval="0x0" description="                             Tile ID for partition 12                         " range="29 - 24" rwaccess="R"/> 
		<bitfield id="TILE_ID11" width="6" begin="23" end="18" resetval="0x0" description="                             Tile ID for partition 11                         " range="23 - 18" rwaccess="R"/> 
		<bitfield id="TILE_ID10" width="6" begin="17" end="12" resetval="0x0" description="                             Tile ID for partition 10                         " range="17 - 12" rwaccess="R"/> 
		<bitfield id="TILE_ID9" width="6" begin="11" end="6" resetval="0x0" description="                             Tile ID for partition 9                         " range="11 - 6" rwaccess="R"/> 
		<bitfield id="TILE_ID8" width="6" begin="5" end="0" resetval="0x0" description="                             Tile ID for partition 8                         " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_DM_SLOT0" acronym="CORE_MMRS_RGX_CR_USC_DM_SLOT0" offset="0x4178" width="64" description="
                        Cluster Data Master in Slots 
                    ">
		<bitfield id="SLOT_15" width="4" begin="63" end="60" resetval="0x15" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="SLOT_14" width="4" begin="59" end="56" resetval="0x15" description="" range="59 - 56" rwaccess="R"/> 
		<bitfield id="SLOT_13" width="4" begin="55" end="52" resetval="0x15" description="" range="55 - 52" rwaccess="R"/> 
		<bitfield id="SLOT_12" width="4" begin="51" end="48" resetval="0x15" description="" range="51 - 48" rwaccess="R"/> 
		<bitfield id="SLOT_11" width="4" begin="47" end="44" resetval="0x15" description="" range="47 - 44" rwaccess="R"/> 
		<bitfield id="SLOT_10" width="4" begin="43" end="40" resetval="0x15" description="" range="43 - 40" rwaccess="R"/> 
		<bitfield id="SLOT_9" width="4" begin="39" end="36" resetval="0x15" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="SLOT_8" width="4" begin="35" end="32" resetval="0x15" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="SLOT_7" width="4" begin="31" end="28" resetval="0x15" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SLOT_6" width="4" begin="27" end="24" resetval="0x15" description="" range="27 - 24" rwaccess="R"/> 
		<bitfield id="SLOT_5" width="4" begin="23" end="20" resetval="0x15" description="" range="23 - 20" rwaccess="R"/> 
		<bitfield id="SLOT_4" width="4" begin="19" end="16" resetval="0x15" description="" range="19 - 16" rwaccess="R"/> 
		<bitfield id="SLOT_3" width="4" begin="15" end="12" resetval="0x15" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SLOT_2" width="4" begin="11" end="8" resetval="0x15" description="" range="11 - 8" rwaccess="R"/> 
		<bitfield id="SLOT_1" width="4" begin="7" end="4" resetval="0x15" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="SLOT_0" width="4" begin="3" end="0" resetval="0x15" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_DM_SLOT1" acronym="CORE_MMRS_RGX_CR_USC_DM_SLOT1" offset="0x4180" width="64" description="
                        Cluster Data Master in Slots 
                    ">
		<bitfield id="SLOT_15" width="4" begin="63" end="60" resetval="0x15" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="SLOT_14" width="4" begin="59" end="56" resetval="0x15" description="" range="59 - 56" rwaccess="R"/> 
		<bitfield id="SLOT_13" width="4" begin="55" end="52" resetval="0x15" description="" range="55 - 52" rwaccess="R"/> 
		<bitfield id="SLOT_12" width="4" begin="51" end="48" resetval="0x15" description="" range="51 - 48" rwaccess="R"/> 
		<bitfield id="SLOT_11" width="4" begin="47" end="44" resetval="0x15" description="" range="47 - 44" rwaccess="R"/> 
		<bitfield id="SLOT_10" width="4" begin="43" end="40" resetval="0x15" description="" range="43 - 40" rwaccess="R"/> 
		<bitfield id="SLOT_9" width="4" begin="39" end="36" resetval="0x15" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="SLOT_8" width="4" begin="35" end="32" resetval="0x15" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="SLOT_7" width="4" begin="31" end="28" resetval="0x15" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SLOT_6" width="4" begin="27" end="24" resetval="0x15" description="" range="27 - 24" rwaccess="R"/> 
		<bitfield id="SLOT_5" width="4" begin="23" end="20" resetval="0x15" description="" range="23 - 20" rwaccess="R"/> 
		<bitfield id="SLOT_4" width="4" begin="19" end="16" resetval="0x15" description="" range="19 - 16" rwaccess="R"/> 
		<bitfield id="SLOT_3" width="4" begin="15" end="12" resetval="0x15" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SLOT_2" width="4" begin="11" end="8" resetval="0x15" description="" range="11 - 8" rwaccess="R"/> 
		<bitfield id="SLOT_1" width="4" begin="7" end="4" resetval="0x15" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="SLOT_0" width="4" begin="3" end="0" resetval="0x15" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_DM_SLOT2" acronym="CORE_MMRS_RGX_CR_USC_DM_SLOT2" offset="0x4188" width="64" description="
                        Cluster Data Master in Slots 
                    ">
		<bitfield id="SLOT_15" width="4" begin="63" end="60" resetval="0x15" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="SLOT_14" width="4" begin="59" end="56" resetval="0x15" description="" range="59 - 56" rwaccess="R"/> 
		<bitfield id="SLOT_13" width="4" begin="55" end="52" resetval="0x15" description="" range="55 - 52" rwaccess="R"/> 
		<bitfield id="SLOT_12" width="4" begin="51" end="48" resetval="0x15" description="" range="51 - 48" rwaccess="R"/> 
		<bitfield id="SLOT_11" width="4" begin="47" end="44" resetval="0x15" description="" range="47 - 44" rwaccess="R"/> 
		<bitfield id="SLOT_10" width="4" begin="43" end="40" resetval="0x15" description="" range="43 - 40" rwaccess="R"/> 
		<bitfield id="SLOT_9" width="4" begin="39" end="36" resetval="0x15" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="SLOT_8" width="4" begin="35" end="32" resetval="0x15" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="SLOT_7" width="4" begin="31" end="28" resetval="0x15" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SLOT_6" width="4" begin="27" end="24" resetval="0x15" description="" range="27 - 24" rwaccess="R"/> 
		<bitfield id="SLOT_5" width="4" begin="23" end="20" resetval="0x15" description="" range="23 - 20" rwaccess="R"/> 
		<bitfield id="SLOT_4" width="4" begin="19" end="16" resetval="0x15" description="" range="19 - 16" rwaccess="R"/> 
		<bitfield id="SLOT_3" width="4" begin="15" end="12" resetval="0x15" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SLOT_2" width="4" begin="11" end="8" resetval="0x15" description="" range="11 - 8" rwaccess="R"/> 
		<bitfield id="SLOT_1" width="4" begin="7" end="4" resetval="0x15" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="SLOT_0" width="4" begin="3" end="0" resetval="0x15" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_DM_SLOT3" acronym="CORE_MMRS_RGX_CR_USC_DM_SLOT3" offset="0x4190" width="64" description="
                        Cluster Data Master in Slots 
                    ">
		<bitfield id="SLOT_15" width="4" begin="63" end="60" resetval="0x15" description="" range="63 - 60" rwaccess="R"/> 
		<bitfield id="SLOT_14" width="4" begin="59" end="56" resetval="0x15" description="" range="59 - 56" rwaccess="R"/> 
		<bitfield id="SLOT_13" width="4" begin="55" end="52" resetval="0x15" description="" range="55 - 52" rwaccess="R"/> 
		<bitfield id="SLOT_12" width="4" begin="51" end="48" resetval="0x15" description="" range="51 - 48" rwaccess="R"/> 
		<bitfield id="SLOT_11" width="4" begin="47" end="44" resetval="0x15" description="" range="47 - 44" rwaccess="R"/> 
		<bitfield id="SLOT_10" width="4" begin="43" end="40" resetval="0x15" description="" range="43 - 40" rwaccess="R"/> 
		<bitfield id="SLOT_9" width="4" begin="39" end="36" resetval="0x15" description="" range="39 - 36" rwaccess="R"/> 
		<bitfield id="SLOT_8" width="4" begin="35" end="32" resetval="0x15" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="SLOT_7" width="4" begin="31" end="28" resetval="0x15" description="" range="31 - 28" rwaccess="R"/> 
		<bitfield id="SLOT_6" width="4" begin="27" end="24" resetval="0x15" description="" range="27 - 24" rwaccess="R"/> 
		<bitfield id="SLOT_5" width="4" begin="23" end="20" resetval="0x15" description="" range="23 - 20" rwaccess="R"/> 
		<bitfield id="SLOT_4" width="4" begin="19" end="16" resetval="0x15" description="" range="19 - 16" rwaccess="R"/> 
		<bitfield id="SLOT_3" width="4" begin="15" end="12" resetval="0x15" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SLOT_2" width="4" begin="11" end="8" resetval="0x15" description="" range="11 - 8" rwaccess="R"/> 
		<bitfield id="SLOT_1" width="4" begin="7" end="4" resetval="0x15" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="SLOT_0" width="4" begin="3" end="0" resetval="0x15" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_EXCEPTION" acronym="CORE_MMRS_RGX_CR_USC_EXCEPTION" offset="0x41B8" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="CODE" width="16" begin="31" end="16" resetval="0x0" description="                             Cluster exception code                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="RESERVED_1" width="15" begin="15" end="1" resetval="0x0" description="" range="15 - 1" rwaccess="R"/> 
		<bitfield id="STATUS" width="1" begin="0" end="0" resetval="0x0" description="                             1=Cluster has raised an exception                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT0" acronym="CORE_MMRS_RGX_CR_USC_SLOT0" offset="0x41D8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT1" acronym="CORE_MMRS_RGX_CR_USC_SLOT1" offset="0x41E0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT2" acronym="CORE_MMRS_RGX_CR_USC_SLOT2" offset="0x41E8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT3" acronym="CORE_MMRS_RGX_CR_USC_SLOT3" offset="0x41F0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT4" acronym="CORE_MMRS_RGX_CR_USC_SLOT4" offset="0x41F8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT5" acronym="CORE_MMRS_RGX_CR_USC_SLOT5" offset="0x4200" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT6" acronym="CORE_MMRS_RGX_CR_USC_SLOT6" offset="0x4208" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT7" acronym="CORE_MMRS_RGX_CR_USC_SLOT7" offset="0x4210" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT8" acronym="CORE_MMRS_RGX_CR_USC_SLOT8" offset="0x4218" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT9" acronym="CORE_MMRS_RGX_CR_USC_SLOT9" offset="0x4220" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT10" acronym="CORE_MMRS_RGX_CR_USC_SLOT10" offset="0x4228" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT11" acronym="CORE_MMRS_RGX_CR_USC_SLOT11" offset="0x4230" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT12" acronym="CORE_MMRS_RGX_CR_USC_SLOT12" offset="0x4238" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT13" acronym="CORE_MMRS_RGX_CR_USC_SLOT13" offset="0x4240" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT14" acronym="CORE_MMRS_RGX_CR_USC_SLOT14" offset="0x4248" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT15" acronym="CORE_MMRS_RGX_CR_USC_SLOT15" offset="0x4250" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT16" acronym="CORE_MMRS_RGX_CR_USC_SLOT16" offset="0x4258" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT17" acronym="CORE_MMRS_RGX_CR_USC_SLOT17" offset="0x4260" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT18" acronym="CORE_MMRS_RGX_CR_USC_SLOT18" offset="0x4268" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT19" acronym="CORE_MMRS_RGX_CR_USC_SLOT19" offset="0x4270" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT20" acronym="CORE_MMRS_RGX_CR_USC_SLOT20" offset="0x4278" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT21" acronym="CORE_MMRS_RGX_CR_USC_SLOT21" offset="0x4280" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT22" acronym="CORE_MMRS_RGX_CR_USC_SLOT22" offset="0x4288" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT23" acronym="CORE_MMRS_RGX_CR_USC_SLOT23" offset="0x4290" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT24" acronym="CORE_MMRS_RGX_CR_USC_SLOT24" offset="0x4298" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT25" acronym="CORE_MMRS_RGX_CR_USC_SLOT25" offset="0x42A0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT26" acronym="CORE_MMRS_RGX_CR_USC_SLOT26" offset="0x42A8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT27" acronym="CORE_MMRS_RGX_CR_USC_SLOT27" offset="0x42B0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT28" acronym="CORE_MMRS_RGX_CR_USC_SLOT28" offset="0x42B8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT29" acronym="CORE_MMRS_RGX_CR_USC_SLOT29" offset="0x42C0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT30" acronym="CORE_MMRS_RGX_CR_USC_SLOT30" offset="0x42C8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT31" acronym="CORE_MMRS_RGX_CR_USC_SLOT31" offset="0x42D0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT32" acronym="CORE_MMRS_RGX_CR_USC_SLOT32" offset="0x4300" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT33" acronym="CORE_MMRS_RGX_CR_USC_SLOT33" offset="0x4308" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT34" acronym="CORE_MMRS_RGX_CR_USC_SLOT34" offset="0x4310" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT35" acronym="CORE_MMRS_RGX_CR_USC_SLOT35" offset="0x4318" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT36" acronym="CORE_MMRS_RGX_CR_USC_SLOT36" offset="0x4320" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT37" acronym="CORE_MMRS_RGX_CR_USC_SLOT37" offset="0x4328" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT38" acronym="CORE_MMRS_RGX_CR_USC_SLOT38" offset="0x4330" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT39" acronym="CORE_MMRS_RGX_CR_USC_SLOT39" offset="0x4338" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT40" acronym="CORE_MMRS_RGX_CR_USC_SLOT40" offset="0x4340" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT41" acronym="CORE_MMRS_RGX_CR_USC_SLOT41" offset="0x4348" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT42" acronym="CORE_MMRS_RGX_CR_USC_SLOT42" offset="0x4350" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT43" acronym="CORE_MMRS_RGX_CR_USC_SLOT43" offset="0x4358" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT44" acronym="CORE_MMRS_RGX_CR_USC_SLOT44" offset="0x4360" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT45" acronym="CORE_MMRS_RGX_CR_USC_SLOT45" offset="0x4368" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT46" acronym="CORE_MMRS_RGX_CR_USC_SLOT46" offset="0x4370" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT47" acronym="CORE_MMRS_RGX_CR_USC_SLOT47" offset="0x4378" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT48" acronym="CORE_MMRS_RGX_CR_USC_SLOT48" offset="0x4380" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT49" acronym="CORE_MMRS_RGX_CR_USC_SLOT49" offset="0x4388" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT50" acronym="CORE_MMRS_RGX_CR_USC_SLOT50" offset="0x4390" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT51" acronym="CORE_MMRS_RGX_CR_USC_SLOT51" offset="0x4398" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT52" acronym="CORE_MMRS_RGX_CR_USC_SLOT52" offset="0x43A0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT53" acronym="CORE_MMRS_RGX_CR_USC_SLOT53" offset="0x43A8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT54" acronym="CORE_MMRS_RGX_CR_USC_SLOT54" offset="0x43B0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT55" acronym="CORE_MMRS_RGX_CR_USC_SLOT55" offset="0x43B8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT56" acronym="CORE_MMRS_RGX_CR_USC_SLOT56" offset="0x43C0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT57" acronym="CORE_MMRS_RGX_CR_USC_SLOT57" offset="0x43C8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT58" acronym="CORE_MMRS_RGX_CR_USC_SLOT58" offset="0x43D0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT59" acronym="CORE_MMRS_RGX_CR_USC_SLOT59" offset="0x43D8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT60" acronym="CORE_MMRS_RGX_CR_USC_SLOT60" offset="0x43E0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT61" acronym="CORE_MMRS_RGX_CR_USC_SLOT61" offset="0x43E8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT62" acronym="CORE_MMRS_RGX_CR_USC_SLOT62" offset="0x43F0" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_SLOT63" acronym="CORE_MMRS_RGX_CR_USC_SLOT63" offset="0x43F8" width="64" description="">
		<bitfield id="RESERVED_36" width="28" begin="63" end="36" resetval="0x0" description="" range="63 - 36" rwaccess="R"/> 
		<bitfield id="STATUS" width="4" begin="35" end="32" resetval="0x0" description="" range="35 - 32" rwaccess="R"/> 
		<bitfield id="PC" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_BREAKPOINT1" acronym="CORE_MMRS_RGX_CR_USC_BREAKPOINT1" offset="0x4500" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="31" begin="31" end="1" resetval="0x0" description="                             Breakpoint Address                         " range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_BREAKPOINT1_HANDLER" acronym="CORE_MMRS_RGX_CR_USC_BREAKPOINT1_HANDLER" offset="0x4508" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="ADDR" width="31" begin="31" end="1" resetval="0x0" description="                             Breakpoint Handler Address                         " range="31 - 1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_BREAKPOINT1_CTRL" acronym="CORE_MMRS_RGX_CR_USC_BREAKPOINT1_CTRL" offset="0x4510" width="64" description="">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="3" end="3" resetval="0x0" description="                             0 = Breakpoint disabled, 1 = Breakpoint enabled                         " range="3" rwaccess="R/W"/> 
		<bitfield id="DM" width="3" begin="2" end="0" resetval="0x0" description="                             Data Master of Breakpoint                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_IDLE" acronym="CORE_MMRS_RGX_CR_USC_IDLE" offset="0x45D8" width="64" description="">
		<bitfield id="RESERVED_10" width="54" begin="63" end="10" resetval="0x0" description="" range="63 - 10" rwaccess="R"/> 
		<bitfield id="USCITR" width="1" begin="9" end="9" resetval="0x1" description="                             USCITR idle                         " range="9" rwaccess="R"/> 
		<bitfield id="USCDMA" width="1" begin="8" end="8" resetval="0x1" description="                             USCDMA idle                         " range="8" rwaccess="R"/> 
		<bitfield id="USCFS" width="1" begin="7" end="7" resetval="0x1" description="                             USCFS idle                         " range="7" rwaccess="R"/> 
		<bitfield id="USCCS" width="1" begin="6" end="6" resetval="0x1" description="                             USCCS idle                         " range="6" rwaccess="R"/> 
		<bitfield id="USCPD3" width="1" begin="5" end="5" resetval="0x1" description="                             USCPD idle                         " range="5" rwaccess="R"/> 
		<bitfield id="USCPD2" width="1" begin="4" end="4" resetval="0x1" description="                             USCPD idle                         " range="4" rwaccess="R"/> 
		<bitfield id="USCPD1" width="1" begin="3" end="3" resetval="0x1" description="                             USCPD idle                         " range="3" rwaccess="R"/> 
		<bitfield id="USCPD0" width="1" begin="2" end="2" resetval="0x1" description="                             USCPD idle                         " range="2" rwaccess="R"/> 
		<bitfield id="USCPC" width="1" begin="1" end="1" resetval="0x1" description="                             USCPC idle                         " range="1" rwaccess="R"/> 
		<bitfield id="USCC" width="1" begin="0" end="0" resetval="0x1" description="                             USCC idle                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_ITRCOEFF_CACHE" acronym="CORE_MMRS_RGX_CR_USC_ITRCOEFF_CACHE" offset="0x45E8" width="64" description="
                        USC Iterator Coefficient Cache Bypass bit
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="BYPASS" width="1" begin="0" end="0" resetval="0x0" description="                             Bypass bit of the coefficient cache                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_ITRSMP_STATE_CACHE" acronym="CORE_MMRS_RGX_CR_USC_ITRSMP_STATE_CACHE" offset="0x45F0" width="64" description="
                        USC ITRSMP State Cache Bypass bit
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="BYPASS" width="1" begin="0" end="0" resetval="0x0" description="                             Bypass bit of the state cache                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_INSTR" acronym="CORE_MMRS_RGX_CR_USC_PWR_INSTR" offset="0x4600" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="EXEC" width="32" begin="31" end="0" resetval="0x0" description="                             Number of instructions executed [max 1 per clock]                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_CMMN_STR_ACCESS" acronym="CORE_MMRS_RGX_CR_USC_PWR_CMMN_STR_ACCESS" offset="0x4608" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             Number of Common Store accesses [max of 4 per lock]                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_CMMN_STR" acronym="CORE_MMRS_RGX_CR_USC_PWR_CMMN_STR" offset="0x4610" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RD_BANK_CLASH" width="32" begin="63" end="32" resetval="0x0" description="                             Common Store: Number of read/read bank clashes                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="WR_BANK_CLASH" width="32" begin="31" end="0" resetval="0x0" description="                             Common Store: Number of write/write bank clashes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_UNI_STR" acronym="CORE_MMRS_RGX_CR_USC_PWR_UNI_STR" offset="0x4618" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RD_BANK_CLASH" width="32" begin="63" end="32" resetval="0x0" description="                             Unified Store: Number of read/read bank clashes                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="WR_BANK_CLASH" width="32" begin="31" end="0" resetval="0x0" description="                             Unified Store: Number of write/write bank clashes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_NUM_FLOAT" acronym="CORE_MMRS_RGX_CR_USC_PWR_NUM_FLOAT" offset="0x4620" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="OPS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of floating point ops; FAdd/Fmul=1, MAD=2; max 32x2=64 per clock                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_NUM_INTEGER" acronym="CORE_MMRS_RGX_CR_USC_PWR_NUM_INTEGER" offset="0x4628" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="OPS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of integer ops; Add/Mul=1, MAD=2, max 16*2=32 per clock                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_NUM_COALU" acronym="CORE_MMRS_RGX_CR_USC_PWR_NUM_COALU" offset="0x4630" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="OPS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of COALU ops; max of 16 per clock                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_NUM" acronym="CORE_MMRS_RGX_CR_USC_PWR_NUM" offset="0x4638" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="ITERATIONS" width="32" begin="63" end="32" resetval="0x0" description="                             Number of iterates                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="PENALTY_CYCLES" width="32" begin="31" end="0" resetval="0x0" description="                             Penalty cycles for read/read and write/write clashes.                              For each instruction this is max[a,b,c,d]                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_AV_NUM_INST_VALID" acronym="CORE_MMRS_RGX_CR_USC_PWR_AV_NUM_INST_VALID" offset="0x4640" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="PIXEL" width="32" begin="63" end="32" resetval="0x0" description="                             Average number of instances valid out of 16 for pixel tasks                         " range="63 - 32" rwaccess="R"/> 
		<bitfield id="VERT" width="32" begin="31" end="0" resetval="0x0" description="                             Average number of instances valid out of 16 for vertex tasks                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_NUM_ON_EDGE_PIXL" acronym="CORE_MMRS_RGX_CR_USC_PWR_NUM_ON_EDGE_PIXL" offset="0x4648" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="WRITE" width="32" begin="31" end="0" resetval="0x0" description="                             Number of on-edge pixel output register writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_NUM_OFF_EDGE_PIXL" acronym="CORE_MMRS_RGX_CR_USC_PWR_NUM_OFF_EDGE_PIXL" offset="0x4650" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="WRITE" width="32" begin="31" end="0" resetval="0x0" description="                             Number of off-edge pixel output register writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_NUM_F16" acronym="CORE_MMRS_RGX_CR_USC_PWR_NUM_F16" offset="0x4658" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="OPS" width="32" begin="31" end="0" resetval="0x0" description="                             Number of F16 operations. Max of 16                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_USCPD_INSTR" acronym="CORE_MMRS_RGX_CR_USC_PWR_USCPD_INSTR" offset="0x4660" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             Number of instructions executed by USCPD                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_INT_REG_ACCESS" acronym="CORE_MMRS_RGX_CR_USC_PWR_INT_REG_ACCESS" offset="0x4668" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             Number of internal register accesses. Max 128 per clock = 8 registers * 16 instances                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PWR_US_STR_ACCESS" acronym="CORE_MMRS_RGX_CR_USC_PWR_US_STR_ACCESS" offset="0x4670" width="64" description="
                        Peformance counter associated with Power Monitoring
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             Number of unified sotre US bank accesses. Max of 32 per clock = 8 banks * 4 pipes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_HQ_RESCH" acronym="CORE_MMRS_RGX_CR_USC_HQ_RESCH" offset="0x4678" width="64" description="
                        Disable rescheduling of slots in USCPC HQ
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="DISABLE_FOR_BE" width="1" begin="1" end="1" resetval="0x1" description="                             Disable rescheduling for BE instr in USCPC                         " range="1" rwaccess="R/W"/> 
		<bitfield id="DISABLE" width="1" begin="0" end="0" resetval="0x0" description="                             Disable rescheduling in USCPC                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_UVS0_CHECKSUM" acronym="CORE_MMRS_RGX_CR_USC_UVS0_CHECKSUM" offset="0x5000" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of USC to UVS writes from USC0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_UVS1_CHECKSUM" acronym="CORE_MMRS_RGX_CR_USC_UVS1_CHECKSUM" offset="0x5008" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of USC to UVS writes from USC1                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_UVS2_CHECKSUM" acronym="CORE_MMRS_RGX_CR_USC_UVS2_CHECKSUM" offset="0x5010" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of USC to UVS writes from USC2                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_UVS3_CHECKSUM" acronym="CORE_MMRS_RGX_CR_USC_UVS3_CHECKSUM" offset="0x5018" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of USC to UVS writes from USC3                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PPP_SIGNATURE" acronym="CORE_MMRS_RGX_CR_PPP_SIGNATURE" offset="0x5020" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Signature of PPP to Clipper Interface                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TE_SIGNATURE" acronym="CORE_MMRS_RGX_CR_TE_SIGNATURE" offset="0x5028" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Signature of TE control stream writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_VCE_CHECKSUM" acronym="CORE_MMRS_RGX_CR_VCE_CHECKSUM" offset="0x5030" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of VCE memory writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_PDS_CHECKSUM" acronym="CORE_MMRS_RGX_CR_ISP_PDS_CHECKSUM" offset="0x5038" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of ISP PDS Span Output                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ISP_TPF_CHECKSUM" acronym="CORE_MMRS_RGX_CR_ISP_TPF_CHECKSUM" offset="0x5040" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of ISP TPF Object Output                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFPU_PLANE0_CHECKSUM" acronym="CORE_MMRS_RGX_CR_TFPU_PLANE0_CHECKSUM" offset="0x5048" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of TFPU Plane0 Output                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TFPU_PLANE1_CHECKSUM" acronym="CORE_MMRS_RGX_CR_TFPU_PLANE1_CHECKSUM" offset="0x5050" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of TFPU Plane1 Output                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_CHECKSUM" acronym="CORE_MMRS_RGX_CR_PBE_CHECKSUM" offset="0x5058" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of PBE memory writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PDS_DOUTM_STM_SIGNATURE" acronym="CORE_MMRS_RGX_CR_PDS_DOUTM_STM_SIGNATURE" offset="0x5060" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Signature of PDS DOUTM Stream Out MCU writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IFPU_ISP_CHECKSUM" acronym="CORE_MMRS_RGX_CR_IFPU_ISP_CHECKSUM" offset="0x5068" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of IFPU Output                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_L0_TA_CHECKSUM" acronym="CORE_MMRS_RGX_CR_MCU_L0_TA_CHECKSUM" offset="0x5070" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of the PDS->USC from MCU for TA data                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_L0_3D_CHECKSUM" acronym="CORE_MMRS_RGX_CR_MCU_L0_3D_CHECKSUM" offset="0x5078" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of the PDS->USC from MCU for 3D data                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_L0_WRAP_TA_CHECKSUM" acronym="CORE_MMRS_RGX_CR_MCU_L0_WRAP_TA_CHECKSUM" offset="0x5080" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of the PDS->USC from MCU for TA data                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MCU_L0_WRAP_3D_CHECKSUM" acronym="CORE_MMRS_RGX_CR_MCU_L0_WRAP_3D_CHECKSUM" offset="0x5088" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of the PDS->USC from MCU for 3D data                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_UVS4_CHECKSUM" acronym="CORE_MMRS_RGX_CR_USC_UVS4_CHECKSUM" offset="0x5100" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of USC to UVS writes from USC4                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_UVS5_CHECKSUM" acronym="CORE_MMRS_RGX_CR_USC_UVS5_CHECKSUM" offset="0x5108" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             Checksum of USC to UVS writes from USC5                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_CHECKSUM_NO_ADDR" acronym="CORE_MMRS_RGX_CR_PBE_CHECKSUM_NO_ADDR" offset="0x5160" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             No address checksum of PBE memory writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_COUNTER" acronym="CORE_MMRS_RGX_CR_PERF_COUNTER" offset="0x6000" width="64" description="">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="RESET" width="1" begin="0" end="0" resetval="0x0" description="                             A write of 1 to this register resets the Cycle Counters and holds them in Reset.                              A write of 0 enables them for Counting                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_TA_PHASE" acronym="CORE_MMRS_RGX_CR_PERF_TA_PHASE" offset="0x6008" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of TA phases completed                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_3D_PHASE" acronym="CORE_MMRS_RGX_CR_PERF_3D_PHASE" offset="0x6010" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of 3D phases completed                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_COMPUTE_PHASE" acronym="CORE_MMRS_RGX_CR_PERF_COMPUTE_PHASE" offset="0x6018" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of Compute phases completed                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_TA_CYCLE" acronym="CORE_MMRS_RGX_CR_PERF_TA_CYCLE" offset="0x6020" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles spent in TA phases                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_3D_CYCLE" acronym="CORE_MMRS_RGX_CR_PERF_3D_CYCLE" offset="0x6028" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles spent in 3D phases                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_COMPUTE_CYCLE" acronym="CORE_MMRS_RGX_CR_PERF_COMPUTE_CYCLE" offset="0x6030" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles spent in Compute phases                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_TA_OR_3D_CYCLE" acronym="CORE_MMRS_RGX_CR_PERF_TA_OR_3D_CYCLE" offset="0x6038" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles spent in TA phases or 3D phases                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_INITIAL_TA_CYCLE" acronym="CORE_MMRS_RGX_CR_PERF_INITIAL_TA_CYCLE" offset="0x6040" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles spent in TA phases before the first 3D phase                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_FINAL_3D_CYCLE" acronym="CORE_MMRS_RGX_CR_PERF_FINAL_3D_CYCLE" offset="0x6048" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles spent in the last 3D phase                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_BIF0_READ" acronym="CORE_MMRS_RGX_CR_PERF_BIF0_READ" offset="0x6050" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of BIF0-to-SLC reads                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_BIF0_WRITE" acronym="CORE_MMRS_RGX_CR_PERF_BIF0_WRITE" offset="0x6058" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of BIF0-to-SLC writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_BIF0_BYTE_WRITE" acronym="CORE_MMRS_RGX_CR_PERF_BIF0_BYTE_WRITE" offset="0x6060" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of BIF0-to-SLC bytes written                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_BIF0_READ_STALL" acronym="CORE_MMRS_RGX_CR_PERF_BIF0_READ_STALL" offset="0x6068" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of BIF0-to-SLC read stalls                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_BIF0_WRITE_STALL" acronym="CORE_MMRS_RGX_CR_PERF_BIF0_WRITE_STALL" offset="0x6070" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of BIF0-to-SLC write stalls                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC0_READ" acronym="CORE_MMRS_RGX_CR_PERF_SLC0_READ" offset="0x60A0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of SLC-to-MEM interface 0 reads                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC0_WRITE" acronym="CORE_MMRS_RGX_CR_PERF_SLC0_WRITE" offset="0x60A8" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of SLC-to-MEM interface 0 writes                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC0_BYTE_WRITE" acronym="CORE_MMRS_RGX_CR_PERF_SLC0_BYTE_WRITE" offset="0x60B0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of SLC-to-MEM interface 0 bytes written                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC0_READ_STALL" acronym="CORE_MMRS_RGX_CR_PERF_SLC0_READ_STALL" offset="0x60B8" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of SLC-to-MEM interface 0 command stalls                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC0_WRITE_STALL" acronym="CORE_MMRS_RGX_CR_PERF_SLC0_WRITE_STALL" offset="0x60C0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of SLC-to-MEM insterface 0 write channel stalls                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE0_IN" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE0_IN" offset="0x60F0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 0 accesses into the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE1_IN" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE1_IN" offset="0x60F8" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 1 accesses into the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE0_OUT" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE0_OUT" offset="0x6100" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 0 accesses out of the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE1_OUT" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE1_OUT" offset="0x6108" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 1 accesses out of the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE2_OUT" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE2_OUT" offset="0x6110" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 2 accesses out of the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC0_READ_ID_STALL" acronym="CORE_MMRS_RGX_CR_PERF_SLC0_READ_ID_STALL" offset="0x6118" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles the SLC spends stalled because all Read IDs on memory interface 0 are currently in use                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC0_WRITE_ID_STALL" acronym="CORE_MMRS_RGX_CR_PERF_SLC0_WRITE_ID_STALL" offset="0x6120" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles the SLC spends stalled because all Write IDs on memory interface 0 are currently in use                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE3_OUT" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE3_OUT" offset="0x6138" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 3 accesses out of the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE2_IN" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE2_IN" offset="0x6190" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 2 accesses into the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE3_IN" acronym="CORE_MMRS_RGX_CR_PERF_SLC_BURST_SIZE3_IN" offset="0x6198" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="                             The number of burstlength 3 accesses into the Burst Combiner                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_3D_SPINUP" acronym="CORE_MMRS_RGX_CR_PERF_3D_SPINUP" offset="0x6220" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="CYCLES" width="32" begin="31" end="0" resetval="0x0" description="                             The number of cycles it takes the 3D pipeline to spin-up                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_POWER_ESTIMATE_REQ_RST" acronym="CORE_MMRS_RGX_CR_POWER_ESTIMATE_REQ_RST" offset="0x6300" width="64" description="
                        Power estimate Request/Reset - The generation of the power estimate will be initiated upon a write to the power
                        managment register.  This will be driven down to the relevant blocks to reset the counters and also to start
                        counting the activity.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="VALUE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_POWER_ESTIMATE_SAMPLE_COUNT" acronym="CORE_MMRS_RGX_CR_POWER_ESTIMATE_SAMPLE_COUNT" offset="0x6310" width="64" description="
                        Power Estimate Sample Count - This defines the number of cycles over which power monitoring will occur.
                          When the
                        POWER_ESTIMIATE_REQ_RST is written to POWER_ESTIMATE_SAMPLE_COUNT will begin to count down from its default value.
                        
                        When this count reaches zero, this marks the point at which the various Power Monitoring Register values are to be
                        captured, marking the end of the sample period.
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_POWER_ESTIMATE_READY" acronym="CORE_MMRS_RGX_CR_POWER_ESTIMATE_READY" offset="0x6318" width="64" description="
                        Power estimate Ready - A system event (portmap signal and maskable interrupt) is output when the power estimate has
                        been completed and the power monitor register is updated.
                         Logic or firmware or both will manage the SOC response
                        to the event.   This flag means the counter can be read from the relevant register.
                        
                    ">
		<bitfield id="RESERVED_15" width="49" begin="63" end="15" resetval="0x0" description="" range="63 - 15" rwaccess="R"/> 
		<bitfield id="SLC" width="1" begin="14" end="14" resetval="0x0" description="" range="14" rwaccess="R"/> 
		<bitfield id="TILING" width="1" begin="13" end="13" resetval="0x0" description="" range="13" rwaccess="R"/> 
		<bitfield id="JONES" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R"/> 
		<bitfield id="RESERVED_10" width="2" begin="11" end="10" resetval="0x0" description="" range="11 - 10" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="9" end="9" resetval="0x0" description="" range="9" rwaccess="R"/> 
		<bitfield id="RASTERISATION" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R"/> 
		<bitfield id="HUB" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R"/> 
		<bitfield id="BIFPMCACHE" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="RESERVED_5" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="TPU_MCU" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R"/> 
		<bitfield id="RESERVED_1" width="3" begin="3" end="1" resetval="0x0" description="" range="3 - 1" rwaccess="R"/> 
		<bitfield id="USC" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_POWER_ESTIMATE_GAIN_COEFF" acronym="CORE_MMRS_RGX_CR_POWER_ESTIMATE_GAIN_COEFF" offset="0x6320" width="64" description="
                        Final Gain coefficient to apply to summation of all power monitoring quotients
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_POWER_ESTIMATE_RESULT" acronym="CORE_MMRS_RGX_CR_POWER_ESTIMATE_RESULT" offset="0x6328" width="64" description="
                        Power Estimate Result.  This represents the estimation of the total system power usage.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PERF_COUNT_MODE_ONLY" acronym="CORE_MMRS_RGX_CR_PERF_COUNT_MODE_ONLY" offset="0x6330" width="64" description="
                        This register bit set means we need to do only perf-counter gathering and nothing to do with pwr-perf related counting
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="VALUE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_AVG_NON_CRITICAL_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_AVG_NON_CRITICAL_MEM0_LATENCY" offset="0x6500" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x0" description="                             The average number of read latency cycles incur at external memory for non critical tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MIN_NON_CRITICAL_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_MIN_NON_CRITICAL_MEM0_LATENCY" offset="0x6508" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x4095" description="                             The min number of read latency cycles incur at external memory for non critical tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MAX_NON_CRITICAL_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_MAX_NON_CRITICAL_MEM0_LATENCY" offset="0x6510" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x0" description="                             The max number of read latency cycles incur at external memory for non critical tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_AVG_CRITICAL_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_AVG_CRITICAL_MEM0_LATENCY" offset="0x6518" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x0" description="                             The average number of read latency cycles incur at external memory for critical tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MIN_CRITICAL_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_MIN_CRITICAL_MEM0_LATENCY" offset="0x6520" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x4095" description="                             The min number of read latency cycles incur at external memory for critical tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MAX_CRITICAL_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_MAX_CRITICAL_MEM0_LATENCY" offset="0x6528" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x0" description="                             The max number of read latency cycles incur at external memory for critical tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USER_DEFINED_MEM0_MH_TAG" acronym="CORE_MMRS_RGX_CR_USER_DEFINED_MEM0_MH_TAG" offset="0x6530" width="64" description="
                        Writing '1' followed by mh_tag value at the lsb end of this register starts the user defined mh_tag value for latency calculation.
                        
                        Default value is zero where this feature is turned off.
                        Bit [6]   - Enable bit to turn on user defined mh_tag value latency calculation.
                        
                        Bit [5:0] - Desired mh_tag value for latency calculation.
                        
                        
                    ">
		<bitfield id="RESERVED_7" width="57" begin="63" end="7" resetval="0x0" description="" range="63 - 7" rwaccess="R"/> 
		<bitfield id="VALUE" width="7" begin="6" end="0" resetval="0x0" description="" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_AVG_USER_MH_TAG_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_AVG_USER_MH_TAG_MEM0_LATENCY" offset="0x6538" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x0" description="                             The average number of read latency cycles incur at external memory for user_defined tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MIN_USER_MH_TAG_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_MIN_USER_MH_TAG_MEM0_LATENCY" offset="0x6540" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x4095" description="                             The min number of read latency cycles incur at external memory for user defined tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MAX_USER_MH_TAG_MEM0_LATENCY" acronym="CORE_MMRS_RGX_CR_MAX_USER_MH_TAG_MEM0_LATENCY" offset="0x6548" width="64" description="">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x0" description="                             The max number of read latency cycles incur at external memory for user defined tag                          " range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MIN_NON_CRITICAL_MEM0_LATENCY_MH_TAG" acronym="CORE_MMRS_RGX_CR_MIN_NON_CRITICAL_MEM0_LATENCY_MH_TAG" offset="0x6550" width="64" description="">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="                             The mh_tag value of min read latency cycles for non critical tag                         " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MAX_NON_CRITICAL_MEM0_LATENCY_MH_TAG" acronym="CORE_MMRS_RGX_CR_MAX_NON_CRITICAL_MEM0_LATENCY_MH_TAG" offset="0x6558" width="64" description="">
		<bitfield id="RESERVED_6" width="58" begin="63" end="6" resetval="0x0" description="" range="63 - 6" rwaccess="R"/> 
		<bitfield id="VALUE" width="6" begin="5" end="0" resetval="0x0" description="                             The mh_tag value of max read latency cycles for non critical tag                         " range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF" acronym="CORE_MMRS_RGX_CR_TA_PERF" offset="0x7600" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="CLR_3" width="1" begin="4" end="4" resetval="0x0" description="                             clear counter 3                         " range="4" rwaccess="R/W"/> 
		<bitfield id="CLR_2" width="1" begin="3" end="3" resetval="0x0" description="                             clear counter 2                         " range="3" rwaccess="R/W"/> 
		<bitfield id="CLR_1" width="1" begin="2" end="2" resetval="0x0" description="                             clear counter 1                         " range="2" rwaccess="R/W"/> 
		<bitfield id="CLR_0" width="1" begin="1" end="1" resetval="0x0" description="                             clear counter 0                         " range="1" rwaccess="R/W"/> 
		<bitfield id="CTRL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             enables the perf bus counters                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_SELECT0" acronym="CORE_MMRS_RGX_CR_TA_PERF_SELECT0" offset="0x7608" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_SELECT1" acronym="CORE_MMRS_RGX_CR_TA_PERF_SELECT1" offset="0x7610" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_SELECT2" acronym="CORE_MMRS_RGX_CR_TA_PERF_SELECT2" offset="0x7618" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_SELECT3" acronym="CORE_MMRS_RGX_CR_TA_PERF_SELECT3" offset="0x7620" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_SELECTED_BITS" acronym="CORE_MMRS_RGX_CR_TA_PERF_SELECTED_BITS" offset="0x7648" width="64" description="">
		<bitfield id="REG3" width="16" begin="63" end="48" resetval="0x0" description="                             present bus signals counter 3                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="REG2" width="16" begin="47" end="32" resetval="0x0" description="                             present bus signals counter 2                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="REG1" width="16" begin="31" end="16" resetval="0x0" description="                             persent bus signals counter 1                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="REG0" width="16" begin="15" end="0" resetval="0x0" description="                             present bus signals counter 0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_0" acronym="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_0" offset="0x7650" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_1" acronym="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_1" offset="0x7658" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_2" acronym="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_2" offset="0x7660" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_3" acronym="CORE_MMRS_RGX_CR_TA_PERF_COUNTER_3" offset="0x7668" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF" offset="0x7700" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="CLR_3" width="1" begin="4" end="4" resetval="0x0" description="                             clear counter 3                         " range="4" rwaccess="R/W"/> 
		<bitfield id="CLR_2" width="1" begin="3" end="3" resetval="0x0" description="                             clear counter 2                         " range="3" rwaccess="R/W"/> 
		<bitfield id="CLR_1" width="1" begin="2" end="2" resetval="0x0" description="                             clear counter 1                         " range="2" rwaccess="R/W"/> 
		<bitfield id="CLR_0" width="1" begin="1" end="1" resetval="0x0" description="                             clear counter 0                         " range="1" rwaccess="R/W"/> 
		<bitfield id="CTRL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             enables the perf bus counters                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT0" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT0" offset="0x7708" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenrasterisationtion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT1" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT1" offset="0x7710" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenrasterisationtion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT2" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT2" offset="0x7718" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenrasterisationtion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT3" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECT3" offset="0x7720" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenrasterisationtion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECTED_BITS" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_SELECTED_BITS" offset="0x7748" width="64" description="">
		<bitfield id="REG3" width="16" begin="63" end="48" resetval="0x0" description="                             present bus signals counter 3                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="REG2" width="16" begin="47" end="32" resetval="0x0" description="                             present bus signals counter 2                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="REG1" width="16" begin="31" end="16" resetval="0x0" description="                             persent bus signals counter 1                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="REG0" width="16" begin="15" end="0" resetval="0x0" description="                             present bus signals counter 0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_0" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_0" offset="0x7750" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_1" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_1" offset="0x7758" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_2" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_2" offset="0x7760" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_3" acronym="CORE_MMRS_RGX_CR_RASTERISATION_PERF_COUNTER_3" offset="0x7768" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF" offset="0x7800" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="CLR_3" width="1" begin="4" end="4" resetval="0x0" description="                             clear counter 3                         " range="4" rwaccess="R/W"/> 
		<bitfield id="CLR_2" width="1" begin="3" end="3" resetval="0x0" description="                             clear counter 2                         " range="3" rwaccess="R/W"/> 
		<bitfield id="CLR_1" width="1" begin="2" end="2" resetval="0x0" description="                             clear counter 1                         " range="2" rwaccess="R/W"/> 
		<bitfield id="CLR_0" width="1" begin="1" end="1" resetval="0x0" description="                             clear counter 0                         " range="1" rwaccess="R/W"/> 
		<bitfield id="CTRL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             enables the perf bus counters                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT0" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT0" offset="0x7808" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenhub_bifpmcachetion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT1" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT1" offset="0x7810" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenhub_bifpmcachetion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT2" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT2" offset="0x7818" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenhub_bifpmcachetion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT3" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECT3" offset="0x7820" width="64" description="">
		<bitfield id="RESERVED_22" width="42" begin="63" end="22" resetval="0x0" description="" range="63 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenhub_bifpmcachetion for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECTED_BITS" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_SELECTED_BITS" offset="0x7848" width="64" description="">
		<bitfield id="REG3" width="16" begin="63" end="48" resetval="0x0" description="                             present bus signals counter 3                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="REG2" width="16" begin="47" end="32" resetval="0x0" description="                             present bus signals counter 2                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="REG1" width="16" begin="31" end="16" resetval="0x0" description="                             persent bus signals counter 1                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="REG0" width="16" begin="15" end="0" resetval="0x0" description="                             present bus signals counter 0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_0" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_0" offset="0x7850" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_1" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_1" offset="0x7858" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_2" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_2" offset="0x7860" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_3" acronym="CORE_MMRS_RGX_CR_HUB_BIFPMCACHE_PERF_COUNTER_3" offset="0x7868" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF" offset="0x7900" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="CLR_3" width="1" begin="4" end="4" resetval="0x0" description="                             clear counter 3                         " range="4" rwaccess="R/W"/> 
		<bitfield id="CLR_2" width="1" begin="3" end="3" resetval="0x0" description="                             clear counter 2                         " range="3" rwaccess="R/W"/> 
		<bitfield id="CLR_1" width="1" begin="2" end="2" resetval="0x0" description="                             clear counter 1                         " range="2" rwaccess="R/W"/> 
		<bitfield id="CLR_0" width="1" begin="1" end="1" resetval="0x0" description="                             clear counter 0                         " range="1" rwaccess="R/W"/> 
		<bitfield id="CTRL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             enables the perf bus counters                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT0" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT0" offset="0x7908" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT1" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT1" offset="0x7910" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT2" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT2" offset="0x7918" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT3" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECT3" offset="0x7920" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECTED_BITS" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_SELECTED_BITS" offset="0x7948" width="64" description="">
		<bitfield id="REG3" width="16" begin="63" end="48" resetval="0x0" description="                             present bus signals counter 3                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="REG2" width="16" begin="47" end="32" resetval="0x0" description="                             present bus signals counter 2                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="REG1" width="16" begin="31" end="16" resetval="0x0" description="                             persent bus signals counter 1                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="REG0" width="16" begin="15" end="0" resetval="0x0" description="                             present bus signals counter 0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_0" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_0" offset="0x7950" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_1" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_1" offset="0x7958" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_2" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_2" offset="0x7960" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_3" acronym="CORE_MMRS_RGX_CR_TPU_MCU_L0_PERF_COUNTER_3" offset="0x7968" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_TPU_LOW_PRECISION_ENABLE" acronym="CORE_MMRS_RGX_CR_USC_TPU_LOW_PRECISION_ENABLE" offset="0x8020" width="64" description="
                        Enable signal to use low precision across USC and TPU (TAG) in coordinates,
                         gradients and LOD value (calculated or supplied)
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="VALUE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF" acronym="CORE_MMRS_RGX_CR_USC_PERF" offset="0x8100" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="CLR_3" width="1" begin="4" end="4" resetval="0x0" description="                             clear counter 3                         " range="4" rwaccess="R/W"/> 
		<bitfield id="CLR_2" width="1" begin="3" end="3" resetval="0x0" description="                             clear counter 2                         " range="3" rwaccess="R/W"/> 
		<bitfield id="CLR_1" width="1" begin="2" end="2" resetval="0x0" description="                             clear counter 1                         " range="2" rwaccess="R/W"/> 
		<bitfield id="CLR_0" width="1" begin="1" end="1" resetval="0x0" description="                             clear counter 0                         " range="1" rwaccess="R/W"/> 
		<bitfield id="CTRL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             enables the perf bus counters                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_SELECT0" acronym="CORE_MMRS_RGX_CR_USC_PERF_SELECT0" offset="0x8108" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenusction for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_SELECT1" acronym="CORE_MMRS_RGX_CR_USC_PERF_SELECT1" offset="0x8110" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenusction for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_SELECT2" acronym="CORE_MMRS_RGX_CR_USC_PERF_SELECT2" offset="0x8118" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenusction for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_SELECT3" acronym="CORE_MMRS_RGX_CR_USC_PERF_SELECT3" offset="0x8120" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the min batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documenusction for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_SELECTED_BITS" acronym="CORE_MMRS_RGX_CR_USC_PERF_SELECTED_BITS" offset="0x8148" width="64" description="">
		<bitfield id="REG3" width="16" begin="63" end="48" resetval="0x0" description="                             present bus signals counter 3                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="REG2" width="16" begin="47" end="32" resetval="0x0" description="                             present bus signals counter 2                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="REG1" width="16" begin="31" end="16" resetval="0x0" description="                             persent bus signals counter 1                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="REG0" width="16" begin="15" end="0" resetval="0x0" description="                             present bus signals counter 0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_0" acronym="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_0" offset="0x8150" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_1" acronym="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_1" offset="0x8158" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_2" acronym="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_2" offset="0x8160" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_3" acronym="CORE_MMRS_RGX_CR_USC_PERF_COUNTER_3" offset="0x8168" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF" acronym="CORE_MMRS_RGX_CR_PBE_PERF" offset="0x8478" width="64" description="">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="CLR_3" width="1" begin="4" end="4" resetval="0x0" description="                             clear counter 3                         " range="4" rwaccess="R/W"/> 
		<bitfield id="CLR_2" width="1" begin="3" end="3" resetval="0x0" description="                             clear counter 2                         " range="3" rwaccess="R/W"/> 
		<bitfield id="CLR_1" width="1" begin="2" end="2" resetval="0x0" description="                             clear counter 1                         " range="2" rwaccess="R/W"/> 
		<bitfield id="CLR_0" width="1" begin="1" end="1" resetval="0x0" description="                             clear counter 0                         " range="1" rwaccess="R/W"/> 
		<bitfield id="CTRL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             enables the perf bus counters                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_SELECT0" acronym="CORE_MMRS_RGX_CR_PBE_PERF_SELECT0" offset="0x8480" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the max batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_SELECT1" acronym="CORE_MMRS_RGX_CR_PBE_PERF_SELECT1" offset="0x8488" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the max batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_SELECT2" acronym="CORE_MMRS_RGX_CR_PBE_PERF_SELECT2" offset="0x8490" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the max batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_SELECT3" acronym="CORE_MMRS_RGX_CR_PBE_PERF_SELECT3" offset="0x84A0" width="64" description="">
		<bitfield id="RESERVED_62" width="2" begin="63" end="62" resetval="0x0" description="" range="63 - 62" rwaccess="R"/> 
		<bitfield id="BATCH_MAX" width="14" begin="61" end="48" resetval="0x16383" description="                             this is the max batch number which will be counted in this group                         " range="61 - 48" rwaccess="R/W"/> 
		<bitfield id="RESERVED_46" width="2" begin="47" end="46" resetval="0x0" description="" range="47 - 46" rwaccess="R"/> 
		<bitfield id="BATCH_MIN" width="14" begin="45" end="32" resetval="0x0" description="                             this is the min batch number which will be counted in this group                         " range="45 - 32" rwaccess="R/W"/> 
		<bitfield id="RESERVED_22" width="10" begin="31" end="22" resetval="0x0" description="" range="31 - 22" rwaccess="R"/> 
		<bitfield id="MODE" width="1" begin="21" end="21" resetval="0x0" description="                             reduction mode, 0: bitwise increments, 1: unsigned count increment                         " range="21" rwaccess="R/W"/> 
		<bitfield id="GROUP_SELECT" width="5" begin="20" end="16" resetval="0x0" description="                             group select, see full PERF documentation for signals in each group                         " range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="BIT_SELECT" width="16" begin="15" end="0" resetval="0x0" description="                             bit mask for enabled signals in group                         " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_SELECTED_BITS" acronym="CORE_MMRS_RGX_CR_PBE_PERF_SELECTED_BITS" offset="0x84A8" width="64" description="">
		<bitfield id="REG3" width="16" begin="63" end="48" resetval="0x0" description="                             present bus signals counter 3                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="REG2" width="16" begin="47" end="32" resetval="0x0" description="                             present bus signals counter 2                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="REG1" width="16" begin="31" end="16" resetval="0x0" description="                             persent bus signals counter 1                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="REG0" width="16" begin="15" end="0" resetval="0x0" description="                             present bus signals counter 0                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_0" acronym="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_0" offset="0x84B0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_1" acronym="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_1" offset="0x84B8" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_2" acronym="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_2" offset="0x84C0" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_3" acronym="CORE_MMRS_RGX_CR_PBE_PERF_COUNTER_3" offset="0x84C8" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="REG" width="32" begin="31" end="0" resetval="0x0" description="                             counter a0                         " range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_CHECKSUM_PBE_3D" acronym="CORE_MMRS_RGX_CR_TRP_CHECKSUM_PBE_3D" offset="0x9100" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_CHECKSUM_ZLS_UNCOMPRESSED" acronym="CORE_MMRS_RGX_CR_TRP_CHECKSUM_ZLS_UNCOMPRESSED" offset="0x9110" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_CHECKSUM_ZLS_COMPRESSED" acronym="CORE_MMRS_RGX_CR_TRP_CHECKSUM_ZLS_COMPRESSED" offset="0x9118" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_CHECKSUM_TPW" acronym="CORE_MMRS_RGX_CR_TRP_CHECKSUM_TPW" offset="0x9120" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_CHECKSUM_TE_REGION" acronym="CORE_MMRS_RGX_CR_TRP_CHECKSUM_TE_REGION" offset="0x9128" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_CHECKSUM_TE_CONTROL" acronym="CORE_MMRS_RGX_CR_TRP_CHECKSUM_TE_CONTROL" offset="0x9130" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_CLEAR" acronym="CORE_MMRS_RGX_CR_TRP_CLEAR" offset="0x9138" width="64" description="
                        At the end of a processing phase where TRP is enabled, after having read the relevant status registers,
                         the FW shall write to this register in order to clear the status flags.
                        
                        The FW shall write '1' to the field corresponding to the processing phase.
                        
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="FRAG_3D" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="W"/> 
		<bitfield id="GEOM" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_FILTER" acronym="CORE_MMRS_RGX_CR_TRP_FILTER" offset="0x9140" width="64" description="
                        This register designates which TRP Filters shall discard the protected 'safety' transactions for the respective processing phase 
                    ">
		<bitfield id="RESERVED_2" width="62" begin="63" end="2" resetval="0x0" description="" range="63 - 2" rwaccess="R"/> 
		<bitfield id="FRAG_3D" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="GEOM" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_DMA_CHECKSUM_DATA_COMP" acronym="CORE_MMRS_RGX_CR_USC_DMA_CHECKSUM_DATA_COMP" offset="0x9148" width="64" description="
                        Checksum of protected compute workloads on USC to TPU_MCU data path
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="VALUE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_DMA_CHECKSUM_OP_COMP" acronym="CORE_MMRS_RGX_CR_USC_DMA_CHECKSUM_OP_COMP" offset="0x9150" width="64" description="
                        Writes to this register will clear compute checksums generated for USC to TPU_MCU datapath
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_USC_DMA_HEAP_COMP" acronym="CORE_MMRS_RGX_CR_USC_DMA_HEAP_COMP" offset="0x9158" width="64" description="
                        Defines the address stride of the duplicate buffer for safe compute operations
                        The stride is 4K aligned
                    ">
		<bitfield id="RESERVED_40" width="24" begin="63" end="40" resetval="0x0" description="" range="63 - 40" rwaccess="R"/> 
		<bitfield id="STRIDE" width="28" begin="39" end="12" resetval="0x0" description="" range="39 - 12" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="12" begin="11" end="0" resetval="0x0" description="" range="11 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_DUMMY_PM" acronym="CORE_MMRS_RGX_CR_TRP_DUMMY_PM" offset="0x9160" width="64" description="
                        A write of '1' to this register resets the Dummy PM allocation counters to zero.
                         This will guarantee that the next pages
                        allocated will start from 0.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="                             Clear Dummy PM allocations, a write to this register results in a one cycle pulse                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_DUMMY_PM_TE_PAGE" acronym="CORE_MMRS_RGX_CR_TRP_DUMMY_PM_TE_PAGE" offset="0x9168" width="64" description="
                        The reset value of the TE vpage for dummy PM, in 8KB granularity.
                        
                    ">
		<bitfield id="RESERVED_34" width="30" begin="63" end="34" resetval="0x0" description="" range="63 - 34" rwaccess="R"/> 
		<bitfield id="ADDR" width="21" begin="33" end="13" resetval="0x0" description="" range="33 - 13" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="13" begin="12" end="0" resetval="0x0" description="" range="12 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_DUMMY_PM_TPW_PAGE" acronym="CORE_MMRS_RGX_CR_TRP_DUMMY_PM_TPW_PAGE" offset="0x9170" width="64" description="
                        The reset value of the TPW vpage for dummy PM, in 8KB granularity.
                        
                    ">
		<bitfield id="RESERVED_34" width="30" begin="63" end="34" resetval="0x0" description="" range="63 - 34" rwaccess="R"/> 
		<bitfield id="ADDR" width="21" begin="33" end="13" resetval="0x0" description="" range="33 - 13" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="13" begin="12" end="0" resetval="0x0" description="" range="12 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_TRUST" acronym="CORE_MMRS_RGX_CR_BIF_TRUST" offset="0xA000" width="64" description="
                        Define Requestors/Data Masters which are Trusted/Untrusted and enable/disable the Memory Bus Security feature within the Core 
                        When enabled the GPU will emit the security signals out through the external memory interface.
                        
                    ">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="16" end="16" resetval="0x0" description="                             Enable Security feature: 0x1 = Enabled, 0x0 = Disabled                         " range="16" rwaccess="R/W"/> 
		<bitfield id="DM_TRUSTED" width="7" begin="15" end="9" resetval="0x0" description="                             Mask of bits which defines which of the remaining Data Masters are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="OTHER_COMPUTE_DM_TRUSTED" width="1" begin="8" end="8" resetval="0x0" description="                             Defines whether other accesses with the Compute DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="8" rwaccess="R/W"/> 
		<bitfield id="MCU_COMPUTE_DM_TRUSTED" width="1" begin="7" end="7" resetval="0x0" description="                             Defines whether MCU accesses with the Compute DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="7" rwaccess="R/W"/> 
		<bitfield id="PBE_COMPUTE_DM_TRUSTED" width="1" begin="6" end="6" resetval="0x0" description="                             Defines whether PBE accesses with the Compute DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="6" rwaccess="R/W"/> 
		<bitfield id="OTHER_PIXEL_DM_TRUSTED" width="1" begin="5" end="5" resetval="0x0" description="                             Defines whether other accesses with the Pixel DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="5" rwaccess="R/W"/> 
		<bitfield id="MCU_PIXEL_DM_TRUSTED" width="1" begin="4" end="4" resetval="0x0" description="                             Defines whether MCU accesses with the Pixel DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="4" rwaccess="R/W"/> 
		<bitfield id="PBE_PIXEL_DM_TRUSTED" width="1" begin="3" end="3" resetval="0x0" description="                             Defines whether PBE accesses with the Pixel DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="3" rwaccess="R/W"/> 
		<bitfield id="OTHER_VERTEX_DM_TRUSTED" width="1" begin="2" end="2" resetval="0x0" description="                             Defines whether other accesses with the Vertex DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="2" rwaccess="R/W"/> 
		<bitfield id="MCU_VERTEX_DM_TRUSTED" width="1" begin="1" end="1" resetval="0x0" description="                             Defines whether MCU accesses with the Vertex DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="1" rwaccess="R/W"/> 
		<bitfield id="PBE_VERTEX_DM_TRUSTED" width="1" begin="0" end="0" resetval="0x0" description="                             Defines whether PBE accesses with the Vertex DM are trusted: 0x1 = Trusted,                              0x0 = Untrusted                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SYS_BUS_SECURE" acronym="CORE_MMRS_RGX_CR_SYS_BUS_SECURE" offset="0xA100" width="64" description="
                        Setting this register secures the IMG Configuration Registers from the System Bus.
                         In secure mode all registers have read access only by default.
                        
                        When secure mode is being set, the register must be read back to confirm that the value has propagated throug the pipeline.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x1" description="                             &#60;p>0 = No System Bus Security&#60;/p>&#60;p>1 = System Bus Restricted&#60;/p>                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_ENABLE" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_ENABLE" offset="0xB000" width="64" description="
                        This register globally enables per DM pipeline statistics counters.
                        
                        Set this register to '1' to allow pipeline statistics counters to increment.
                        
                        Set this register to '0' to inhibit pipeline statistics from incrementing.
                        
                        These fields should always be set to '0' when it is known that pipeline statistics are not required in order to reduce power.
                        
                    ">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="COMPUTE" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="R/W"/> 
		<bitfield id="RESERVED_9" width="7" begin="15" end="9" resetval="0x0" description="" range="15 - 9" rwaccess="R"/> 
		<bitfield id="_3D" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_1" width="7" begin="7" end="1" resetval="0x0" description="" range="7 - 1" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_CLEAR" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_CLEAR" offset="0xB008" width="64" description="
                        Writing '1' to fields of this register resets the pipeline statistics counters per DM
                        The pipeline statistics should normally be cleared before each TA,
                         3D or Compute kick
                    ">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="COMPUTE" width="1" begin="16" end="16" resetval="0x0" description="" range="16" rwaccess="W"/> 
		<bitfield id="RESERVED_9" width="7" begin="15" end="9" resetval="0x0" description="" range="15 - 9" rwaccess="R"/> 
		<bitfield id="_3D" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="W"/> 
		<bitfield id="RESERVED_1" width="7" begin="7" end="1" resetval="0x0" description="" range="7 - 1" rwaccess="R"/> 
		<bitfield id="TA" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_IA_VERTICES" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_IA_VERTICES" offset="0xB010" width="64" description="
                        Number of vertices the Input Assembly stage generated (not subtracting any caching)
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_IA_PRIMITIVES" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_IA_PRIMITIVES" offset="0xB018" width="64" description="
                        Number of primitives the Input Assembly stage generated
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_VS_INVOCATIONS" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_VS_INVOCATIONS" offset="0xB020" width="64" description="
                        Number of times the Vertex Shader is executed
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_GS_INVOCATIONS" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_GS_INVOCATIONS" offset="0xB038" width="64" description="
                        Number of times the Geometry Shader is executed
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_GS_PRIMITIVES" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_GS_PRIMITIVES" offset="0xB040" width="64" description="
                        Number of primitives the Geometry Shader generated
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_C_INVOCATIONS" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_C_INVOCATIONS" offset="0xB048" width="64" description="
                        Number of times the Clipper is executed
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_C_PRIMITIVES" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_C_PRIMITIVES" offset="0xB050" width="64" description="
                        Number of primitives the Clipper generated
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_PS_INVOCATIONS" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_PS_INVOCATIONS" offset="0xB058" width="64" description="
                        Number of times the Pixel Shader is executed
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_PIPELINE_STATS_CS_INVOCATIONS" acronym="CORE_MMRS_RGX_CR_PIPELINE_STATS_CS_INVOCATIONS" offset="0xB060" width="64" description="
                        Number of times the Compute Shader is executed
                    ">
		<bitfield id="COUNT" width="64" begin="63" end="0" resetval="0x0" description="" range="63 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CACHE_CFI_EVENT" acronym="CORE_MMRS_RGX_CR_CACHE_CFI_EVENT" offset="0xE000" width="64" description="
                        Global Flush and Invalidation Pending bits for all Texture and Data Caches in the design.
                         The bits are set high after a Flush/Invalidate is requested and will be set low again as each cache in turn completes processing,
                         therefore the register contents should be all-zero before the operation can be considered complete.
                        
                    ">
		<bitfield id="RESERVED_41" width="23" begin="63" end="41" resetval="0x0" description="" range="63 - 41" rwaccess="R"/> 
		<bitfield id="SLC_PENDING" width="1" begin="40" end="40" resetval="0x0" description="                             1 Indicates there is a pending global CFI operation on the SLC cache                         " range="40" rwaccess="R"/> 
		<bitfield id="MCU_L1_PENDING" width="8" begin="39" end="32" resetval="0x0" description="                             1 Indicates there is a pending global CFI operation on the specified MCU L1 cache [there can be up to 8 MCU L1 caches depending on the number of clusters]                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="MCU_L0_PENDING" width="16" begin="31" end="16" resetval="0x0" description="                             1 Indicates there is a pending global CFI operation on the specified MCU L0 cache [there can be up to 16 MCU L0 caches depending on the number of clusters]                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="MADD_PENDING" width="16" begin="15" end="0" resetval="0x0" description="                             1 Indicates there is a pending global CFI operation on the specified MADD Texture cache [there can be up to 16 MADD caches depending on the number of clusters]                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MMU_CTRL_INVAL" acronym="CORE_MMRS_RGX_CR_MMU_CTRL_INVAL" offset="0xE138" width="64" description="
                        MMU invalidation control registers
                    ">
		<bitfield id="RESERVED_12" width="52" begin="63" end="12" resetval="0x0" description="" range="63 - 12" rwaccess="R"/> 
		<bitfield id="ALL_CONTEXTS" width="1" begin="11" end="11" resetval="0x0" description="                             When ALL_CONTEXTS is set, all context ids get invalidated [global invalidation]                         " range="11" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="8" begin="10" end="3" resetval="0x0" description="                             When ALL_CONTEXTS is not set, this field specifies the context id to be invalidated [per-context invalidation]                         " range="10 - 3" rwaccess="W"/> 
		<bitfield id="PC" width="1" begin="2" end="2" resetval="0x0" description="                             Invalidates PC, PD &#38; PT                         " range="2" rwaccess="W"/> 
		<bitfield id="PD" width="1" begin="1" end="1" resetval="0x0" description="                             Invalidates PD &#38; PT                         " range="1" rwaccess="W"/> 
		<bitfield id="PT" width="1" begin="0" end="0" resetval="0x0" description="                             Invalidates PT                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_BLACKPEARL_RTN_FIFO_WORD_COUNT" acronym="CORE_MMRS_RGX_CR_BIF_BLACKPEARL_RTN_FIFO_WORD_COUNT" offset="0xF220" width="64" description="
                        Blackpearl BIF return FIFO word count
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="COUNTER" width="9" begin="8" end="0" resetval="0x0" description="" range="8 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_BIF_JONES_RTN_FIFO_WORD_COUNT" acronym="CORE_MMRS_RGX_CR_BIF_JONES_RTN_FIFO_WORD_COUNT" offset="0xF228" width="64" description="
                        Jones BIF return FIFO word count
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="COUNTER" width="9" begin="8" end="0" resetval="0x0" description="" range="8 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MULTICORE_GPU" acronym="CORE_MMRS_RGX_CR_MULTICORE_GPU" offset="0xF300" width="64" description="">
		<bitfield id="RESERVED_7" width="57" begin="63" end="7" resetval="0x0" description="" range="63 - 7" rwaccess="R"/> 
		<bitfield id="CAPABILITY_FRAGMENT" width="1" begin="6" end="6" resetval="0x1" description="                             Whether or not this core has fragment capability. A value of 1 means it has the capability.                         " range="6" rwaccess="R"/> 
		<bitfield id="CAPABILITY_GEOMETRY" width="1" begin="5" end="5" resetval="0x1" description="                             Whether or not this core has geometry capability. A value of 1 means it has the capability.                         " range="5" rwaccess="R"/> 
		<bitfield id="CAPABILITY_COMPUTE" width="1" begin="4" end="4" resetval="0x1" description="                             Whether or not this core has compute capability. A value of 1 means it has the capability.                         " range="4" rwaccess="R"/> 
		<bitfield id="CAPABILITY_PRIMARY" width="1" begin="3" end="3" resetval="0x1" description="                             If this field is set to one, then this core has job synchronisation capabilities [i.                             e. via its firmware scheduler] and can be used as a Primary core.                         " range="3" rwaccess="R"/> 
		<bitfield id="ID" width="3" begin="2" end="0" resetval="0x0" description="                             The ID number of the GPU within the multicore system                         " range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MULTICORE_SYSTEM" acronym="CORE_MMRS_RGX_CR_MULTICORE_SYSTEM" offset="0xF308" width="64" description="
                        Multicore read-only count register.
                    ">
		<bitfield id="RESERVED_4" width="60" begin="63" end="4" resetval="0x0" description="" range="63 - 4" rwaccess="R"/> 
		<bitfield id="GPU_COUNT" width="4" begin="3" end="0" resetval="0x1" description="                             The number of physical cores in this Primary-Secondary group of a multicore system.                              A value of zero is meaningless. This register is set via a top level pin.                         " range="3 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MULTICORE_FRAGMENT_CTRL_COMMON" acronym="CORE_MMRS_RGX_CR_MULTICORE_FRAGMENT_CTRL_COMMON" offset="0xF310" width="64" description="
                        Multicore common fragment phase control register. This register must be the same across all instances in this Primary-Secondary group.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="WORKLOAD_TYPE" width="2" begin="31" end="30" resetval="0x0" description="                             Sets the type of workload to be executed. 0 = Execute count is per tile-group [2x2 group of 16x16 tiles] for standard 3D renders and per two-tiles for Fast/Scale renders.                              1 = Execute count is per row. Where a row is 4 [16x16] tiles high of the render width for standard 3D renders and 2 rows of [16x16] tiles for Fast/Scale renders.                              2 = Reserved. 3 = Reserved.                         " range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="WORKLOAD_EXECUTE_COUNT" width="22" begin="29" end="8" resetval="0x1" description="                             The number of workloads to process in a run, where a workload is as identified by the RGX_CR_MULTICORE_FRAGMENT_CTRL_COMMON_WORKLOAD_TYPE register.                              This register must be the same across all instances in this Primary-Secondary group.                              Setting this register to zero means that all workloads will be processed.                         " range="29 - 8" rwaccess="R/W"/> 
		<bitfield id="GPU_ENABLE" width="8" begin="7" end="0" resetval="0x1" description="                             An active high signal, one bit per GPU indicating if the fragment phase is active.                              Each GPU uses its RGX_CR_MULTICORE_FRAGMENT_CTRL_GPU_OFFSET register value to index into this register.                              This register must be the same across all instances in this Primary-Secondary group.                              Enable bits beyond GPU_COUNT shall be set to 0.                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MULTICORE_FRAGMENT_CTRL" acronym="CORE_MMRS_RGX_CR_MULTICORE_FRAGMENT_CTRL" offset="0xF318" width="64" description="
                        Multicore non-common fragment phase control register. This register can be different per Primary/Secondary instance within a group.
                        
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="GPU_OFFSET" width="3" begin="2" end="0" resetval="0x0" description="                             The index of the GPU used in the calculation of the fragment Workload Distribution.                              This register shall be different per Primary/Secondary instance within a group.                              See the Workload Distribution Scheme section for further details.                              The offset must be contiguous within the active fragment group.                              See the Workload Distribution example for more details.                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MULTICORE_COMPUTE_CTRL_COMMON" acronym="CORE_MMRS_RGX_CR_MULTICORE_COMPUTE_CTRL_COMMON" offset="0xF330" width="64" description="
                        Multicore common compute phase control register. Should be same across all instances in this Primary-Secondary group.
                        
                    ">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="WORKLOAD_TYPE" width="2" begin="31" end="30" resetval="0x0" description="                             The type of workload per WORKLOAD_EXECUTE_COUNT. 0 = workgroup.                              1, 2, 3 = reserved.                         " range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="WORKLOAD_EXECUTE_COUNT" width="22" begin="29" end="8" resetval="0x1" description="                             The number of compute workloads to process in a run.                              This register must be the same across all instances in this Primary-Secondary group.                              Setting this register to zero means that all workloads will be processed.                         " range="29 - 8" rwaccess="R/W"/> 
		<bitfield id="GPU_ENABLE" width="8" begin="7" end="0" resetval="0x1" description="                             An active high signal, one bit per GPU indicating if the compute phase is active.                              Each GPU uses its RGX_CR_MULTICORE_COMPUTE_CTRL_GPU_OFFSET register value to index into this register.                              This register must be the same across all instances in this Primary-Secondary group.                              Enable bits beyond GPU_COUNT shall be set to 0.                         " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MULTICORE_COMPUTE_CTRL" acronym="CORE_MMRS_RGX_CR_MULTICORE_COMPUTE_CTRL" offset="0xF338" width="64" description="
                        Multicore non-common compute phase control register. Can be different per Primary/Secondary instance within a group.
                        
                    ">
		<bitfield id="RESERVED_3" width="61" begin="63" end="3" resetval="0x0" description="" range="63 - 3" rwaccess="R"/> 
		<bitfield id="GPU_OFFSET" width="3" begin="2" end="0" resetval="0x0" description="                             The index of the GPU used in the calculation of the compute Workload Distribution.                              This register shall be different per Primary/Secondary instance within a group.                              The offset must be contiguous within the active compute group.                         " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ECC_RAM_ERR_INJ" acronym="CORE_MMRS_RGX_CR_ECC_RAM_ERR_INJ" offset="0xF340" width="64" description="
                        Core ECC RAM error injection control register.
                        Write a '1' to force ECC parity bit corruption on writes on all RAMs in the corresponding block and a '0' to clear
                    ">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="SLC_SIDEKICK" width="1" begin="4" end="4" resetval="0x0" description="                             ECC_RAM error injection for ALL blocks within SLC_SIDEKICK                         " range="4" rwaccess="R/W"/> 
		<bitfield id="USC" width="1" begin="3" end="3" resetval="0x0" description="                             ECC_RAM error injection for ALL blocks within USC                         " range="3" rwaccess="R/W"/> 
		<bitfield id="TPU_MCU_L0" width="1" begin="2" end="2" resetval="0x0" description="                             ECC_RAM error injection for ALL blocks within TPU_MCU_L0                         " range="2" rwaccess="R/W"/> 
		<bitfield id="RASCAL" width="1" begin="1" end="1" resetval="0x0" description="                             ECC_RAM error injection for ALL blocks within RASCAL                         " range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ECC_RAM_INIT_KICK" acronym="CORE_MMRS_RGX_CR_ECC_RAM_INIT_KICK" offset="0xF348" width="64" description="
                        Core ECC RAM Initialisation control register.
                        Write a '1' to initate ECC RAM self initialisation for all RAMs in the corresponding block and a '0' to clear
                    ">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="SLC_SIDEKICK" width="1" begin="4" end="4" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within SLC_SIDEKICK                         " range="4" rwaccess="W"/> 
		<bitfield id="USC" width="1" begin="3" end="3" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within USC                         " range="3" rwaccess="W"/> 
		<bitfield id="TPU_MCU_L0" width="1" begin="2" end="2" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within TPU_MCU_L0                         " range="2" rwaccess="W"/> 
		<bitfield id="RASCAL" width="1" begin="1" end="1" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within RASCAL                         " range="1" rwaccess="W"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_ECC_RAM_INIT_DONE" acronym="CORE_MMRS_RGX_CR_ECC_RAM_INIT_DONE" offset="0xF350" width="64" description="
                        Core ECC RAM initialisation status register.
                        Read this register to determine the initialisation status of ECC RAMs on all RAMs in the corresponding block
                    ">
		<bitfield id="RESERVED_5" width="59" begin="63" end="5" resetval="0x0" description="" range="63 - 5" rwaccess="R"/> 
		<bitfield id="SLC_SIDEKICK" width="1" begin="4" end="4" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within SLC_SIDEKICK                         " range="4" rwaccess="R"/> 
		<bitfield id="USC" width="1" begin="3" end="3" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within USC                         " range="3" rwaccess="R"/> 
		<bitfield id="TPU_MCU_L0" width="1" begin="2" end="2" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within TPU_MCU_L0                         " range="2" rwaccess="R"/> 
		<bitfield id="RASCAL" width="1" begin="1" end="1" resetval="0x0" description="                             ECC_RAM Init kick for ALL blocks within RASCAL                         " range="1" rwaccess="R"/> 
		<bitfield id="RESERVED_0" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SAFETY_EVENT_ENABLE" acronym="CORE_MMRS_RGX_CR_SAFETY_EVENT_ENABLE" offset="0xF390" width="64" description="
                        This register is used to enable Safety mechanism interrupts directly to the host
                        Writing a '1' to a bit field enables the relevant safety event
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="GPU_LOCKUP" width="1" begin="7" end="7" resetval="0x0" description="                             Set if GPU has locked up                         " range="7" rwaccess="R/W"/> 
		<bitfield id="CPU_PAGE_FAULT" width="1" begin="6" end="6" resetval="0x0" description="                             Set if a CPU page fault has been detected.                         " range="6" rwaccess="R/W"/> 
		<bitfield id="SAFE_COMPUTE_FAIL" width="1" begin="5" end="5" resetval="0x0" description="                             Set if workgroup protection checksum comparison has failed                         " range="5" rwaccess="R/W"/> 
		<bitfield id="WATCHDOG_TIMEOUT" width="1" begin="4" end="4" resetval="0x0" description="                             Set if HW watchdog timer has timed out                         " range="4" rwaccess="R/W"/> 
		<bitfield id="TRP_FAIL" width="1" begin="3" end="3" resetval="0x0" description="                             Set if TRP checksum check has failed                         " range="3" rwaccess="R/W"/> 
		<bitfield id="FAULT_FW" width="1" begin="2" end="2" resetval="0x0" description="                             Set if a parity failure has been detected  in FW processor                         " range="2" rwaccess="R/W"/> 
		<bitfield id="FAULT_GPU" width="1" begin="1" end="1" resetval="0x0" description="                             Set if a parity failure has been detected in GPU                         " range="1" rwaccess="R/W"/> 
		<bitfield id="GPU_PAGE_FAULT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a GPU page fault has been detected.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SAFETY_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_SAFETY_EVENT_STATUS" offset="0xF398" width="64" description="
                        The event status register indicate the source of an interrupt generated by the current active safety mechanisms
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="GPU_LOCKUP" width="1" begin="7" end="7" resetval="0x0" description="                             Set if GPU has locked up                         " range="7" rwaccess="R/W"/> 
		<bitfield id="CPU_PAGE_FAULT" width="1" begin="6" end="6" resetval="0x0" description="                             Set if a CPU page fault has been detected.                         " range="6" rwaccess="R/W"/> 
		<bitfield id="SAFE_COMPUTE_FAIL" width="1" begin="5" end="5" resetval="0x0" description="                             Set if workgroup protection checksum comparison has failed                         " range="5" rwaccess="R/W"/> 
		<bitfield id="WATCHDOG_TIMEOUT" width="1" begin="4" end="4" resetval="0x0" description="                             Set if HW watchdog timer has timed out                         " range="4" rwaccess="R/W"/> 
		<bitfield id="TRP_FAIL" width="1" begin="3" end="3" resetval="0x0" description="                             Set if TRP checksum check has failed                         " range="3" rwaccess="R/W"/> 
		<bitfield id="FAULT_FW" width="1" begin="2" end="2" resetval="0x0" description="                             Set if a parity failure has been detected  in FW processor                         " range="2" rwaccess="R/W"/> 
		<bitfield id="FAULT_GPU" width="1" begin="1" end="1" resetval="0x0" description="                             Set if a parity failure has been detected in GPU                         " range="1" rwaccess="R/W"/> 
		<bitfield id="GPU_PAGE_FAULT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a GPU page fault has been detected.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SAFETY_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_SAFETY_EVENT_CLEAR" offset="0xF3A0" width="64" description="
                        This register is used to clear safety event interrupts.
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="GPU_LOCKUP" width="1" begin="7" end="7" resetval="0x0" description="                             Set if GPU has locked up                         " range="7" rwaccess="W"/> 
		<bitfield id="CPU_PAGE_FAULT" width="1" begin="6" end="6" resetval="0x0" description="                             Set if a CPU page fault has been detected.                         " range="6" rwaccess="W"/> 
		<bitfield id="SAFE_COMPUTE_FAIL" width="1" begin="5" end="5" resetval="0x0" description="                             Set if workgroup protection checksum comparison has failed                         " range="5" rwaccess="W"/> 
		<bitfield id="WATCHDOG_TIMEOUT" width="1" begin="4" end="4" resetval="0x0" description="                             Set if HW watchdog timer has timed out                         " range="4" rwaccess="W"/> 
		<bitfield id="TRP_FAIL" width="1" begin="3" end="3" resetval="0x0" description="                             Set if TRP checksum check has failed                         " range="3" rwaccess="W"/> 
		<bitfield id="FAULT_FW" width="1" begin="2" end="2" resetval="0x0" description="                             Set if a parity failure has been detected  in FW processor                         " range="2" rwaccess="W"/> 
		<bitfield id="FAULT_GPU" width="1" begin="1" end="1" resetval="0x0" description="                             Set if a parity failure has been detected in GPU                         " range="1" rwaccess="W"/> 
		<bitfield id="GPU_PAGE_FAULT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a GPU page fault has been detected.                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_TRP_FAIL" acronym="CORE_MMRS_RGX_CR_TRP_FAIL" offset="0xF3A8" width="64" description="
                        Writing '1' to this register indicates a failure in TRP checksum comparison
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FAULT_FW_STATUS" acronym="CORE_MMRS_RGX_CR_FAULT_FW_STATUS" offset="0xF3B0" width="64" description="
                        Status register to indicate memory fault that has been detected in the FW processor 
                    ">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="CPU_CORRECT" width="1" begin="16" end="16" resetval="0x0" description="                             Set if a fault affecting the FW processor has been corrected                         " range="16" rwaccess="R"/> 
		<bitfield id="RESERVED_1" width="15" begin="15" end="1" resetval="0x0" description="" range="15 - 1" rwaccess="R"/> 
		<bitfield id="CPU_DETECT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a fault affecting the FW processor has been detected                         " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FAULT_FW_CLEAR" acronym="CORE_MMRS_RGX_CR_FAULT_FW_CLEAR" offset="0xF3B8" width="64" description="
                        Individually clear FAULT_FW_STATUS fields
                    ">
		<bitfield id="RESERVED_17" width="47" begin="63" end="17" resetval="0x0" description="" range="63 - 17" rwaccess="R"/> 
		<bitfield id="CPU_CORRECT" width="1" begin="16" end="16" resetval="0x0" description="                             Set if a fault affecting the FW processor has been corrected                         " range="16" rwaccess="W"/> 
		<bitfield id="RESERVED_1" width="15" begin="15" end="1" resetval="0x0" description="" range="15 - 1" rwaccess="R"/> 
		<bitfield id="CPU_DETECT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a fault affecting the FW processor has been detected                         " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FAULT_GPU_STATUS" acronym="CORE_MMRS_RGX_CR_FAULT_GPU_STATUS" offset="0xF3C0" width="64" description="
                        Status register to indicate the granularity of a memory fault that has been detected in the GPU
                    ">
		<bitfield id="RESERVED_20" width="44" begin="63" end="20" resetval="0x0" description="" range="63 - 20" rwaccess="R"/> 
		<bitfield id="SLC_SIDEKICK_CORRECT" width="1" begin="19" end="19" resetval="0x0" description="                             Set if a fault affecting any RAM in SLC_SIDEKICK layout block has been corrected.                                                       " range="19" rwaccess="R"/> 
		<bitfield id="USC_CORRECT" width="1" begin="18" end="18" resetval="0x0" description="                             Set if a fault affecting any RAM in USC layout block has been corrected.                                                       " range="18" rwaccess="R"/> 
		<bitfield id="TPU_MCU_L0_CORRECT" width="1" begin="17" end="17" resetval="0x0" description="                             Set if a fault affecting any RAM in TPU_MCU_L0 layout block has been corrected.                                                       " range="17" rwaccess="R"/> 
		<bitfield id="RASCAL_CORRECT" width="1" begin="16" end="16" resetval="0x0" description="                             Set if a fault affecting any RAM in RASCAL layout block has been corrected.                                                       " range="16" rwaccess="R"/> 
		<bitfield id="RESERVED_4" width="12" begin="15" end="4" resetval="0x0" description="" range="15 - 4" rwaccess="R"/> 
		<bitfield id="SLC_SIDEKICK_DETECT" width="1" begin="3" end="3" resetval="0x0" description="                             Set if a fault affecting any RAM in SLC_SIDEKICK layout block has been detected.                                                       " range="3" rwaccess="R"/> 
		<bitfield id="USC_DETECT" width="1" begin="2" end="2" resetval="0x0" description="                             Set if a fault affecting any RAM in USC layout block has been detected.                                                       " range="2" rwaccess="R"/> 
		<bitfield id="TPU_MCU_L0_DETECT" width="1" begin="1" end="1" resetval="0x0" description="                             Set if a fault affecting any RAM in TPU_MCU_L0 layout block has been detected.                                                       " range="1" rwaccess="R"/> 
		<bitfield id="RASCAL_DETECT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a fault affecting any RAM in RASCAL layout block has been detected.                                                       " range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FAULT_GPU_CLEAR" acronym="CORE_MMRS_RGX_CR_FAULT_GPU_CLEAR" offset="0xF3C8" width="64" description="
                        Individually clear RAM_FAULT_GPU_STATUS fields
                    ">
		<bitfield id="RESERVED_20" width="44" begin="63" end="20" resetval="0x0" description="" range="63 - 20" rwaccess="R"/> 
		<bitfield id="SLC_SIDEKICK_CORRECT" width="1" begin="19" end="19" resetval="0x0" description="                             Set if a fault affecting any RAM in SLC_SIDEKICK layout block has been corrected.                                                       " range="19" rwaccess="W"/> 
		<bitfield id="USC_CORRECT" width="1" begin="18" end="18" resetval="0x0" description="                             Set if a fault affecting any RAM in USC layout block has been corrected.                                                       " range="18" rwaccess="W"/> 
		<bitfield id="TPU_MCU_L0_CORRECT" width="1" begin="17" end="17" resetval="0x0" description="                             Set if a fault affecting any RAM in TPU_MCU_L0 layout block has been corrected.                                                       " range="17" rwaccess="W"/> 
		<bitfield id="RASCAL_CORRECT" width="1" begin="16" end="16" resetval="0x0" description="                             Set if a fault affecting any RAM in RASCAL layout block has been corrected.                                                       " range="16" rwaccess="W"/> 
		<bitfield id="RESERVED_4" width="12" begin="15" end="4" resetval="0x0" description="" range="15 - 4" rwaccess="R"/> 
		<bitfield id="SLC_SIDEKICK_DETECT" width="1" begin="3" end="3" resetval="0x0" description="                             Set if a fault affecting any RAM in SLC_SIDEKICK layout block has been detected.                                                       " range="3" rwaccess="W"/> 
		<bitfield id="USC_DETECT" width="1" begin="2" end="2" resetval="0x0" description="                             Set if a fault affecting any RAM in USC layout block has been detected.                                                       " range="2" rwaccess="W"/> 
		<bitfield id="TPU_MCU_L0_DETECT" width="1" begin="1" end="1" resetval="0x0" description="                             Set if a fault affecting any RAM in TPU_MCU_L0 layout block has been detected.                                                       " range="1" rwaccess="W"/> 
		<bitfield id="RASCAL_DETECT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a fault affecting any RAM in RASCAL layout block has been detected.                                                       " range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_FILTER_FAULT_CORRECTION" acronym="CORE_MMRS_RGX_CR_FILTER_FAULT_CORRECTION" offset="0xF3D0" width="64" description="
                        This register affects the category of faults that are signaled on the FAULT_GPU and FAULT_FW fields of the SAFETY_EVENT_STATUS register.
                         
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="                             0 - Only faults that were detected but not corrected are signaled .                              1 - Faults that are detected or corrected are signaled.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SAFETY_EVENT_ENABLE" acronym="CORE_MMRS_RGX_CR_MTS_SAFETY_EVENT_ENABLE" offset="0xF3D8" width="64" description="
                        This register is used to enable safety mechanism interrupts directly to the MTS
                        Writing a '1' to a bit field enables safety mechanisms to generate MTS interrupts
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="GPU_LOCKUP" width="1" begin="7" end="7" resetval="0x0" description="                             Set if GPU has locked up                         " range="7" rwaccess="R/W"/> 
		<bitfield id="CPU_PAGE_FAULT" width="1" begin="6" end="6" resetval="0x0" description="                             Set if a CPU page fault has been detected.                         " range="6" rwaccess="R/W"/> 
		<bitfield id="SAFE_COMPUTE_FAIL" width="1" begin="5" end="5" resetval="0x0" description="                             Set if workgroup protection checksum comparison has failed                         " range="5" rwaccess="R/W"/> 
		<bitfield id="WATCHDOG_TIMEOUT" width="1" begin="4" end="4" resetval="0x0" description="                             Set if HW watchdog timer has timed out                         " range="4" rwaccess="R/W"/> 
		<bitfield id="TRP_FAIL" width="1" begin="3" end="3" resetval="0x0" description="                             Set if TRP checksum check has failed                         " range="3" rwaccess="R/W"/> 
		<bitfield id="FAULT_FW" width="1" begin="2" end="2" resetval="0x0" description="                             Set if a parity failure has been detected  in FW processor                         " range="2" rwaccess="R/W"/> 
		<bitfield id="FAULT_GPU" width="1" begin="1" end="1" resetval="0x0" description="                             Set if a parity failure has been detected in GPU                         " range="1" rwaccess="R/W"/> 
		<bitfield id="GPU_PAGE_FAULT" width="1" begin="0" end="0" resetval="0x0" description="                             Set if a GPU page fault has been detected.                         " range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_SAFE_COMPUTE_FAIL" acronym="CORE_MMRS_RGX_CR_SAFE_COMPUTE_FAIL" offset="0xF3E0" width="64" description="
                        Writing '1' to this register indicates a failure in workgroup protection checksum comparison
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_GPU_LOCKUP" acronym="CORE_MMRS_RGX_CR_GPU_LOCKUP" offset="0xF3E8" width="64" description="
                        Writing '1' to this register indicates failure of GPU to complete processing a workload 
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID1" acronym="CORE_MMRS_RGX_CR_CORE_ID1" offset="0x10020" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE1" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE1" offset="0x10B00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX1" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX1" offset="0x10B98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX1" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX1" offset="0x10BA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE1" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE1" offset="0x10BA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS1_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS1_EVENT_STATUS" offset="0x10BD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS1_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS1_EVENT_CLEAR" offset="0x10BE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS1_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS1_SCRATCH0" offset="0x11A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS1_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS1_SCRATCH1" offset="0x11A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS1_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS1_SCRATCH2" offset="0x11A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS1_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS1_SCRATCH3" offset="0x11A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID2" acronym="CORE_MMRS_RGX_CR_CORE_ID2" offset="0x20020" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE2" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE2" offset="0x20B00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX2" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX2" offset="0x20B98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX2" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX2" offset="0x20BA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE2" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE2" offset="0x20BA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS2_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS2_EVENT_STATUS" offset="0x20BD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS2_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS2_EVENT_CLEAR" offset="0x20BE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS2_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS2_SCRATCH0" offset="0x21A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS2_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS2_SCRATCH1" offset="0x21A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS2_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS2_SCRATCH2" offset="0x21A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS2_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS2_SCRATCH3" offset="0x21A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID3" acronym="CORE_MMRS_RGX_CR_CORE_ID3" offset="0x30020" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE3" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE3" offset="0x30B00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX3" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX3" offset="0x30B98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX3" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX3" offset="0x30BA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE3" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE3" offset="0x30BA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS3_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS3_EVENT_STATUS" offset="0x30BD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS3_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS3_EVENT_CLEAR" offset="0x30BE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS3_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS3_SCRATCH0" offset="0x31A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS3_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS3_SCRATCH1" offset="0x31A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS3_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS3_SCRATCH2" offset="0x31A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS3_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS3_SCRATCH3" offset="0x31A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID4" acronym="CORE_MMRS_RGX_CR_CORE_ID4" offset="0x40020" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE4" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE4" offset="0x40B00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX4" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX4" offset="0x40B98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX4" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX4" offset="0x40BA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE4" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE4" offset="0x40BA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS4_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS4_EVENT_STATUS" offset="0x40BD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS4_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS4_EVENT_CLEAR" offset="0x40BE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS4_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS4_SCRATCH0" offset="0x41A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS4_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS4_SCRATCH1" offset="0x41A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS4_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS4_SCRATCH2" offset="0x41A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS4_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS4_SCRATCH3" offset="0x41A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID5" acronym="CORE_MMRS_RGX_CR_CORE_ID5" offset="0x50020" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE5" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE5" offset="0x50B00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX5" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX5" offset="0x50B98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX5" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX5" offset="0x50BA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE5" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE5" offset="0x50BA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS5_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS5_EVENT_STATUS" offset="0x50BD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS5_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS5_EVENT_CLEAR" offset="0x50BE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS5_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS5_SCRATCH0" offset="0x51A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS5_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS5_SCRATCH1" offset="0x51A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS5_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS5_SCRATCH2" offset="0x51A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS5_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS5_SCRATCH3" offset="0x51A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID6" acronym="CORE_MMRS_RGX_CR_CORE_ID6" offset="0x60020" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE6" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE6" offset="0x60B00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX6" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX6" offset="0x60B98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX6" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX6" offset="0x60BA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE6" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE6" offset="0x60BA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS6_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS6_EVENT_STATUS" offset="0x60BD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS6_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS6_EVENT_CLEAR" offset="0x60BE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS6_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS6_SCRATCH0" offset="0x61A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS6_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS6_SCRATCH1" offset="0x61A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS6_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS6_SCRATCH2" offset="0x61A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS6_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS6_SCRATCH3" offset="0x61A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_CORE_ID7" acronym="CORE_MMRS_RGX_CR_CORE_ID7" offset="0x70020" width="64" description="
                        Reports the product ID
                        Core ID Register
                    ">
		<bitfield id="BRANCH_ID" width="16" begin="63" end="48" resetval="0x36" description="                             B - Branch ID                         " range="63 - 48" rwaccess="R"/> 
		<bitfield id="VERSION_ID" width="16" begin="47" end="32" resetval="0x53" description="                             V - Version ID                         " range="47 - 32" rwaccess="R"/> 
		<bitfield id="NUMBER_OF_SCALABLE_UNITS" width="16" begin="31" end="16" resetval="0x104" description="                             N - Number of scalable Units                         " range="31 - 16" rwaccess="R"/> 
		<bitfield id="CONFIG_ID" width="16" begin="15" end="0" resetval="0x796" description="                             C - Config ID                         " range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_SCHEDULE7" acronym="CORE_MMRS_RGX_CR_MTS_SCHEDULE7" offset="0x70B00" width="64" description="
                        This register allows firmware tasks to be scheduled on the META (Garten) core.
                        
                    ">
		<bitfield id="RESERVED_9" width="55" begin="63" end="9" resetval="0x0" description="" range="63 - 9" rwaccess="R"/> 
		<bitfield id="HOST" width="1" begin="8" end="8" resetval="0x0" description="                             Host Interrupte kick                         " range="8" rwaccess="W"/> 
		<bitfield id="PRIORITY" width="2" begin="7" end="6" resetval="0x0" description="                             DataMaster Priority                         " range="7 - 6" rwaccess="W"/> 
		<bitfield id="CONTEXT" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="TASK" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="DM" width="4" begin="3" end="0" resetval="0x0" description="                             DataMaster Type                         " range="3 - 0" rwaccess="W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_INTCTX7" acronym="CORE_MMRS_RGX_CR_MTS_INTCTX7" offset="0x70B98" width="64" description="
                        This register contains the sideband data for the MTS internal interrupt context registers
                    ">
		<bitfield id="RESERVED_30" width="34" begin="63" end="30" resetval="0x0" description="" range="63 - 30" rwaccess="R"/> 
		<bitfield id="DM_HOST_SCHEDULE" width="8" begin="29" end="22" resetval="0x0" description="                             A 1 bit counter per DM for host requests                         " range="29 - 22" rwaccess="R"/> 
		<bitfield id="RESERVED_16" width="6" begin="21" end="16" resetval="0x0" description="" range="21 - 16" rwaccess="R"/> 
		<bitfield id="DM_TIMER_SCHEDULE" width="8" begin="15" end="8" resetval="0x0" description="                             A 1 bit counter per DM for timer requests                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM_INTERRUPT_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for interrupt requests                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX7" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX7" offset="0x70BA0" width="64" description="
                        This register contains the sideband data for the MTS internal background context registers
                    ">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DM_NONCOUNTED_SCHEDULE" width="8" begin="7" end="0" resetval="0x0" description="                             A 1 bit counter per DM for non-counted background request                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE7" acronym="CORE_MMRS_RGX_CR_MTS_BGCTX_COUNTED_SCHEDULE7" offset="0x70BA8" width="64" description="
                        This register contains the sideband data for the MTS internal counted background context counters
                    ">
		<bitfield id="RESERVED_48" width="16" begin="63" end="48" resetval="0x0" description="" range="63 - 48" rwaccess="R"/> 
		<bitfield id="DM5" width="8" begin="47" end="40" resetval="0x0" description="                             A 8 bit counter for DM5                         " range="47 - 40" rwaccess="R"/> 
		<bitfield id="DM4" width="8" begin="39" end="32" resetval="0x0" description="                             A 8 bit counter for DM4                         " range="39 - 32" rwaccess="R"/> 
		<bitfield id="DM3" width="8" begin="31" end="24" resetval="0x0" description="                             A 8 bit counter for DM3                         " range="31 - 24" rwaccess="R"/> 
		<bitfield id="DM2" width="8" begin="23" end="16" resetval="0x0" description="                             A 8 bit counter for DM2                         " range="23 - 16" rwaccess="R"/> 
		<bitfield id="DM1" width="8" begin="15" end="8" resetval="0x0" description="                             A 8 bit counter for DM1                         " range="15 - 8" rwaccess="R"/> 
		<bitfield id="DM0" width="8" begin="7" end="0" resetval="0x0" description="                             A 8 bit counter for DM0                         " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS7_EVENT_STATUS" acronym="CORE_MMRS_RGX_CR_IRQ_OS7_EVENT_STATUS" offset="0x70BD8" width="64" description="
                        This register indicates the source of a per-OS host interrupt.
                        
                        This register is set by the firmware and cleared by the host.
                        
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_IRQ_OS7_EVENT_CLEAR" acronym="CORE_MMRS_RGX_CR_IRQ_OS7_EVENT_CLEAR" offset="0x70BE8" width="64" description="
                        This register clears a per-OS host interrupt.
                    ">
		<bitfield id="RESERVED_1" width="63" begin="63" end="1" resetval="0x0" description="" range="63 - 1" rwaccess="R"/> 
		<bitfield id="SOURCE" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS7_SCRATCH0" acronym="CORE_MMRS_RGX_CR_OS7_SCRATCH0" offset="0x71A80" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS7_SCRATCH1" acronym="CORE_MMRS_RGX_CR_OS7_SCRATCH1" offset="0x71A88" width="64" description="">
		<bitfield id="RESERVED_32" width="32" begin="63" end="32" resetval="0x0" description="" range="63 - 32" rwaccess="R"/> 
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS7_SCRATCH2" acronym="CORE_MMRS_RGX_CR_OS7_SCRATCH2" offset="0x71A90" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CORE_MMRS_RGX_CR_OS7_SCRATCH3" acronym="CORE_MMRS_RGX_CR_OS7_SCRATCH3" offset="0x71A98" width="64" description="">
		<bitfield id="RESERVED_8" width="56" begin="63" end="8" resetval="0x0" description="" range="63 - 8" rwaccess="R"/> 
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
</module>