$date
	Tue Jan 11 16:18:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_moore $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var reg 3 % nstate [2:0] $end
$var reg 3 & pstate [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
x#
0"
x!
$end
#1
b1 %
0!
b0 &
1"
#2
0"
0$
#3
b0 %
b1 &
1"
#4
b10 %
0"
1#
#5
1!
b10 &
1"
#6
b0 %
0"
0#
#7
0!
b0 &
1"
#8
b1 %
0"
1#
#9
b10 %
b1 &
1"
#10
b0 %
0"
0#
#11
b0 &
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
b1 %
0"
1#
#17
b10 %
b1 &
1"
#18
0"
#19
1!
b10 &
1"
#20
0"
#21
1"
#22
b0 %
0"
0#
#23
0!
b0 &
1"
#24
0"
#25
1"
#26
b1 %
0"
1#
#27
b10 %
b1 &
1"
#28
0"
#29
1!
b10 &
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
b0 %
0"
0#
#43
0!
b0 &
1"
#44
0"
