#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  7 09:15:52 2021
# Process ID: 180893
# Current directory: /home/pc-fisso
# Command line: vivado
# Log file: /home/pc-fisso/vivado.log
# Journal file: /home/pc-fisso/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/pc-fisso/Temp/LAB2/LAB 2/LAB2 - HomeAssigmement - Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pc-fisso/Temp/LAB2/LAB 2/LAB2 - HomeAssigmement - Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.ipdefs/IPs_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 7206.520 ; gain = 55.059 ; free physical = 159 ; free virtual = 6194
open_bd_design {/home/pc-fisso/Temp/LAB2/LAB 2/LAB2 - HomeAssigmement - Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd}
Reading block design file </home/pc-fisso/Temp/LAB2/LAB 2/LAB2 - HomeAssigmement - Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd>...
Adding component instance block -- TimeEngineers:ip:AXI4Stream_UART:1.0 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:module_ref:axi4stream_divisor:1.0 - axi4stream_divisor_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <top_bd> from block design file </home/pc-fisso/Temp/LAB2/LAB 2/LAB2 - HomeAssigmement - Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 7287.688 ; gain = 58.148 ; free physical = 194 ; free virtual = 6131
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs top_bd]
Wrote  : </home/pc-fisso/Temp/LAB2/LAB 2/LAB2 - HomeAssigmement - Solution/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
close_project
open_project /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.xpr
INFO: [Project 1-313] Project file moved from '/home/pc-fisso/Documents/Didattica/LAB2/color_to_grayscale.xpr/color_to_grayscale' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.ipdefs/IPs_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_bd.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_bd_util_vector_logic_0_0
top_bd_clk_wiz_0_0

INFO: [Project 1-230] Project 'color_to_grayscale.xpr' upgraded for this version of Vivado.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_bd_util_vector_logic_0_0 top_bd_clk_wiz_0_0}] -log ip_upgrade.log
Reading block design file </home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd>...
Adding component instance block -- TimeEngineers:ip:AXI4Stream_UART:1.0 - AXI4Stream_UART_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:module_ref:axi4stream_divisor:1.0 - axi4stream_divisor_0
Successfully read diagram <top_bd> from block design file </home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd>
Upgrading '/home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd'
INFO: [IP_Flow 19-3422] Upgraded top_bd_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 4 to revision 6
INFO: [IP_Flow 19-1972] Upgraded top_bd_util_vector_logic_0_0 from Utility Vector Logic 2.0 to Utility Vector Logic 2.0
Wrote  : </home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd> 
Wrote  : </home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/ui/bd_a9ccc4ac.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 7458.562 ; gain = 14.008 ; free physical = 171 ; free virtual = 5967
export_ip_user_files -of_objects [get_ips {top_bd_util_vector_logic_0_0 top_bd_clk_wiz_0_0}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
open_hw_manager
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /AXI4Stream_UART_0/rst (associated clock /AXI4Stream_UART_0/clk_uart) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/top_bd.bd> 
VHDL Output written to : /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/synth/top_bd.vhd
VHDL Output written to : /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/sim/top_bd.vhd
VHDL Output written to : /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Block Design Tcl file /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/hw_handoff/top_bd_bd.tcl
Generated Hardware Definition File /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.srcs/sources_1/bd/top_bd/synth/top_bd.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP top_bd_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP top_bd_util_vector_logic_0_0
[Fri May  7 09:20:49 2021] Launched top_bd_util_vector_logic_0_0_synth_1, top_bd_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
top_bd_util_vector_logic_0_0_synth_1: /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/top_bd_util_vector_logic_0_0_synth_1/runme.log
top_bd_clk_wiz_0_0_synth_1: /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/top_bd_clk_wiz_0_0_synth_1/runme.log
synth_1: /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/synth_1/runme.log
[Fri May  7 09:20:49 2021] Launched impl_1...
Run output will be captured here: /home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7474.406 ; gain = 15.844 ; free physical = 220 ; free virtual = 5818
archive_project {/home/pc-fisso/Temp/LAB2 - HomeAssignement - Solution.xpr.zip} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-180893-pcfisso' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.ipdefs/IPs_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pc-fisso/Temp/LAB2/color_to_grayscale.xpr/color_to_grayscale/color_to_grayscale.ipdefs/IPs_0'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'top_bd_AXI4Stream_UART_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'top_bd_axi4stream_divisor_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'top_bd_util_vector_logic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'top_bd_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'top_bd_AXI4Stream_UART_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'top_bd_axi4stream_divisor_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'top_bd_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'top_bd_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'top_bd_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'top_bd_AXI4Stream_UART_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'top_bd_axi4stream_divisor_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'top_bd_axi4stream_divisor_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'top_bd_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'top_bd_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'top_bd_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'top_bd_util_vector_logic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/pc-fisso/Temp/LAB2 - HomeAssignement - Solution.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 7530.984 ; gain = 4.543 ; free physical = 1823 ; free virtual = 5711
close_bd_design [get_bd_designs top_bd]
close_project
open_project /home/pc-fisso/Downloads/LAB1_02_KittCarPWM_proj.xpr/KittCarPWM/KittCarPWM.xpr
INFO: [Project 1-313] Project file moved from 'C:/DESD/Project/LAB1 - 02 - KittCar PWM/KittCarPWM/.Xil/Vivado-14224-NicolaPC/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'KittCarPWM.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May  7 09:32:39 2021] Launched synth_1...
Run output will be captured here: /home/pc-fisso/Downloads/LAB1_02_KittCarPWM_proj.xpr/KittCarPWM/KittCarPWM.runs/synth_1/runme.log
[Fri May  7 09:32:39 2021] Launched impl_1...
Run output will be captured here: /home/pc-fisso/Downloads/LAB1_02_KittCarPWM_proj.xpr/KittCarPWM/KittCarPWM.runs/impl_1/runme.log
archive_project {/home/pc-fisso/Temp/LAB1 - HomeAssignement - Solution.xpr.zip} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-180893-pcfisso' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
