{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 11:48:38 2011 " "Info: Processing started: Thu Sep 22 11:48:38 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_no_lcd -c test_no_lcd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_no_lcd -c test_no_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SRAM_Control/sram_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SRAM_Control/sram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_control-behav " "Info: Found design unit 1: sram_control-behav" {  } { { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_control " "Info: Found entity 1: sram_control" {  } { { "../SRAM_Control/sram_control.vhd" "" { Text "H:/Comp Arch/LABS/Project/SRAM_Control/sram_control.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../PatternGen/pattern_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../PatternGen/pattern_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pattern_gen-behav " "Info: Found design unit 1: pattern_gen-behav" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pattern_gen " "Info: Found entity 1: pattern_gen" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "H:/Comp Arch/LABS/Project/PatternGen/pattern_gen.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_no_lcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_no_lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_no_lcd " "Info: Found entity 1: test_no_lcd" {  } { { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_no_lcd " "Info: Elaborating entity \"test_no_lcd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_control sram_control:inst2 " "Info: Elaborating entity \"sram_control\" for hierarchy \"sram_control:inst2\"" {  } { { "test_no_lcd.bdf" "inst2" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 384 408 680 544 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_gen pattern_gen:inst " "Info: Elaborating entity \"pattern_gen\" for hierarchy \"pattern_gen:inst\"" {  } { { "test_no_lcd.bdf" "inst" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 432 64 280 528 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_US GND " "Warning (13410): Pin \"SRAM_US\" is stuck at GND" {  } { { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 592 608 784 608 "SRAM_US" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_LS GND " "Warning (13410): Pin \"SRAM_LS\" is stuck at GND" {  } { { "test_no_lcd.bdf" "" { Schematic "H:/Comp Arch/LABS/Project/test_no_lcd/test_no_lcd.bdf" { { 608 608 784 624 "SRAM_LS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Info: Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Info: Implemented 129 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 22 11:48:42 2011 " "Info: Processing ended: Thu Sep 22 11:48:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
