Analysis & Synthesis report for SoC
Tue Sep 27 18:06:14 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Sep 27 18:06:14 2016               ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; SoC                                             ;
; Top-level Entity Name              ; matriz_avalon_interface                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+----------------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                                     ; Setting                 ; Default Value      ;
+----------------------------------------------------------------------------+-------------------------+--------------------+
; Device                                                                     ; EP2C35F672C6            ;                    ;
; Top-level entity name                                                      ; matriz_avalon_interface ; SoC                ;
; Family name                                                                ; Cyclone II              ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                     ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                      ; On                 ;
; Enable compact report table                                                ; Off                     ; Off                ;
; Restructure Multiplexers                                                   ; Auto                    ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                     ; Off                ;
; Preserve fewer node names                                                  ; On                      ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                     ; Off                ;
; Verilog Version                                                            ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                    ; Auto               ;
; Safe State Machine                                                         ; Off                     ; Off                ;
; Extract Verilog State Machines                                             ; On                      ; On                 ;
; Extract VHDL State Machines                                                ; On                      ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                      ; On                 ;
; Parallel Synthesis                                                         ; On                      ; On                 ;
; DSP Block Balancing                                                        ; Auto                    ; Auto               ;
; NOT Gate Push-Back                                                         ; On                      ; On                 ;
; Power-Up Don't Care                                                        ; On                      ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                     ; Off                ;
; Remove Duplicate Registers                                                 ; On                      ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                     ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                     ; Off                ;
; Ignore SOFT Buffers                                                        ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                     ; Off                ;
; Optimization Technique                                                     ; Balanced                ; Balanced           ;
; Carry Chain Length                                                         ; 70                      ; 70                 ;
; Auto Carry Chains                                                          ; On                      ; On                 ;
; Auto Open-Drain Pins                                                       ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                     ; Off                ;
; Auto ROM Replacement                                                       ; On                      ; On                 ;
; Auto RAM Replacement                                                       ; On                      ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                      ; On                 ;
; Strict RAM Replacement                                                     ; Off                     ; Off                ;
; Allow Synchronous Control Signals                                          ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                     ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                     ; Off                ;
; Auto Resource Sharing                                                      ; Off                     ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                     ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                     ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                     ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                     ; Off                ;
; Report Parameter Settings                                                  ; On                      ; On                 ;
; Report Source Assignments                                                  ; On                      ; On                 ;
; Report Connectivity Checks                                                 ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                     ; Off                ;
; Synchronization Register Chain Length                                      ; 2                       ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation      ; Normal compilation ;
; HDL message level                                                          ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                     ; 100                ;
; Clock MUX Protection                                                       ; On                      ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                     ; Off                ;
; Block Design Naming                                                        ; Auto                    ; Auto               ;
; SDC constraint protection                                                  ; Off                     ; Off                ;
; Synthesis Effort                                                           ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                      ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                     ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                    ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                      ; On                 ;
; Synthesis Seed                                                             ; 1                       ; 1                  ;
+----------------------------------------------------------------------------+-------------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 27 18:05:42 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "qsys_system.qsys"
Info (12250): 2016.09.27.18:05:48 Progress: Loading atual2-simulacao/qsys_system.qsys
Info (12250): 2016.09.27.18:05:49 Progress: Reading input file
Info (12250): 2016.09.27.18:05:49 Progress: Adding clk [clock_source 13.0]
Info (12250): 2016.09.27.18:05:50 Progress: Parameterizing module clk
Info (12250): 2016.09.27.18:05:50 Progress: Adding nios2 [altera_nios2_qsys 13.0]
Info (12250): 2016.09.27.18:05:51 Progress: Parameterizing module nios2
Info (12250): 2016.09.27.18:05:51 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Info (12250): 2016.09.27.18:05:51 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.09.27.18:05:51 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Info (12250): 2016.09.27.18:05:51 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.09.27.18:05:51 Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Info (12250): 2016.09.27.18:05:51 Progress: Parameterizing module sdram
Info (12250): 2016.09.27.18:05:51 Progress: Adding pll [altera_up_clocks 13.0]
Info (12250): 2016.09.27.18:05:52 Progress: Parameterizing module pll
Info (12250): 2016.09.27.18:05:52 Progress: Adding matriz [matriz_avalon_interface 1.0]
Info (12250): 2016.09.27.18:05:52 Progress: Parameterizing module matriz
Info (12250): 2016.09.27.18:05:52 Progress: Adding esp8266 [fifoed_avalon_uart 13.1]
Warning (12251): Esp8266: Used fifoed_avalon_uart 13.2 (instead of 13.1)
Info (12250): 2016.09.27.18:05:52 Progress: Parameterizing module esp8266
Info (12250): 2016.09.27.18:05:52 Progress: Building connections
Info (12250): 2016.09.27.18:05:53 Progress: Parameterizing connections
Info (12250): 2016.09.27.18:05:53 Progress: Validating
Info (12250): 2016.09.27.18:05:54 Progress: Done reading input file
Info (12250): Qsys_system: Generating qsys_system "qsys_system" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 8 modules, 31 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 16 modules, 60 connections
Info (12250): Merlin_domain_transform: After transform: 32 modules, 151 connections
Info (12250): Merlin_router_transform: After transform: 40 modules, 180 connections
Info (12250): Merlin_burst_transform: After transform: 41 modules, 183 connections
Info (12250): Reset_adaptation_transform: After transform: 43 modules, 162 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 58 modules, 200 connections
Info (12250): Merlin_width_transform: After transform: 60 modules, 206 connections
Info (12250): Merlin_mm_transform: After transform: 60 modules, 206 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 61 modules, 209 connections
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): Qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info (12250): Nios2: Starting RTL generation for module 'qsys_system_nios2'
Info (12250): Nios2:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_system_nios2 --dir=/tmp/alt7071_378486505011584977.dir/0001_nios2_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7071_378486505011584977.dir/0001_nios2_gen//qsys_system_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Nios2: # 2016.09.27 18:06:01 (*) Starting Nios II generation
Info (12250): Nios2: # 2016.09.27 18:06:01 (*)   Checking for plaintext license.
Info (12250): Nios2: # 2016.09.27 18:06:03 (*)   Couldn't query license setup in Quartus directory /home/roberto/altera/13.0sp1/quartus
Info (12250): Nios2: # 2016.09.27 18:06:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2: # 2016.09.27 18:06:03 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2: # 2016.09.27 18:06:03 (*)   Plaintext license not found.
Info (12250): Nios2: # 2016.09.27 18:06:03 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2: # 2016.09.27 18:06:03 (*)   Elaborating CPU configuration settings
Info (12250): Nios2: # 2016.09.27 18:06:03 (*)   Creating all objects for CPU
Info (12250): Nios2: # 2016.09.27 18:06:05 (*)   Generating RTL from CPU objects
Info (12250): Nios2: # 2016.09.27 18:06:05 (*)   Creating plain-text RTL
Info (12250): Nios2: # 2016.09.27 18:06:09 (*) Done Nios II generation
Info (12250): Nios2: Done RTL generation for module 'qsys_system_nios2'
Info (12250): Nios2: "qsys_system" instantiated altera_nios2_qsys "nios2"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'qsys_system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart_0 --dir=/tmp/alt7071_378486505011584977.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7071_378486505011584977.dir/0002_jtag_uart_0_gen//qsys_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'qsys_system_jtag_uart_0'
Info (12250): Jtag_uart_0: "qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'qsys_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_onchip_memory2_0 --dir=/tmp/alt7071_378486505011584977.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7071_378486505011584977.dir/0003_onchip_memory2_0_gen//qsys_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'qsys_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sdram: Starting RTL generation for module 'qsys_system_sdram'
Info (12250): Sdram:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_system_sdram --dir=/tmp/alt7071_378486505011584977.dir/0004_sdram_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7071_378486505011584977.dir/0004_sdram_gen//qsys_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'qsys_system_sdram'
Info (12250): Sdram: "qsys_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Pll: Starting Generation of Required Clocks for DE-Series Boards
Info (12250): Pll: "qsys_system" instantiated altera_up_clocks "pll"
Info (12250): Matriz: "qsys_system" instantiated matriz_avalon_interface "matriz"
Info (12250): Esp8266: Starting FIFOed UART Generation at /home/roberto/altera/13.0sp1/ip/uart/fifoed_avalon_uart
Info (12250): Esp8266: Starting RTL generation for module 'qsys_system_esp8266'
Info (12250): Esp8266:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/ip/uart/fifoed_avalon_uart -- /home/roberto/altera/13.0sp1/ip/uart/fifoed_avalon_uart/generate_rtl.pl --name=qsys_system_esp8266 --dir=/tmp/alt7071_378486505011584977.dir/0007_esp8266_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7071_378486505011584977.dir/0007_esp8266_gen//qsys_system_esp8266_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Esp8266: Done RTL generation for module 'qsys_system_esp8266'
Info (12250): Esp8266: "qsys_system" instantiated fifoed_avalon_uart "esp8266"
Info (12250): Nios2_instruction_master_translator: "qsys_system" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info (12250): Nios2_jtag_debug_module_translator: "qsys_system" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info (12250): Nios2_instruction_master_translator_avalon_universal_master_0_agent: "qsys_system" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "qsys_system" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "qsys_system" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "qsys_system" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "qsys_system" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "qsys_system" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "qsys_system" instantiated altera_merlin_router "id_router_002"
Info (12250): Id_router_005: "qsys_system" instantiated altera_merlin_router "id_router_005"
Info (12250): Burst_adapter: "qsys_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Rst_controller: "qsys_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "qsys_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "qsys_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "qsys_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "qsys_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_005: "qsys_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info (12250): Rsp_xbar_mux: "qsys_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file /home/roberto/dev/soc-quartus/atual2-simulacao/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "qsys_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file /home/roberto/dev/soc-quartus/atual2-simulacao/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "qsys_system" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file /home/roberto/dev/soc-quartus/atual2-simulacao/db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/roberto/dev/soc-quartus/atual2-simulacao/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Irq_mapper: "qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Qsys_system: Done qsys_system" with 29 modules, 88 files, 1749486 bytes
Info (12249): Finished elaborating Qsys system entity "qsys_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file temporizador.vhd
    Info (12022): Found design unit 1: temporizador-behavioral
    Info (12023): Found entity 1: temporizador
Info (12021): Found 2 design units, including 1 entities, in source file timer_pwm.vhd
    Info (12022): Found design unit 1: timer_pwm-behavioral
    Info (12023): Found entity 1: timer_pwm
Info (12021): Found 2 design units, including 1 entities, in source file SoC.vhd
    Info (12022): Found design unit 1: SoC-SoC_arch
    Info (12023): Found entity 1: SoC
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-reg_arch
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file matriz_avalon_interface.vhd
    Info (12022): Found design unit 1: matriz_avalon_interface-matriz_avalon_interface_arch
    Info (12023): Found entity 1: matriz_avalon_interface
Info (12021): Found 2 design units, including 1 entities, in source file matriz.vhd
    Info (12022): Found design unit 1: matriz-matriz_arch
    Info (12023): Found entity 1: matriz
Info (12021): Found 2 design units, including 1 entities, in source file register_data_width.vhd
    Info (12022): Found design unit 1: register_data_width-behavioral
    Info (12023): Found entity 1: register_data_width
Info (12021): Found 2 design units, including 1 entities, in source file MotorMatrixControl.vhd
    Info (12022): Found design unit 1: MotorMatrixControl-structural
    Info (12023): Found entity 1: MotorMatrixControl
Info (12021): Found 2 design units, including 1 entities, in source file motor_fsm.vhd
    Info (12022): Found design unit 1: motor_fsm-behavioral
    Info (12023): Found entity 1: motor_fsm
Info (12021): Found 2 design units, including 1 entities, in source file motor.vhd
    Info (12022): Found design unit 1: motor-structural
    Info (12023): Found entity 1: motor
Info (12021): Found 2 design units, including 1 entities, in source file fsm_commands.vhd
    Info (12022): Found design unit 1: fsm_commands-behavioral
    Info (12023): Found entity 1: fsm_commands
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v
    Info (12023): Found entity 1: qsys_system
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/qsys_system/submodules/matriz_avalon_interface.vhd
    Info (12022): Found design unit 1: matriz_avalon_interface-matriz_avalon_interface_arch
    Info (12023): Found entity 1: matriz_avalon_interface
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_addr_router.sv
    Info (12023): Found entity 1: qsys_system_addr_router_default_decode
    Info (12023): Found entity 2: qsys_system_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_addr_router_001.sv
    Info (12023): Found entity 1: qsys_system_addr_router_001_default_decode
    Info (12023): Found entity 2: qsys_system_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_cmd_xbar_demux.sv
    Info (12023): Found entity 1: qsys_system_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: qsys_system_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_cmd_xbar_mux.sv
    Info (12023): Found entity 1: qsys_system_cmd_xbar_mux
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/qsys_system/submodules/qsys_system_esp8266.v
    Info (12023): Found entity 1: qsys_system_esp8266_tx
    Info (12023): Found entity 2: qsys_system_esp8266_rx_stimulus_source
    Info (12023): Found entity 3: qsys_system_esp8266_rx
    Info (12023): Found entity 4: qsys_system_esp8266_txfifo
    Info (12023): Found entity 5: qsys_system_esp8266_rxfifo
    Info (12023): Found entity 6: qsys_system_esp8266_regs
    Info (12023): Found entity 7: qsys_system_esp8266
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_id_router.sv
    Info (12023): Found entity 1: qsys_system_id_router_default_decode
    Info (12023): Found entity 2: qsys_system_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_id_router_002.sv
    Info (12023): Found entity 1: qsys_system_id_router_002_default_decode
    Info (12023): Found entity 2: qsys_system_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_id_router_005.sv
    Info (12023): Found entity 1: qsys_system_id_router_005_default_decode
    Info (12023): Found entity 2: qsys_system_id_router_005
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv
    Info (12023): Found entity 1: qsys_system_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_uart_0.v
    Info (12023): Found entity 1: qsys_system_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: qsys_system_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: qsys_system_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: qsys_system_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: qsys_system_jtag_uart_0
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2.v
    Info (12023): Found entity 1: qsys_system_nios2_register_bank_a_module
    Info (12023): Found entity 2: qsys_system_nios2_register_bank_b_module
    Info (12023): Found entity 3: qsys_system_nios2_nios2_oci_debug
    Info (12023): Found entity 4: qsys_system_nios2_ociram_sp_ram_module
    Info (12023): Found entity 5: qsys_system_nios2_nios2_ocimem
    Info (12023): Found entity 6: qsys_system_nios2_nios2_avalon_reg
    Info (12023): Found entity 7: qsys_system_nios2_nios2_oci_break
    Info (12023): Found entity 8: qsys_system_nios2_nios2_oci_xbrk
    Info (12023): Found entity 9: qsys_system_nios2_nios2_oci_dbrk
    Info (12023): Found entity 10: qsys_system_nios2_nios2_oci_itrace
    Info (12023): Found entity 11: qsys_system_nios2_nios2_oci_td_mode
    Info (12023): Found entity 12: qsys_system_nios2_nios2_oci_dtrace
    Info (12023): Found entity 13: qsys_system_nios2_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: qsys_system_nios2_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: qsys_system_nios2_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: qsys_system_nios2_nios2_oci_fifo
    Info (12023): Found entity 17: qsys_system_nios2_nios2_oci_pib
    Info (12023): Found entity 18: qsys_system_nios2_nios2_oci_im
    Info (12023): Found entity 19: qsys_system_nios2_nios2_performance_monitors
    Info (12023): Found entity 20: qsys_system_nios2_nios2_oci
    Info (12023): Found entity 21: qsys_system_nios2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: qsys_system_nios2_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_jtag_debug_module_tck.v
    Info (12023): Found entity 1: qsys_system_nios2_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: qsys_system_nios2_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_oci_test_bench.v
    Info (12023): Found entity 1: qsys_system_nios2_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_test_bench.v
    Info (12023): Found entity 1: qsys_system_nios2_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_onchip_memory2_0.v
    Info (12023): Found entity 1: qsys_system_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_pll.v
    Info (12023): Found entity 1: qsys_system_pll
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_rsp_xbar_demux.sv
    Info (12023): Found entity 1: qsys_system_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_rsp_xbar_demux_005.sv
    Info (12023): Found entity 1: qsys_system_rsp_xbar_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_rsp_xbar_mux.sv
    Info (12023): Found entity 1: qsys_system_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: qsys_system_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_sdram.v
    Info (12023): Found entity 1: qsys_system_sdram_input_efifo_module
    Info (12023): Found entity 2: qsys_system_sdram
Error (12181): Top-level entity "matriz_avalon_interface" is ambiguous
    Error (12180): Instance could be entity "matriz_avalon_interface" in file /home/roberto/dev/soc-quartus/atual2-simulacao/db/ip/qsys_system/submodules/matriz_avalon_interface.vhd compiled in library altera_reserved_qsys_qsys_system File: /home/roberto/dev/soc-quartus/atual2-simulacao/db/ip/qsys_system/submodules/matriz_avalon_interface.vhd Line: 6
    Error (12180): Instance could be entity "matriz_avalon_interface" in file matriz_avalon_interface.vhd compiled in library work File: /home/roberto/dev/soc-quartus/atual2-simulacao/matriz_avalon_interface.vhd Line: 6
Info (12127): Elaborating entity "matriz_avalon_interface" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at matriz_avalon_interface.vhd(57): object "interrupt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at matriz_avalon_interface.vhd(57): object "bistOut" assigned a value but never read
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file /home/roberto/dev/soc-quartus/atual2-simulacao/output_files/SoC.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 35 warnings
    Error: Peak virtual memory: 380 megabytes
    Error: Processing ended: Tue Sep 27 18:06:14 2016
    Error: Elapsed time: 00:00:32
    Error: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/roberto/dev/soc-quartus/atual2-simulacao/output_files/SoC.map.smsg.


