// Seed: 1259599314
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wire id_4,
    input tri1 id_5
    , id_7
);
  wire id_8;
  assign module_1.id_11 = 0;
  assign id_3 = id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd86,
    parameter id_5 = 32'd40
) (
    input uwire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 _id_4,
    input supply0 _id_5,
    output wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    output tri1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    inout wire id_13
);
  module_0 modCall_1 (
      id_10,
      id_0,
      id_2,
      id_11,
      id_6,
      id_3
  );
  wire id_15;
  wire id_16;
  assign id_6 = 1;
  logic [id_5 : id_4  <->  1] id_17;
  wire id_18;
endmodule
