|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   1  |
|------------------------------------------------------------------------------|
|  C:/DATA/git/Cadence/modules/TestCp506 Wifi Module/allegro/CP506.brd         |
|                                                    Wed Jun 21 14:17:02 2017  |
|------------------------------------------------------------------------------|
| NET CHANGES                                                                  |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   net  name |  type of change |    pin_id     |   x   |   y   |   to  net    |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
  3V3          pins ADDED TO this existing net (pins not previously on any net)
                                 Q2.1                           
                                 Q3.1                           
                                 R14.1                          
                                 R16.1                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  3V_D+        pins ADDED TO this new net
                                 Q2.2                           
                                 R14.2                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  3V_D-        pins ADDED TO this new net
                                 Q3.2                           
                                 R16.2                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  5V           pins ADDED TO this existing net (pins not previously on any net)
                                 R15.1                          
                                 R17.1                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  5V_D+        pins ADDED TO this new net
                                 Q2.3                           
                                 R15.2                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  5V_D-        pins ADDED TO this new net
                                 Q3.3                           
                                 R17.2                          
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  D+           pins MOVED FROM this net (to net name listed on right)
                                 U1.3             9.9000 20.5100
                                                                          3V_D+
                                 U3.3             7.1272 37.9362
                                                                          5V_D+
 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  
  D-           pins MOVED FROM this net (to net name listed on right)
                                 U1.4             9.9000 18.5100
                                                                          3V_D-
                                 U3.2             6.3272 37.9362
                                                                          5V_D-
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   2  |
|------------------------------------------------------------------------------|
|  C:/DATA/git/Cadence/modules/TestCp506 Wifi Module/allegro/CP506.brd         |
|                                                    Wed Jun 21 14:17:02 2017  |
|------------------------------------------------------------------------------|
| COMPONENT DEFINITION added to design                                         |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    device type                                                               |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 IRF1010E/TO_0_SOT23_2302
 R_RES_SMD_0603_4K7
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   3  |
|------------------------------------------------------------------------------|
|  C:/DATA/git/Cadence/modules/TestCp506 Wifi Module/allegro/CP506.brd         |
|                                                    Wed Jun 21 14:17:02 2017  |
|------------------------------------------------------------------------------|
| COMPONENTS ADDED to design                                                   |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|    ref des        |    device type                                           |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 Q2                  IRF1010E/TO_0_SOT23_2302 
 Q3                  IRF1010E/TO_0_SOT23_2302 
 R14                 R_RES_SMD_0603_4K7    
 R15                 R_RES_SMD_0603_4K7    
 R16                 R_RES_SMD_0603_4K7    
 R17                 R_RES_SMD_0603_4K7    
|------------------------------------------------------------------------------|
|                                 ECO   REPORT                                 |
|                                                                    Page   4  |
|------------------------------------------------------------------------------|
|  C:/DATA/git/Cadence/modules/TestCp506 Wifi Module/allegro/CP506.brd         |
|                                                    Wed Jun 21 14:17:02 2017  |
|------------------------------------------------------------------------------|
| SLOT PROPERTIES added to design                                              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
|   slot_id    |   x   |   y   |   property   |             value              |
|- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - |
 Q2.2                           PRIM_FILE      .\pstchip.dat
 Q3.2                           PRIM_FILE      .\pstchip.dat
 R14.2                          PRIM_FILE      .\pstchip.dat
 R15.2                          PRIM_FILE      .\pstchip.dat
 R16.2                          PRIM_FILE      .\pstchip.dat
 R17.2                          PRIM_FILE      .\pstchip.dat
|------------------------------------------------------------------------------|
|       Nets changed          :      18                                        |
|       Comp definitions added:       2                                        |
|       Components added      :       6                                        |
|       Slot property added   :       6                                        |
|                                                                              |
|   Total ECO changes reported:      32                                        |
|------------------------------------------------------------------------------|
