module imem(
  input logic [31:0] a,
  output logic [31:0] rd
);
  logic [31:0] RAM[63:0];

  initial
    $readmemh("test-simd.hex", RAM, 0, 4);

  assign rd = RAM[a[31:2]]; // word aligned
endmodule

module dmem(
  input logic clk, we,
  input logic [31:0] a, wd,
  output logic [31:0] rd
);
  logic [31:0] RAM[63:0];
  assign rd = RAM[a[31:2]]; // word aligned

  always_ff @(posedge clk)
    if (we) RAM[a[31:2]] <= wd;
endmodule
