// Seed: 1316828171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_14 = 1;
  assign module_1.id_15 = 0;
  string id_15 = "";
  wire   id_16;
  wire   id_17;
  wire   id_18;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    inout wor id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    output supply1 id_7,
    input wand id_8,
    input wor id_9,
    input wor id_10,
    output uwire id_11,
    output logic id_12,
    output supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    input wire id_16
    , id_20,
    input logic id_17,
    input wire id_18
);
  tri0 id_21;
  supply0 id_22;
  always @(posedge id_21 or posedge 1'b0) begin : LABEL_0
    id_12 <= id_22 ? id_17 : ~id_15;
  end
  wire id_23;
  initial assert (id_5);
  assign id_1 = 1 > 1'b0;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_20,
      id_20,
      id_22,
      id_21,
      id_23,
      id_21,
      id_20,
      id_22,
      id_20
  );
endmodule
