Symbol table:

Sys_GetCoreID/21 (Sys_GetCoreID) @0da5a1c0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags:
  Called by: SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/20 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/19 SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/18 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/17 SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/16 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/15 SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/14 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/13 SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/12 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/11 
  Calls: 
SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/20 (SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05) @0daed380
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_05/9 (read) reentry_guard_MEM_EXCLUSIVE_AREA_05/9 (write) msr_MEM_EXCLUSIVE_AREA_05/8 (read) reentry_guard_MEM_EXCLUSIVE_AREA_05/9 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/21 
SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/19 (SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05) @0daedee0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_05/9 (read) msr_MEM_EXCLUSIVE_AREA_05/8 (write) reentry_guard_MEM_EXCLUSIVE_AREA_05/9 (read) reentry_guard_MEM_EXCLUSIVE_AREA_05/9 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Mem_43_INFLS_schm_read_msr/10 Sys_GetCoreID/21 
SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/18 (SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04) @0daedb60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_04/7 (read) reentry_guard_MEM_EXCLUSIVE_AREA_04/7 (write) msr_MEM_EXCLUSIVE_AREA_04/6 (read) reentry_guard_MEM_EXCLUSIVE_AREA_04/7 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/21 
SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/17 (SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04) @0daed8c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_04/7 (read) msr_MEM_EXCLUSIVE_AREA_04/6 (write) reentry_guard_MEM_EXCLUSIVE_AREA_04/7 (read) reentry_guard_MEM_EXCLUSIVE_AREA_04/7 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Mem_43_INFLS_schm_read_msr/10 Sys_GetCoreID/21 
SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/16 (SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03) @0daed540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_03/5 (read) reentry_guard_MEM_EXCLUSIVE_AREA_03/5 (write) msr_MEM_EXCLUSIVE_AREA_03/4 (read) reentry_guard_MEM_EXCLUSIVE_AREA_03/5 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/21 
SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/15 (SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03) @0daed2a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_03/5 (read) msr_MEM_EXCLUSIVE_AREA_03/4 (write) reentry_guard_MEM_EXCLUSIVE_AREA_03/5 (read) reentry_guard_MEM_EXCLUSIVE_AREA_03/5 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Mem_43_INFLS_schm_read_msr/10 Sys_GetCoreID/21 
SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/14 (SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02) @0dae7e00
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_02/3 (read) reentry_guard_MEM_EXCLUSIVE_AREA_02/3 (write) msr_MEM_EXCLUSIVE_AREA_02/2 (read) reentry_guard_MEM_EXCLUSIVE_AREA_02/3 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/21 
SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/13 (SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02) @0dae77e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_02/3 (read) msr_MEM_EXCLUSIVE_AREA_02/2 (write) reentry_guard_MEM_EXCLUSIVE_AREA_02/3 (read) reentry_guard_MEM_EXCLUSIVE_AREA_02/3 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Mem_43_INFLS_schm_read_msr/10 Sys_GetCoreID/21 
SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/12 (SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01) @0dae7d20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_01/1 (read) reentry_guard_MEM_EXCLUSIVE_AREA_01/1 (write) msr_MEM_EXCLUSIVE_AREA_01/0 (read) reentry_guard_MEM_EXCLUSIVE_AREA_01/1 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/21 
SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/11 (SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01) @0dae7a80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_MEM_EXCLUSIVE_AREA_01/1 (read) msr_MEM_EXCLUSIVE_AREA_01/0 (write) reentry_guard_MEM_EXCLUSIVE_AREA_01/1 (read) reentry_guard_MEM_EXCLUSIVE_AREA_01/1 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Mem_43_INFLS_schm_read_msr/10 Sys_GetCoreID/21 
Mem_43_INFLS_schm_read_msr/10 (Mem_43_INFLS_schm_read_msr) @0dae7700
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: 
  Availability: available
  Function flags: body
  Called by: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/19 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/17 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/15 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/13 SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/11 
  Calls: 
reentry_guard_MEM_EXCLUSIVE_AREA_05/9 (reentry_guard_MEM_EXCLUSIVE_AREA_05) @0dae6828
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/19 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/19 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/19 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/20 (read) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/20 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/20 (read) 
  Availability: available
  Varpool flags:
msr_MEM_EXCLUSIVE_AREA_05/8 (msr_MEM_EXCLUSIVE_AREA_05) @0dae6798
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/19 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05/20 (read) 
  Availability: available
  Varpool flags:
reentry_guard_MEM_EXCLUSIVE_AREA_04/7 (reentry_guard_MEM_EXCLUSIVE_AREA_04) @0dae6708
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/17 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/17 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/17 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/18 (read) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/18 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/18 (read) 
  Availability: available
  Varpool flags:
msr_MEM_EXCLUSIVE_AREA_04/6 (msr_MEM_EXCLUSIVE_AREA_04) @0dae6678
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/17 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04/18 (read) 
  Availability: available
  Varpool flags:
reentry_guard_MEM_EXCLUSIVE_AREA_03/5 (reentry_guard_MEM_EXCLUSIVE_AREA_03) @0dae65e8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/15 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/15 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/15 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/16 (read) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/16 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/16 (read) 
  Availability: available
  Varpool flags:
msr_MEM_EXCLUSIVE_AREA_03/4 (msr_MEM_EXCLUSIVE_AREA_03) @0dae6558
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/15 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03/16 (read) 
  Availability: available
  Varpool flags:
reentry_guard_MEM_EXCLUSIVE_AREA_02/3 (reentry_guard_MEM_EXCLUSIVE_AREA_02) @0dae64c8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/13 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/13 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/13 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/14 (read) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/14 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/14 (read) 
  Availability: available
  Varpool flags:
msr_MEM_EXCLUSIVE_AREA_02/2 (msr_MEM_EXCLUSIVE_AREA_02) @0dae6438
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/13 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02/14 (read) 
  Availability: available
  Varpool flags:
reentry_guard_MEM_EXCLUSIVE_AREA_01/1 (reentry_guard_MEM_EXCLUSIVE_AREA_01) @0dae63a8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/11 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/11 (read) SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/11 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/12 (read) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/12 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/12 (read) 
  Availability: available
  Varpool flags:
msr_MEM_EXCLUSIVE_AREA_01/0 (msr_MEM_EXCLUSIVE_AREA_01) @0dae6318
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/11 (write) SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01/12 (read) 
  Availability: available
  Varpool flags:
SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_05[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_MEM_EXCLUSIVE_AREA_05[u32CoreId_10] ={v} _3;
  _4 ={v} msr_MEM_EXCLUSIVE_AREA_05[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_05[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_05[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Mem_43_INFLS_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_MEM_EXCLUSIVE_AREA_05[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_05[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_MEM_EXCLUSIVE_AREA_05[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_04[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_MEM_EXCLUSIVE_AREA_04[u32CoreId_10] ={v} _3;
  _4 ={v} msr_MEM_EXCLUSIVE_AREA_04[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_04[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_04[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Mem_43_INFLS_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_MEM_EXCLUSIVE_AREA_04[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_04[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_MEM_EXCLUSIVE_AREA_04[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_03[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_MEM_EXCLUSIVE_AREA_03[u32CoreId_10] ={v} _3;
  _4 ={v} msr_MEM_EXCLUSIVE_AREA_03[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_03[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_03[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Mem_43_INFLS_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_MEM_EXCLUSIVE_AREA_03[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_03[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_MEM_EXCLUSIVE_AREA_03[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_02[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_MEM_EXCLUSIVE_AREA_02[u32CoreId_10] ={v} _3;
  _4 ={v} msr_MEM_EXCLUSIVE_AREA_02[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_02[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_02[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Mem_43_INFLS_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_MEM_EXCLUSIVE_AREA_02[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_02[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_MEM_EXCLUSIVE_AREA_02[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_01[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_MEM_EXCLUSIVE_AREA_01[u32CoreId_10] ={v} _3;
  _4 ={v} msr_MEM_EXCLUSIVE_AREA_01[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_01[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Mem_43_INFLS_MEM_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_01[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Mem_43_INFLS_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_MEM_EXCLUSIVE_AREA_01[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_MEM_EXCLUSIVE_AREA_01[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_MEM_EXCLUSIVE_AREA_01[u32CoreId_10] ={v} _5;
  return;

}


Mem_43_INFLS_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.5448;
  uint32 _2;

  <bb 2> :
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_1);
  _2 = reg_tmp_1;

  <bb 3> :
<L0>:
  return _2;

}


