// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0(
  input  clock,
         reset,
         io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  wire io_d_0 = io_d;
  reg  sync_0;	// src/main/scala/util/SynchronizerReg.scala:51:87
  wire io_q_0 = sync_0;	// src/main/scala/util/SynchronizerReg.scala:51:87
  reg  sync_1;	// src/main/scala/util/SynchronizerReg.scala:51:87
  reg  sync_2;	// src/main/scala/util/SynchronizerReg.scala:51:87
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      sync_0 <= 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_1 <= 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_2 <= 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
    end
    else begin
      sync_0 <= sync_1;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_1 <= sync_2;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_2 <= io_d_0;	// src/main/scala/util/SynchronizerReg.scala:51:87
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        sync_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/util/SynchronizerReg.scala:51:87
        sync_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/util/SynchronizerReg.scala:51:87
        sync_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/util/SynchronizerReg.scala:51:87
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        sync_0 = 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
        sync_1 = 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
        sync_2 = 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_q = io_q_0;
endmodule

