<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin\Gowin_V1.9.11.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin\Gowin_V1.9.11.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.11.03_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.11.03_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.11.03_x64\IDE\data\ipcores\gw_jtag.v<br>
C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_stopwatch\impl\gao\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5QN48XFC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug  5 14:02:23 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>gw_gao</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.214s, Peak memory usage = 84.941MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 84.941MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 84.941MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 84.941MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 84.941MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 102.676MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.068s, Peak memory usage = 102.676MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 102.676MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 102.676MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>301</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>198</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>400</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>110</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>237</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>425(412 LUT, 13 ALU) / 1584</td>
<td>27%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>301 / 1704</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 1704</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>301 / 1704</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 4</td>
<td>25%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk100hz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk100hz_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk100hz</td>
<td>50.000(MHz)</td>
<td>115.321(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100hz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100hz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>u_la0_top/capture_window_sel_0_s3/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s15/I1</td>
</tr>
<tr>
<td>2.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s15/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s14/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s14/F</td>
</tr>
<tr>
<td>4.591</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s12/I2</td>
</tr>
<tr>
<td>5.200</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s12/F</td>
</tr>
<tr>
<td>5.911</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/I0</td>
</tr>
<tr>
<td>6.676</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11/F</td>
</tr>
<tr>
<td>7.387</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/I1</td>
</tr>
<tr>
<td>8.202</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10/F</td>
</tr>
<tr>
<td>8.913</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0/CLK</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.767, 44.982%; route: 4.268, 50.963%; tC2Q: 0.340, 4.055%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100hz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100hz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>u_la0_top/capture_window_sel_0_s3/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s15/I1</td>
</tr>
<tr>
<td>2.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s15/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/I1</td>
</tr>
<tr>
<td>3.929</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s13/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/I1</td>
</tr>
<tr>
<td>5.455</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s11/F</td>
</tr>
<tr>
<td>6.166</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/I2</td>
</tr>
<tr>
<td>6.775</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9/F</td>
</tr>
<tr>
<td>7.487</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0/CLK</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.052, 43.925%; route: 3.557, 51.187%; tC2Q: 0.340, 4.888%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100hz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100hz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>u_la0_top/capture_window_sel_1_s1/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/I1</td>
</tr>
<tr>
<td>2.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s10/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s9/I1</td>
</tr>
<tr>
<td>3.929</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s9/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/I0</td>
</tr>
<tr>
<td>5.405</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s8/F</td>
</tr>
<tr>
<td>6.116</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/I2</td>
</tr>
<tr>
<td>6.726</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_6_s7/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.003, 43.522%; route: 3.557, 51.555%; tC2Q: 0.340, 4.923%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100hz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100hz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>u_la0_top/capture_window_sel_2_s1/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s13/I1</td>
</tr>
<tr>
<td>2.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s13/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s11/I1</td>
</tr>
<tr>
<td>3.929</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s11/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s9/I0</td>
</tr>
<tr>
<td>5.405</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s9/F</td>
</tr>
<tr>
<td>6.116</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s14/I2</td>
</tr>
<tr>
<td>6.726</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s14/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.003, 43.522%; route: 3.557, 51.555%; tC2Q: 0.340, 4.923%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk100hz[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk100hz[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/n290_s2/I1</td>
</tr>
<tr>
<td>2.403</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_la0_top/u_ao_mem_ctrl/n290_s2/F</td>
</tr>
<tr>
<td>3.115</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/n287_s2/I3</td>
</tr>
<tr>
<td>3.579</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_la0_top/u_ao_mem_ctrl/n287_s2/F</td>
</tr>
<tr>
<td>4.290</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/n286_s2/I1</td>
</tr>
<tr>
<td>5.104</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/n286_s2/F</td>
</tr>
<tr>
<td>5.816</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/n286_s1/I1</td>
</tr>
<tr>
<td>6.630</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/n286_s1/F</td>
</tr>
<tr>
<td>7.341</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk100hz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk100hz_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>clk100hz_ibuf/O</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>20.242</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.907, 42.728%; route: 3.557, 52.280%; tC2Q: 0.340, 4.992%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
