# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_pop2.srcs/sources_1/new/enc_posled.vhd" \
"../../../../lab1_pop2.srcs/sim_posled/new/enc_posled_tb.vhd" \

# Do not sort compile order
nosort
