Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 21 11:42:03 2018
| Host         : DESKTOP-01D8GON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ElevatorEmulator_timing_summary_routed.rpt -pb ElevatorEmulator_timing_summary_routed.pb -rpx ElevatorEmulator_timing_summary_routed.rpx -warn_on_violation
| Design       : ElevatorEmulator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: EE_FSMMod/current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: EE_FSMMod/move_down_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: EE_FSMMod/move_up_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: __EE_SlowerClock/clkout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line92/timeout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 18 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.416        0.000                      0                  222        0.253        0.000                      0                  222        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.416        0.000                      0                  222        0.253        0.000                      0                  222        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 nolabel_line92/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/__divider_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.704ns (17.711%)  route 3.271ns (82.289%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.728     5.331    nolabel_line92/CLK
    SLICE_X85Y90         FDRE                                         r  nolabel_line92/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  nolabel_line92/timeout_reg/Q
                         net (fo=3, routed)           0.733     6.520    EE_FSMMod/move_delay_timeout
    SLICE_X85Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.644 f  EE_FSMMod/last_move_reg_i_1/O
                         net (fo=7, routed)           0.822     7.466    EE_FSMMod/p_2_in
    SLICE_X85Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.590 r  EE_FSMMod/__divider_counter[31]_i_1/O
                         net (fo=37, routed)          1.716     9.306    nolabel_line92/SR[0]
    SLICE_X78Y92         FDRE                                         r  nolabel_line92/__divider_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.599    15.022    nolabel_line92/CLK
    SLICE_X78Y92         FDRE                                         r  nolabel_line92/__divider_counter_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X78Y92         FDRE (Setup_fdre_C_R)       -0.524    14.721    nolabel_line92/__divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 nolabel_line92/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/__divider_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.704ns (17.711%)  route 3.271ns (82.289%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.728     5.331    nolabel_line92/CLK
    SLICE_X85Y90         FDRE                                         r  nolabel_line92/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  nolabel_line92/timeout_reg/Q
                         net (fo=3, routed)           0.733     6.520    EE_FSMMod/move_delay_timeout
    SLICE_X85Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.644 f  EE_FSMMod/last_move_reg_i_1/O
                         net (fo=7, routed)           0.822     7.466    EE_FSMMod/p_2_in
    SLICE_X85Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.590 r  EE_FSMMod/__divider_counter[31]_i_1/O
                         net (fo=37, routed)          1.716     9.306    nolabel_line92/SR[0]
    SLICE_X78Y92         FDRE                                         r  nolabel_line92/__divider_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.599    15.022    nolabel_line92/CLK
    SLICE_X78Y92         FDRE                                         r  nolabel_line92/__divider_counter_reg[11]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X78Y92         FDRE (Setup_fdre_C_R)       -0.524    14.721    nolabel_line92/__divider_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 nolabel_line92/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/__divider_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.704ns (17.711%)  route 3.271ns (82.289%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.728     5.331    nolabel_line92/CLK
    SLICE_X85Y90         FDRE                                         r  nolabel_line92/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.787 r  nolabel_line92/timeout_reg/Q
                         net (fo=3, routed)           0.733     6.520    EE_FSMMod/move_delay_timeout
    SLICE_X85Y90         LUT5 (Prop_lut5_I3_O)        0.124     6.644 f  EE_FSMMod/last_move_reg_i_1/O
                         net (fo=7, routed)           0.822     7.466    EE_FSMMod/p_2_in
    SLICE_X85Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.590 r  EE_FSMMod/__divider_counter[31]_i_1/O
                         net (fo=37, routed)          1.716     9.306    nolabel_line92/SR[0]
    SLICE_X78Y92         FDRE                                         r  nolabel_line92/__divider_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.599    15.022    nolabel_line92/CLK
    SLICE_X78Y92         FDRE                                         r  nolabel_line92/__divider_counter_reg[26]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X78Y92         FDRE (Setup_fdre_C_R)       -0.524    14.721    nolabel_line92/__divider_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.078ns (26.365%)  route 3.011ns (73.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.728     5.331    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     6.488    __EE_SlowerClock/counter[5]
    SLICE_X88Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  __EE_SlowerClock/counter[31]_i_8/O
                         net (fo=1, routed)           0.666     7.278    __EE_SlowerClock/counter[31]_i_8_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I4_O)        0.150     7.428 f  __EE_SlowerClock/counter[31]_i_4/O
                         net (fo=2, routed)           0.651     8.079    __EE_SlowerClock/counter[31]_i_4_n_0
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.348     8.427 r  __EE_SlowerClock/counter[31]_i_1/O
                         net (fo=31, routed)          0.992     9.419    __EE_SlowerClock/clkout
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.608    15.031    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X89Y87         FDRE (Setup_fdre_C_R)       -0.429    14.866    __EE_SlowerClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.078ns (26.365%)  route 3.011ns (73.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.728     5.331    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     6.488    __EE_SlowerClock/counter[5]
    SLICE_X88Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  __EE_SlowerClock/counter[31]_i_8/O
                         net (fo=1, routed)           0.666     7.278    __EE_SlowerClock/counter[31]_i_8_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I4_O)        0.150     7.428 f  __EE_SlowerClock/counter[31]_i_4/O
                         net (fo=2, routed)           0.651     8.079    __EE_SlowerClock/counter[31]_i_4_n_0
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.348     8.427 r  __EE_SlowerClock/counter[31]_i_1/O
                         net (fo=31, routed)          0.992     9.419    __EE_SlowerClock/clkout
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.608    15.031    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[6]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X89Y87         FDRE (Setup_fdre_C_R)       -0.429    14.866    __EE_SlowerClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.078ns (26.365%)  route 3.011ns (73.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.728     5.331    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     6.488    __EE_SlowerClock/counter[5]
    SLICE_X88Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  __EE_SlowerClock/counter[31]_i_8/O
                         net (fo=1, routed)           0.666     7.278    __EE_SlowerClock/counter[31]_i_8_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I4_O)        0.150     7.428 f  __EE_SlowerClock/counter[31]_i_4/O
                         net (fo=2, routed)           0.651     8.079    __EE_SlowerClock/counter[31]_i_4_n_0
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.348     8.427 r  __EE_SlowerClock/counter[31]_i_1/O
                         net (fo=31, routed)          0.992     9.419    __EE_SlowerClock/clkout
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.608    15.031    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[7]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X89Y87         FDRE (Setup_fdre_C_R)       -0.429    14.866    __EE_SlowerClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 __EE_SlowerClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.078ns (26.365%)  route 3.011ns (73.635%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.728     5.331    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.456     5.787 f  __EE_SlowerClock/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     6.488    __EE_SlowerClock/counter[5]
    SLICE_X88Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  __EE_SlowerClock/counter[31]_i_8/O
                         net (fo=1, routed)           0.666     7.278    __EE_SlowerClock/counter[31]_i_8_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I4_O)        0.150     7.428 f  __EE_SlowerClock/counter[31]_i_4/O
                         net (fo=2, routed)           0.651     8.079    __EE_SlowerClock/counter[31]_i_4_n_0
    SLICE_X88Y93         LUT4 (Prop_lut4_I1_O)        0.348     8.427 r  __EE_SlowerClock/counter[31]_i_1/O
                         net (fo=31, routed)          0.992     9.419    __EE_SlowerClock/clkout
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.608    15.031    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X89Y87         FDRE (Setup_fdre_C_R)       -0.429    14.866    __EE_SlowerClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/__divider_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.090ns (24.512%)  route 3.357ns (75.488%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.722     5.325    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/Q
                         net (fo=2, routed)           0.968     6.712    EE_FSMMod/FSM_DelayMod/__divider_counter_reg_n_0_[22]
    SLICE_X85Y81         LUT4 (Prop_lut4_I1_O)        0.299     7.011 f  EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_9/O
                         net (fo=1, routed)           0.636     7.647    EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.771 f  EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_6/O
                         net (fo=21, routed)          0.745     8.516    EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_6_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.124     8.640 r  EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_2/O
                         net (fo=12, routed)          1.007     9.647    EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_2_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I1_O)        0.124     9.771 r  EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.771    EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_1__0_n_0
    SLICE_X85Y85         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.605    15.028    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X85Y85         FDRE (Setup_fdre_C_D)        0.031    15.298    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/__divider_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.120ns (25.018%)  route 3.357ns (74.982%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.722     5.325    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.744 r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/Q
                         net (fo=2, routed)           0.968     6.712    EE_FSMMod/FSM_DelayMod/__divider_counter_reg_n_0_[22]
    SLICE_X85Y81         LUT4 (Prop_lut4_I1_O)        0.299     7.011 f  EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_9/O
                         net (fo=1, routed)           0.636     7.647    EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.771 f  EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_6/O
                         net (fo=21, routed)          0.745     8.516    EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_6_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.124     8.640 r  EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_2/O
                         net (fo=12, routed)          1.007     9.647    EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_2_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I1_O)        0.154     9.801 r  EE_FSMMod/FSM_DelayMod/__divider_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.801    EE_FSMMod/FSM_DelayMod/__divider_counter[7]_i_1__0_n_0
    SLICE_X85Y85         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.605    15.028    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X85Y85         FDRE (Setup_fdre_C_D)        0.075    15.342    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/__divider_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.090ns (24.974%)  route 3.274ns (75.026%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.722     5.325    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.419     5.744 f  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[22]/Q
                         net (fo=2, routed)           0.968     6.712    EE_FSMMod/FSM_DelayMod/__divider_counter_reg_n_0_[22]
    SLICE_X85Y81         LUT4 (Prop_lut4_I1_O)        0.299     7.011 r  EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_9/O
                         net (fo=1, routed)           0.636     7.647    EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_9_n_0
    SLICE_X85Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.771 r  EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_6/O
                         net (fo=21, routed)          0.519     8.290    EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_6_n_0
    SLICE_X86Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.414 r  EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_3/O
                         net (fo=13, routed)          1.151     9.565    EE_FSMMod/FSM_DelayMod/__divider_counter[25]_i_3_n_0
    SLICE_X85Y85         LUT4 (Prop_lut4_I3_O)        0.124     9.689 r  EE_FSMMod/FSM_DelayMod/__divider_counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.689    EE_FSMMod/FSM_DelayMod/__divider_counter[17]_i_1__0_n_0
    SLICE_X85Y85         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.605    15.028    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y85         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X85Y85         FDRE (Setup_fdre_C_D)        0.029    15.296    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  5.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.535%)  route 0.135ns (37.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.128     1.650 f  EE_FSMMod/FSM_DelayMod/counter_reg[3]/Q
                         net (fo=2, routed)           0.135     1.786    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[3]
    SLICE_X82Y88         LUT5 (Prop_lut5_I1_O)        0.098     1.884 r  EE_FSMMod/FSM_DelayMod/timeout_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    EE_FSMMod/FSM_DelayMod/timeout_i_1__0_n_0
    SLICE_X82Y88         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.876     2.041    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y88         FDRE                                         r  EE_FSMMod/FSM_DelayMod/timeout_reg/C
                         clock pessimism             -0.501     1.539    
    SLICE_X82Y88         FDRE (Hold_fdre_C_D)         0.091     1.630    EE_FSMMod/FSM_DelayMod/timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.603     1.522    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  EE_FSMMod/FSM_DelayMod/counter_reg[2]/Q
                         net (fo=3, routed)           0.172     1.835    EE_FSMMod/FSM_DelayMod/counter_reg_n_0_[2]
    SLICE_X82Y87         LUT4 (Prop_lut4_I3_O)        0.049     1.884 r  EE_FSMMod/FSM_DelayMod/counter[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.884    EE_FSMMod/FSM_DelayMod/p_0_in__0[3]
    SLICE_X82Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.874     2.039    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X82Y87         FDRE                                         r  EE_FSMMod/FSM_DelayMod/counter_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X82Y87         FDRE (Hold_fdre_C_D)         0.107     1.629    EE_FSMMod/FSM_DelayMod/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line92/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.606     1.525    nolabel_line92/CLK
    SLICE_X85Y93         FDRE                                         r  nolabel_line92/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  nolabel_line92/counter_reg[2]/Q
                         net (fo=12, routed)          0.180     1.847    nolabel_line92/move_res_time[2]
    SLICE_X85Y93         LUT4 (Prop_lut4_I3_O)        0.042     1.889 r  nolabel_line92/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.889    nolabel_line92/p_0_in[3]
    SLICE_X85Y93         FDRE                                         r  nolabel_line92/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.878     2.043    nolabel_line92/CLK
    SLICE_X85Y93         FDRE                                         r  nolabel_line92/counter_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y93         FDRE (Hold_fdre_C_D)         0.107     1.632    nolabel_line92/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 EE_FSMMod/FSM_DelayMod/__divider_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.758%)  route 0.203ns (52.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.600     1.519    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[5]/Q
                         net (fo=22, routed)          0.203     1.864    EE_FSMMod/FSM_DelayMod/__divider_counter_reg_n_0_[5]
    SLICE_X85Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.909 r  EE_FSMMod/FSM_DelayMod/__divider_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.909    EE_FSMMod/FSM_DelayMod/__divider_counter[2]_i_1__0_n_0
    SLICE_X85Y81         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.869     2.034    EE_FSMMod/FSM_DelayMod/clk_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X85Y81         FDRE (Hold_fdre_C_D)         0.092     1.646    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.604     1.523    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  __EE_SlowerClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.785    __EE_SlowerClock/counter[8]
    SLICE_X89Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  __EE_SlowerClock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    __EE_SlowerClock/counter_reg[8]_i_1_n_4
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.875     2.040    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y87         FDRE                                         r  __EE_SlowerClock/counter_reg[8]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X89Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    __EE_SlowerClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.605     1.524    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y88         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  __EE_SlowerClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.786    __EE_SlowerClock/counter[12]
    SLICE_X89Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  __EE_SlowerClock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    __EE_SlowerClock/counter_reg[12]_i_1_n_4
    SLICE_X89Y88         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.877     2.042    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y88         FDRE                                         r  __EE_SlowerClock/counter_reg[12]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X89Y88         FDRE (Hold_fdre_C_D)         0.105     1.629    __EE_SlowerClock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.605     1.524    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  __EE_SlowerClock/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.786    __EE_SlowerClock/counter[16]
    SLICE_X89Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  __EE_SlowerClock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    __EE_SlowerClock/counter_reg[16]_i_1_n_4
    SLICE_X89Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.877     2.042    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y89         FDRE                                         r  __EE_SlowerClock/counter_reg[16]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X89Y89         FDRE (Hold_fdre_C_D)         0.105     1.629    __EE_SlowerClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.606     1.525    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  __EE_SlowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.787    __EE_SlowerClock/counter[20]
    SLICE_X89Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  __EE_SlowerClock/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    __EE_SlowerClock/counter_reg[20]_i_1_n_4
    SLICE_X89Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.878     2.043    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y90         FDRE                                         r  __EE_SlowerClock/counter_reg[20]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y90         FDRE (Hold_fdre_C_D)         0.105     1.630    __EE_SlowerClock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.606     1.525    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  __EE_SlowerClock/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.787    __EE_SlowerClock/counter[24]
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  __EE_SlowerClock/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    __EE_SlowerClock/counter_reg[24]_i_1_n_4
    SLICE_X89Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.878     2.043    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y91         FDRE                                         r  __EE_SlowerClock/counter_reg[24]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y91         FDRE (Hold_fdre_C_D)         0.105     1.630    __EE_SlowerClock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 __EE_SlowerClock/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __EE_SlowerClock/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.606     1.525    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  __EE_SlowerClock/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  __EE_SlowerClock/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.787    __EE_SlowerClock/counter[28]
    SLICE_X89Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  __EE_SlowerClock/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    __EE_SlowerClock/counter_reg[28]_i_1_n_4
    SLICE_X89Y92         FDRE                                         r  __EE_SlowerClock/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.878     2.043    __EE_SlowerClock/clk_IBUF_BUFG
    SLICE_X89Y92         FDRE                                         r  __EE_SlowerClock/counter_reg[28]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X89Y92         FDRE (Hold_fdre_C_D)         0.105     1.630    __EE_SlowerClock/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y82    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y82    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y85    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y84    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    EE_FSMMod/FSM_DelayMod/timeout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    __EE_SlowerClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    __EE_SlowerClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    __EE_SlowerClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    __EE_SlowerClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y83    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    __EE_SlowerClock/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    __EE_SlowerClock/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    __EE_SlowerClock/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    EE_FSMMod/FSM_DelayMod/__divider_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    __EE_SlowerClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    __EE_SlowerClock/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    nolabel_line92/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    nolabel_line92/counter_reg[1]/C



