// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        weights_V_data_V_dout,
        weights_V_data_V_empty_n,
        weights_V_data_V_read,
        weights_V_keep_V_dout,
        weights_V_keep_V_empty_n,
        weights_V_keep_V_read,
        weights_V_strb_V_dout,
        weights_V_strb_V_empty_n,
        weights_V_strb_V_read,
        weights_V_last_V_dout,
        weights_V_last_V_empty_n,
        weights_V_last_V_read,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        weights_V_data_V_blk_n,
        weights_V_keep_V_blk_n,
        weights_V_strb_V_blk_n,
        weights_V_last_V_blk_n,
        out_r_TDATA_blk_n,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_state18 = 40'd131072;
parameter    ap_ST_fsm_state19 = 40'd262144;
parameter    ap_ST_fsm_state20 = 40'd524288;
parameter    ap_ST_fsm_state21 = 40'd1048576;
parameter    ap_ST_fsm_state22 = 40'd2097152;
parameter    ap_ST_fsm_state23 = 40'd4194304;
parameter    ap_ST_fsm_state24 = 40'd8388608;
parameter    ap_ST_fsm_state25 = 40'd16777216;
parameter    ap_ST_fsm_state26 = 40'd33554432;
parameter    ap_ST_fsm_state27 = 40'd67108864;
parameter    ap_ST_fsm_state28 = 40'd134217728;
parameter    ap_ST_fsm_state29 = 40'd268435456;
parameter    ap_ST_fsm_state30 = 40'd536870912;
parameter    ap_ST_fsm_state31 = 40'd1073741824;
parameter    ap_ST_fsm_state32 = 40'd2147483648;
parameter    ap_ST_fsm_state33 = 40'd4294967296;
parameter    ap_ST_fsm_state34 = 40'd8589934592;
parameter    ap_ST_fsm_state35 = 40'd17179869184;
parameter    ap_ST_fsm_state36 = 40'd34359738368;
parameter    ap_ST_fsm_state37 = 40'd68719476736;
parameter    ap_ST_fsm_state38 = 40'd137438953472;
parameter    ap_ST_fsm_state39 = 40'd274877906944;
parameter    ap_ST_fsm_state40 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
input  [127:0] weights_V_data_V_dout;
input   weights_V_data_V_empty_n;
output   weights_V_data_V_read;
input  [15:0] weights_V_keep_V_dout;
input   weights_V_keep_V_empty_n;
output   weights_V_keep_V_read;
input  [15:0] weights_V_strb_V_dout;
input   weights_V_strb_V_empty_n;
output   weights_V_strb_V_read;
input  [0:0] weights_V_last_V_dout;
input   weights_V_last_V_empty_n;
output   weights_V_last_V_read;
output  [511:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [63:0] out_r_TKEEP;
output  [63:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   weights_V_data_V_blk_n;
output   weights_V_keep_V_blk_n;
output   weights_V_strb_V_blk_n;
output   weights_V_last_V_blk_n;
output   out_r_TDATA_blk_n;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg weights_V_data_V_read;
reg weights_V_keep_V_read;
reg weights_V_strb_V_read;
reg weights_V_last_V_read;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg weights_V_data_V_blk_n;
reg weights_V_keep_V_blk_n;
reg weights_V_strb_V_blk_n;
reg weights_V_last_V_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [8:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [8:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [8:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [8:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [8:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [8:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [8:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [8:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [8:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [8:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [8:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [8:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [8:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [8:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [8:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [8:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [8:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [8:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [8:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [8:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [8:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [8:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [8:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [8:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [8:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [8:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [8:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [8:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [8:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [8:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [8:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [8:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [8:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [8:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [8:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [8:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [31:0] l1_maxes_0;
reg   [31:0] l1_maxes_1;
reg   [31:0] l1_maxes_2;
reg   [31:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [7:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [7:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [7:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [7:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [7:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [7:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [7:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [7:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [7:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [7:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [7:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [7:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [7:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [7:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [7:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [7:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [7:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [7:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [7:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [7:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [7:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [7:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [7:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [7:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [7:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [7:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [7:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [7:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [7:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [7:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [7:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [7:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [7:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [7:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [7:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [7:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [7:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [7:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [7:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [7:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [7:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [7:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [7:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [7:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [7:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [7:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [7:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [7:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [0:0] l2_maxes_idx;
reg   [31:0] l2_maxes_0_0;
reg   [31:0] l2_maxes_0_1;
reg   [31:0] l2_maxes_1_0;
reg   [31:0] l2_maxes_1_1;
reg   [31:0] l2_maxes_2_0;
reg   [31:0] l2_maxes_2_1;
reg   [31:0] l2_maxes_3_0;
reg   [31:0] l2_maxes_3_1;
reg   [31:0] l2_maxes_4_0;
reg   [31:0] l2_maxes_4_1;
reg   [31:0] l2_maxes_5_0;
reg   [31:0] l2_maxes_5_1;
reg   [31:0] l2_maxes_6_0;
reg   [31:0] l2_maxes_6_1;
reg   [31:0] l2_maxes_7_0;
reg   [31:0] l2_maxes_7_1;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
reg   [2:0] l2_kernel_sums_address0;
reg    l2_kernel_sums_ce0;
reg    l2_kernel_sums_we0;
reg   [31:0] l2_kernel_sums_d0;
wire   [31:0] l2_kernel_sums_q0;
reg   [2:0] l2_kernel_sums_address1;
reg    l2_kernel_sums_ce1;
reg    l2_kernel_sums_we1;
reg   [31:0] l2_kernel_sums_d1;
wire   [31:0] l2_kernel_sums_q1;
reg   [3:0] l3_outputs_address0;
reg    l3_outputs_ce0;
wire   [31:0] l3_outputs_q0;
reg   [3:0] l3_outputs_address1;
reg    l3_outputs_ce1;
reg    l3_outputs_we1;
reg   [31:0] l3_outputs_d1;
wire   [31:0] l3_outputs_q1;
wire    ap_CS_fsm_state2;
reg   [0:0] icmp_ln36_reg_15056;
wire    ap_CS_fsm_state7;
reg   [0:0] and_ln150_reg_15233;
wire    ap_CS_fsm_state27;
reg   [0:0] icmp_ln194_reg_15237;
reg   [0:0] icmp_ln196_reg_17517;
reg  signed [31:0] reg_3781;
wire    ap_CS_fsm_state3;
wire    io_acc_block_signal_op589;
reg    ap_block_state7;
reg   [31:0] reg_3785;
reg  signed [31:0] reg_3789;
reg   [31:0] reg_3793;
reg   [7:0] reg_3797;
wire    ap_CS_fsm_state11;
reg   [0:0] icmp_ln70_reg_15697;
wire    ap_CS_fsm_state12;
reg   [7:0] reg_3801;
reg   [7:0] reg_3805;
reg   [7:0] reg_3809;
reg   [7:0] reg_3813;
reg   [7:0] reg_3817;
wire   [7:0] grp_fu_3734_p3;
reg   [7:0] reg_3821;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire   [7:0] grp_fu_3774_p3;
reg   [7:0] reg_3825;
wire    ap_CS_fsm_state19;
reg   [31:0] l1_iteration_load_reg_15037;
wire   [1:0] trunc_ln36_fu_3850_p1;
reg   [1:0] trunc_ln36_reg_15045;
wire   [8:0] trunc_ln36_1_fu_3854_p1;
reg   [8:0] trunc_ln36_1_reg_15050;
wire   [0:0] icmp_ln36_fu_3858_p2;
reg   [31:0] l2_iteration_load_reg_15060;
wire   [0:0] trunc_ln150_1_fu_3872_p1;
reg   [0:0] trunc_ln150_1_reg_15068;
wire   [0:0] and_ln150_fu_3896_p2;
wire   [0:0] icmp_ln194_fu_3902_p2;
reg   [15:0] l1_write_col_offset_s_reg_15241;
reg    ap_block_state2;
reg   [7:0] l1_write_row_offset_s_reg_15247;
reg   [63:0] tmp_data_V_1_reg_15252;
reg   [7:0] l1_channel_idx_load_reg_15263;
wire   [1:0] trunc_ln43_fu_3968_p1;
wire   [2:0] trunc_ln43_1_fu_3972_p1;
reg   [2:0] trunc_ln43_1_reg_15272;
reg   [31:0] l2_kernel_sums_load_reg_15276;
reg   [31:0] l2_kernel_sums_load_4_reg_15281;
reg   [31:0] l3_outputs_load_reg_15286;
reg   [31:0] l3_outputs_load_1_reg_15291;
wire   [0:0] or_ln45_6_fu_4091_p2;
wire   [15:0] select_ln45_14_fu_4097_p3;
wire   [31:0] add_ln191_10_fu_4130_p2;
reg   [31:0] add_ln191_10_reg_15315;
wire   [31:0] add_ln191_11_fu_4134_p2;
reg   [31:0] add_ln191_11_reg_15321;
wire   [31:0] mul_ln191_12_fu_4141_p2;
reg   [31:0] mul_ln191_12_reg_15327;
wire   [31:0] mul_ln191_13_fu_4149_p2;
reg   [31:0] mul_ln191_13_reg_15332;
wire   [0:0] icmp_ln45_fu_4159_p2;
reg   [0:0] icmp_ln45_reg_15337;
wire    ap_CS_fsm_state4;
wire   [15:0] select_ln45_fu_4170_p3;
reg   [15:0] select_ln45_reg_15342;
wire   [7:0] select_ln45_1_fu_4177_p3;
reg   [7:0] select_ln45_1_reg_15348;
wire   [1:0] trunc_ln43_2_fu_4234_p1;
reg   [31:0] l2_kernel_sums_load_1_reg_15357;
reg   [31:0] l2_kernel_sums_load_2_reg_15362;
reg   [31:0] l3_outputs_load_2_reg_15367;
reg   [31:0] l3_outputs_load_3_reg_15372;
wire   [0:0] icmp_ln45_1_fu_4243_p2;
reg   [0:0] icmp_ln45_1_reg_15377;
wire    ap_CS_fsm_state5;
wire   [15:0] select_ln45_2_fu_4254_p3;
reg   [15:0] select_ln45_2_reg_15382;
wire   [7:0] select_ln45_3_fu_4261_p3;
reg   [7:0] select_ln45_3_reg_15388;
wire   [1:0] trunc_ln43_3_fu_4318_p1;
reg   [31:0] l2_kernel_sums_load_3_reg_15397;
reg   [31:0] l2_kernel_sums_load_5_reg_15402;
reg   [31:0] l3_outputs_load_4_reg_15407;
reg   [31:0] l3_outputs_load_5_reg_15412;
wire   [0:0] icmp_ln45_2_fu_4327_p2;
reg   [0:0] icmp_ln45_2_reg_15417;
wire    ap_CS_fsm_state6;
wire   [15:0] select_ln45_4_fu_4338_p3;
reg   [15:0] select_ln45_4_reg_15422;
wire   [7:0] select_ln45_5_fu_4345_p3;
reg   [7:0] select_ln45_5_reg_15428;
wire   [1:0] trunc_ln43_4_fu_4402_p1;
reg   [31:0] l2_kernel_sums_load_6_reg_15437;
reg   [31:0] l2_kernel_sums_load_7_reg_15442;
reg   [31:0] l3_outputs_load_6_reg_15447;
reg   [31:0] l3_outputs_load_7_reg_15452;
wire   [0:0] icmp_ln45_3_fu_4411_p2;
reg   [0:0] icmp_ln45_3_reg_15457;
wire   [15:0] select_ln45_6_fu_4422_p3;
reg   [15:0] select_ln45_6_reg_15462;
wire   [7:0] select_ln45_7_fu_4429_p3;
reg   [7:0] select_ln45_7_reg_15468;
wire   [1:0] trunc_ln43_5_fu_4486_p1;
wire   [7:0] trunc_ln681_1_fu_4494_p1;
reg   [7:0] trunc_ln681_1_reg_15477;
reg   [7:0] p_Result_1_1_reg_15482;
reg   [7:0] p_Result_1_2_reg_15487;
reg   [7:0] p_Result_1_3_reg_15492;
reg   [7:0] p_Result_1_4_reg_15497;
reg   [7:0] p_Result_1_5_reg_15502;
reg   [7:0] p_Result_1_6_reg_15507;
reg   [7:0] p_Result_1_7_reg_15512;
reg   [7:0] p_Result_1_8_reg_15517;
reg   [7:0] p_Result_1_9_reg_15522;
reg   [7:0] p_Result_1_s_reg_15527;
reg   [7:0] p_Result_1_10_reg_15532;
reg   [7:0] p_Result_1_11_reg_15537;
reg   [7:0] p_Result_1_12_reg_15542;
reg   [7:0] p_Result_1_13_reg_15547;
reg   [7:0] p_Result_1_14_reg_15552;
wire   [0:0] icmp_ln45_4_fu_4653_p2;
reg   [0:0] icmp_ln45_4_reg_15557;
wire    ap_CS_fsm_state8;
wire   [15:0] select_ln45_8_fu_4664_p3;
reg   [15:0] select_ln45_8_reg_15562;
wire   [7:0] select_ln45_9_fu_4671_p3;
reg   [7:0] select_ln45_9_reg_15568;
wire   [1:0] trunc_ln43_6_fu_4728_p1;
wire   [31:0] mul_ln191_8_fu_4735_p2;
reg   [31:0] mul_ln191_8_reg_15577;
wire   [31:0] mul_ln191_9_fu_4744_p2;
reg   [31:0] mul_ln191_9_reg_15582;
reg  signed [31:0] l2_kernel_sums_load_10_reg_15587;
reg   [31:0] l3_outputs_load_10_reg_15592;
reg  signed [31:0] l2_kernel_sums_load_11_reg_15597;
reg   [31:0] l3_outputs_load_11_reg_15602;
wire   [0:0] icmp_ln45_5_fu_4755_p2;
reg   [0:0] icmp_ln45_5_reg_15607;
wire    ap_CS_fsm_state9;
wire   [15:0] select_ln45_10_fu_4766_p3;
reg   [15:0] select_ln45_10_reg_15612;
wire   [7:0] add_ln44_6_fu_4834_p2;
reg   [7:0] add_ln44_6_reg_15621;
wire   [0:0] icmp_ln45_6_fu_4840_p2;
reg   [0:0] icmp_ln45_6_reg_15626;
reg   [7:0] p_Result_7_reg_15633;
wire   [31:0] add_ln191_8_fu_4855_p2;
reg   [31:0] add_ln191_8_reg_15655;
wire   [31:0] add_ln191_9_fu_4860_p2;
reg   [31:0] add_ln191_9_reg_15661;
wire   [31:0] mul_ln191_10_fu_4868_p2;
reg   [31:0] mul_ln191_10_reg_15667;
wire   [31:0] mul_ln191_11_fu_4876_p2;
reg   [31:0] mul_ln191_11_reg_15672;
reg  signed [31:0] l2_kernel_sums_load_12_reg_15677;
reg   [31:0] l3_outputs_load_12_reg_15682;
reg  signed [31:0] l2_kernel_sums_load_13_reg_15687;
reg   [31:0] l3_outputs_load_13_reg_15692;
wire   [0:0] icmp_ln70_fu_4890_p2;
wire    ap_CS_fsm_state10;
reg   [7:0] l1_read_row_offset_l_1_reg_15701;
reg   [7:0] l2_write_row_offset_2_reg_15713;
reg   [15:0] l1_read_col_offset_l_reg_15722;
wire   [63:0] zext_ln95_4_fu_4955_p1;
reg   [63:0] zext_ln95_4_reg_15817;
wire   [63:0] zext_ln95_8_fu_4977_p1;
reg   [63:0] zext_ln95_8_reg_15887;
wire   [0:0] icmp_ln118_fu_4987_p2;
reg   [0:0] icmp_ln118_reg_15933;
wire   [31:0] add_ln191_12_fu_4992_p2;
reg   [31:0] add_ln191_12_reg_15937;
wire   [31:0] add_ln191_13_fu_4996_p2;
reg   [31:0] add_ln191_13_reg_15943;
wire   [31:0] mul_ln191_14_fu_5003_p2;
reg   [31:0] mul_ln191_14_reg_15949;
wire   [31:0] mul_ln191_15_fu_5012_p2;
reg   [31:0] mul_ln191_15_reg_15954;
wire   [2:0] select_ln84_fu_5059_p3;
reg   [2:0] select_ln84_reg_15959;
reg   [7:0] l1_stripes_0_0_load_reg_15971;
reg   [7:0] l1_stripes_0_1_load_reg_15978;
reg   [7:0] l1_stripes_0_2_load_reg_15985;
reg   [7:0] l1_stripes_0_3_load_reg_15992;
reg   [7:0] l1_stripes_0_4_load_reg_15999;
reg   [7:0] l1_stripes_0_5_load_reg_16006;
reg   [7:0] l1_stripes_2_0_load_reg_16013;
reg   [7:0] l1_stripes_2_1_load_reg_16020;
reg   [7:0] l1_stripes_2_2_load_reg_16027;
reg   [7:0] l1_stripes_2_3_load_reg_16034;
reg   [7:0] l1_stripes_2_4_load_reg_16041;
reg   [7:0] l1_stripes_2_5_load_reg_16048;
reg   [7:0] l1_stripes_0_0_load_1_reg_16055;
reg   [7:0] l1_stripes_0_1_load_1_reg_16062;
reg   [7:0] l1_stripes_0_2_load_1_reg_16069;
reg   [7:0] l1_stripes_0_3_load_1_reg_16076;
reg   [7:0] l1_stripes_0_4_load_1_reg_16083;
reg   [7:0] l1_stripes_0_5_load_1_reg_16090;
reg   [7:0] l1_stripes_2_0_load_1_reg_16127;
reg   [7:0] l1_stripes_2_1_load_1_reg_16133;
reg   [7:0] l1_stripes_2_2_load_1_reg_16139;
reg   [7:0] l1_stripes_2_3_load_1_reg_16145;
reg   [7:0] l1_stripes_2_4_load_1_reg_16151;
reg   [7:0] l1_stripes_2_5_load_1_reg_16157;
wire   [7:0] tmp_5_fu_5067_p8;
reg   [7:0] tmp_5_reg_16163;
reg   [7:0] l1_stripes_1_0_load_2_reg_16201;
reg   [7:0] l1_stripes_1_1_load_2_reg_16208;
reg   [7:0] l1_stripes_1_2_load_2_reg_16215;
reg   [7:0] l1_stripes_1_3_load_2_reg_16222;
reg   [7:0] l1_stripes_1_4_load_2_reg_16229;
reg   [7:0] l1_stripes_1_5_load_2_reg_16236;
wire   [2:0] select_ln84_1_fu_5122_p3;
reg   [2:0] select_ln84_1_reg_16273;
wire   [2:0] select_ln84_2_fu_5169_p3;
reg   [2:0] select_ln84_2_reg_16285;
wire   [31:0] add_ln191_14_fu_5177_p2;
reg   [31:0] add_ln191_14_reg_16298;
wire   [31:0] add_ln191_15_fu_5182_p2;
reg   [31:0] add_ln191_15_reg_16304;
wire   [7:0] tmp_fu_5187_p8;
reg   [7:0] tmp_reg_16310;
wire   [7:0] tmp_1_fu_5224_p8;
reg   [7:0] tmp_1_reg_16315;
wire  signed [12:0] sext_ln95_2_fu_5271_p1;
reg  signed [12:0] sext_ln95_2_reg_16322;
wire   [7:0] tmp_2_fu_5275_p8;
reg   [7:0] tmp_2_reg_16327;
wire   [7:0] tmp_3_fu_5298_p8;
reg   [7:0] tmp_3_reg_16334;
wire   [11:0] zext_ln95_21_fu_5325_p1;
reg   [11:0] zext_ln95_21_reg_16340;
wire   [11:0] add_ln95_fu_5335_p2;
reg   [11:0] add_ln95_reg_16345;
wire   [7:0] tmp_4_fu_5353_p8;
reg   [7:0] tmp_4_reg_16350;
wire   [12:0] zext_ln95_24_fu_5378_p1;
reg   [12:0] zext_ln95_24_reg_16357;
wire   [12:0] add_ln95_1_fu_5394_p2;
reg   [12:0] add_ln95_1_reg_16362;
wire   [12:0] sub_ln95_10_fu_5400_p2;
reg   [12:0] sub_ln95_10_reg_16367;
wire   [7:0] tmp_6_fu_5409_p8;
reg   [7:0] tmp_6_reg_16372;
wire   [9:0] shl_ln95_19_fu_5426_p3;
reg   [9:0] shl_ln95_19_reg_16379;
wire   [11:0] add_ln95_3_fu_5438_p2;
reg   [11:0] add_ln95_3_reg_16384;
wire   [10:0] add_ln95_4_fu_5444_p2;
reg   [10:0] add_ln95_4_reg_16389;
wire   [7:0] tmp_7_fu_5450_p8;
reg   [7:0] tmp_7_reg_16394;
wire   [12:0] sub_ln95_19_fu_5485_p2;
reg   [12:0] sub_ln95_19_reg_16400;
wire   [7:0] tmp_8_fu_5491_p8;
reg   [7:0] tmp_8_reg_16405;
wire   [11:0] sub_ln95_21_fu_5520_p2;
reg   [11:0] sub_ln95_21_reg_16412;
wire   [7:0] grp_fu_3829_p8;
reg   [7:0] tmp_10_reg_16417;
wire   [7:0] tmp_11_fu_5526_p8;
reg   [7:0] tmp_11_reg_16425;
wire   [7:0] tmp_12_fu_5537_p8;
reg   [7:0] tmp_12_reg_16431;
wire   [7:0] tmp_14_fu_5548_p8;
reg   [7:0] tmp_14_reg_16440;
wire   [9:0] shl_ln95_37_fu_5563_p3;
reg   [9:0] shl_ln95_37_reg_16447;
wire   [7:0] tmp_15_fu_5595_p8;
reg   [7:0] tmp_15_reg_16452;
wire   [7:0] tmp_16_fu_5612_p8;
reg   [7:0] tmp_16_reg_16462;
wire   [8:0] shl_ln95_45_fu_5635_p3;
reg   [8:0] shl_ln95_45_reg_16467;
(* use_dsp48 = "no" *) wire  signed [12:0] sub_ln95_45_fu_5647_p2;
reg  signed [12:0] sub_ln95_45_reg_16472;
wire   [7:0] tmp_17_fu_5653_p8;
reg   [7:0] tmp_17_reg_16477;
wire   [7:0] tmp_18_fu_5670_p8;
reg   [7:0] tmp_18_reg_16487;
wire   [7:0] tmp_19_fu_5681_p8;
reg   [7:0] tmp_19_reg_16494;
wire  signed [12:0] grp_fu_14864_p3;
reg  signed [12:0] add_ln95_23_reg_16501;
wire   [7:0] tmp_20_fu_5702_p8;
reg   [7:0] tmp_20_reg_16506;
wire   [7:0] tmp_22_fu_5713_p8;
reg   [7:0] tmp_22_reg_16513;
wire   [7:0] tmp_23_fu_5730_p8;
reg   [7:0] tmp_23_reg_16521;
wire   [7:0] tmp_24_fu_5741_p8;
reg   [7:0] tmp_24_reg_16529;
wire   [7:0] tmp_25_fu_5758_p8;
reg   [7:0] tmp_25_reg_16538;
wire   [7:0] tmp_29_fu_5769_p8;
reg   [7:0] tmp_29_reg_16546;
(* use_dsp48 = "no" *) wire   [12:0] add_ln107_12_fu_5786_p2;
reg   [12:0] add_ln107_12_reg_16552;
wire   [12:0] sub_ln95_16_fu_6060_p2;
reg   [12:0] sub_ln95_16_reg_16557;
wire    ap_CS_fsm_state13;
wire   [13:0] sub_ln95_28_fu_6355_p2;
reg   [13:0] sub_ln95_28_reg_16562;
wire   [13:0] sub_ln95_36_fu_6551_p2;
reg   [13:0] sub_ln95_36_reg_16567;
wire   [15:0] add_ln95_13_fu_6571_p2;
reg   [15:0] add_ln95_13_reg_16572;
wire   [11:0] sub_ln95_41_fu_6653_p2;
reg   [11:0] sub_ln95_41_reg_16577;
wire   [13:0] add_ln95_14_fu_6676_p2;
reg   [13:0] add_ln95_14_reg_16582;
wire   [13:0] add_ln95_16_fu_6692_p2;
reg   [13:0] add_ln95_16_reg_16587;
wire   [14:0] sub_ln95_43_fu_6698_p2;
reg   [14:0] sub_ln95_43_reg_16592;
wire   [13:0] add_ln95_18_fu_6731_p2;
reg   [13:0] add_ln95_18_reg_16597;
wire   [9:0] shl_ln95_51_fu_6826_p3;
reg   [9:0] shl_ln95_51_reg_16602;
wire   [10:0] shl_ln95_52_fu_6837_p3;
reg   [10:0] shl_ln95_52_reg_16607;
wire   [14:0] add_ln95_25_fu_6887_p2;
reg   [14:0] add_ln95_25_reg_16612;
wire   [14:0] add_ln95_28_fu_7101_p2;
reg   [14:0] add_ln95_28_reg_16617;
wire   [10:0] shl_ln95_64_fu_7110_p3;
reg   [10:0] shl_ln95_64_reg_16622;
wire   [13:0] add_ln95_30_fu_7204_p2;
reg   [13:0] add_ln95_30_reg_16627;
wire   [13:0] add_ln95_33_fu_7230_p2;
reg   [13:0] add_ln95_33_reg_16632;
wire   [11:0] sub_ln95_65_fu_7274_p2;
reg   [11:0] sub_ln95_65_reg_16637;
wire   [11:0] tmp_83_fu_7327_p3;
reg   [11:0] tmp_83_reg_16642;
wire   [12:0] add_ln107_1_fu_7348_p2;
reg   [12:0] add_ln107_1_reg_16647;
(* use_dsp48 = "no" *) wire   [12:0] add_ln107_9_fu_7354_p2;
reg   [12:0] add_ln107_9_reg_16652;
wire   [14:0] add_ln107_19_fu_7418_p2;
reg   [14:0] add_ln107_19_reg_16657;
wire   [12:0] add_ln107_21_fu_7424_p2;
reg   [12:0] add_ln107_21_reg_16662;
wire   [8:0] add_ln107_24_fu_7430_p2;
reg   [8:0] add_ln107_24_reg_16667;
wire   [13:0] add_ln107_27_fu_7436_p2;
reg   [13:0] add_ln107_27_reg_16672;
(* use_dsp48 = "no" *) wire   [13:0] add_ln107_31_fu_7442_p2;
reg   [13:0] add_ln107_31_reg_16677;
wire   [12:0] add_ln107_34_fu_7447_p2;
reg   [12:0] add_ln107_34_reg_16682;
wire   [12:0] add_ln107_36_fu_7459_p2;
reg   [12:0] add_ln107_36_reg_16687;
wire   [13:0] add_ln107_41_fu_7481_p2;
reg   [13:0] add_ln107_41_reg_16692;
wire   [12:0] add_ln107_43_fu_7487_p2;
reg   [12:0] add_ln107_43_reg_16697;
wire   [12:0] add_ln107_45_fu_7493_p2;
reg   [12:0] add_ln107_45_reg_16702;
wire   [14:0] add_ln107_53_fu_7541_p2;
reg   [14:0] add_ln107_53_reg_16707;
wire   [14:0] sub_ln95_59_fu_7636_p2;
reg   [14:0] sub_ln95_59_reg_16712;
wire    ap_CS_fsm_state14;
wire   [15:0] add_ln107_11_fu_7727_p2;
reg   [15:0] add_ln107_11_reg_16717;
wire   [15:0] add_ln107_25_fu_7742_p2;
reg   [15:0] add_ln107_25_reg_16722;
wire   [16:0] add_ln107_6_fu_7824_p2;
reg   [16:0] add_ln107_6_reg_16727;
wire   [16:0] add_ln107_7_fu_7865_p2;
reg   [16:0] add_ln107_7_reg_16732;
wire   [16:0] add_ln107_5_fu_7919_p2;
reg   [16:0] add_ln107_5_reg_16737;
wire    ap_CS_fsm_state15;
wire   [31:0] select_ln115_fu_7941_p3;
reg   [31:0] select_ln115_reg_16742;
wire   [31:0] select_ln115_2_fu_7959_p3;
reg   [31:0] select_ln115_2_reg_16747;
wire   [31:0] select_ln115_3_fu_7977_p3;
reg   [31:0] select_ln115_3_reg_16752;
reg   [15:0] l2_write_col_offset_s_reg_16757;
wire   [2:0] trunc_ln122_fu_8033_p1;
reg   [2:0] trunc_ln122_reg_16762;
reg   [7:0] l2_stripes_1_0_addr_reg_16766;
reg   [7:0] l2_stripes_1_1_addr_reg_16771;
reg   [7:0] l2_stripes_1_2_addr_reg_16776;
reg   [7:0] l2_stripes_1_3_addr_reg_16781;
reg   [7:0] l2_stripes_1_4_addr_reg_16786;
reg   [7:0] l2_stripes_1_5_addr_reg_16791;
wire   [31:0] select_ln115_1_fu_8081_p3;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln127_fu_8110_p2;
wire   [7:0] select_ln127_1_fu_8143_p3;
wire   [0:0] icmp_ln138_fu_8155_p2;
wire   [7:0] select_ln138_1_fu_8194_p3;
reg   [15:0] l2_read_col_offset_l_reg_16821;
wire   [63:0] zext_ln170_fu_8232_p1;
reg   [63:0] zext_ln170_reg_16826;
wire   [63:0] zext_ln170_18_fu_8260_p1;
reg   [63:0] zext_ln170_18_reg_16926;
wire   [63:0] zext_ln170_35_fu_8276_p1;
reg   [63:0] zext_ln170_35_reg_16978;
reg   [7:0] l2_read_row_offset_l_reg_17054;
wire    ap_CS_fsm_state17;
wire   [2:0] select_ln160_fu_8363_p3;
reg   [2:0] select_ln160_reg_17059;
reg   [7:0] l2_stripes_2_0_load_reg_17071;
reg   [7:0] l2_stripes_2_1_load_reg_17076;
reg   [7:0] l2_stripes_2_2_load_reg_17081;
reg   [7:0] l2_stripes_2_3_load_reg_17086;
reg   [7:0] l2_stripes_2_4_load_reg_17091;
reg   [7:0] l2_stripes_2_5_load_reg_17096;
reg   [7:0] l2_stripes_0_0_load_reg_17101;
reg   [7:0] l2_stripes_0_1_load_reg_17106;
reg   [7:0] l2_stripes_0_2_load_reg_17111;
reg   [7:0] l2_stripes_0_3_load_reg_17116;
reg   [7:0] l2_stripes_0_4_load_reg_17121;
reg   [7:0] l2_stripes_0_5_load_reg_17126;
wire   [7:0] grp_fu_3671_p3;
reg   [7:0] select_ln152_reg_17131;
reg   [7:0] l2_stripes_3_0_load_reg_17143;
reg   [7:0] l2_stripes_3_1_load_reg_17151;
reg   [7:0] l2_stripes_3_2_load_reg_17159;
reg   [7:0] l2_stripes_3_3_load_reg_17167;
reg   [7:0] l2_stripes_3_4_load_reg_17175;
reg   [7:0] l2_stripes_3_5_load_reg_17183;
reg   [7:0] l2_stripes_3_0_load_1_reg_17281;
reg   [7:0] l2_stripes_3_1_load_1_reg_17288;
reg   [7:0] l2_stripes_3_2_load_1_reg_17295;
reg   [7:0] l2_stripes_3_3_load_1_reg_17302;
reg   [7:0] l2_stripes_3_4_load_1_reg_17309;
reg   [7:0] l2_stripes_3_5_load_1_reg_17316;
reg   [7:0] l2_stripes_2_0_load_2_reg_17353;
reg   [7:0] l2_stripes_2_1_load_2_reg_17358;
reg   [7:0] l2_stripes_2_2_load_2_reg_17363;
reg   [7:0] l2_stripes_2_3_load_2_reg_17368;
reg   [7:0] l2_stripes_2_4_load_2_reg_17373;
reg   [7:0] l2_stripes_2_5_load_2_reg_17378;
reg   [7:0] l2_stripes_0_0_load_2_reg_17383;
reg   [7:0] l2_stripes_0_1_load_2_reg_17389;
reg   [7:0] l2_stripes_0_2_load_2_reg_17395;
reg   [7:0] l2_stripes_0_3_load_2_reg_17401;
reg   [7:0] l2_stripes_0_4_load_2_reg_17407;
reg   [7:0] l2_stripes_0_5_load_2_reg_17413;
wire   [7:0] select_ln152_4_fu_8409_p3;
reg   [7:0] select_ln152_4_reg_17419;
wire   [2:0] select_ln160_1_fu_8454_p3;
reg   [2:0] select_ln160_1_reg_17461;
wire   [7:0] grp_fu_3678_p8;
reg   [7:0] tmp_42_reg_17473;
wire   [7:0] grp_fu_3695_p8;
reg   [7:0] tmp_43_reg_17478;
wire   [7:0] tmp_50_fu_8464_p8;
reg   [7:0] tmp_50_reg_17483;
wire   [7:0] tmp_51_fu_8482_p8;
reg   [7:0] tmp_51_reg_17488;
wire   [2:0] select_ln160_2_fu_8540_p3;
reg   [2:0] select_ln160_2_reg_17493;
wire   [0:0] icmp_ln196_fu_8548_p2;
wire   [12:0] mul_ln170_1_fu_8556_p2;
reg   [12:0] mul_ln170_1_reg_17521;
wire   [11:0] zext_ln170_8_fu_8562_p1;
reg   [11:0] zext_ln170_8_reg_17526;
wire  signed [12:0] select_ln170_4_fu_8565_p3;
reg  signed [12:0] select_ln170_4_reg_17533;
wire  signed [12:0] mul_ln170_fu_14908_p2;
reg  signed [12:0] mul_ln170_reg_17538;
wire   [11:0] mul_ln170_2_fu_8572_p2;
reg   [11:0] mul_ln170_2_reg_17543;
reg   [7:0] l2_stripes_1_0_load_reg_17548;
reg   [7:0] l2_stripes_1_1_load_reg_17556;
reg   [7:0] l2_stripes_1_2_load_reg_17564;
reg   [7:0] l2_stripes_1_3_load_reg_17572;
reg   [7:0] l2_stripes_1_4_load_reg_17580;
reg   [7:0] l2_stripes_1_5_load_reg_17588;
reg   [7:0] l2_stripes_2_0_load_1_reg_17596;
reg   [7:0] l2_stripes_2_1_load_1_reg_17602;
reg   [7:0] l2_stripes_2_2_load_1_reg_17608;
reg   [7:0] l2_stripes_2_3_load_1_reg_17614;
reg   [7:0] l2_stripes_2_4_load_1_reg_17620;
reg   [7:0] l2_stripes_2_5_load_1_reg_17626;
reg   [7:0] l2_stripes_0_0_load_1_reg_17632;
reg   [7:0] l2_stripes_0_1_load_1_reg_17637;
reg   [7:0] l2_stripes_0_2_load_1_reg_17642;
reg   [7:0] l2_stripes_0_3_load_1_reg_17647;
reg   [7:0] l2_stripes_0_4_load_1_reg_17652;
reg   [7:0] l2_stripes_0_5_load_1_reg_17657;
reg   [7:0] select_ln152_2_reg_17662;
reg   [7:0] l2_stripes_1_0_load_1_reg_17673;
reg   [7:0] l2_stripes_1_1_load_1_reg_17680;
reg   [7:0] l2_stripes_1_2_load_1_reg_17687;
reg   [7:0] l2_stripes_1_3_load_1_reg_17694;
reg   [7:0] l2_stripes_1_4_load_1_reg_17701;
reg   [7:0] l2_stripes_1_5_load_1_reg_17708;
wire   [7:0] select_ln152_3_fu_8606_p3;
reg   [7:0] select_ln152_3_reg_17715;
wire   [11:0] zext_ln170_51_fu_8613_p1;
reg   [11:0] zext_ln170_51_reg_17727;
wire  signed [11:0] mul_ln170_9_fu_14914_p2;
reg  signed [11:0] mul_ln170_9_reg_17732;
reg   [7:0] l2_stripes_3_0_load_2_reg_17737;
reg   [7:0] l2_stripes_3_1_load_2_reg_17745;
reg   [7:0] l2_stripes_3_2_load_2_reg_17753;
reg   [7:0] l2_stripes_3_3_load_2_reg_17761;
reg   [7:0] l2_stripes_3_4_load_2_reg_17769;
reg   [7:0] l2_stripes_3_5_load_2_reg_17777;
wire   [7:0] select_ln152_6_fu_8623_p3;
reg   [7:0] select_ln152_6_reg_17815;
wire   [12:0] zext_ln170_74_fu_8635_p1;
reg   [12:0] zext_ln170_74_reg_17824;
wire   [11:0] zext_ln170_75_fu_8639_p1;
reg   [11:0] zext_ln170_75_reg_17830;
wire  signed [11:0] mul_ln170_13_fu_14920_p2;
reg  signed [11:0] mul_ln170_13_reg_17835;
wire  signed [12:0] mul_ln170_14_fu_14926_p2;
reg  signed [12:0] mul_ln170_14_reg_17840;
wire   [7:0] select_ln152_8_fu_8650_p3;
reg   [7:0] select_ln152_8_reg_17845;
wire   [7:0] select_ln152_10_fu_8657_p3;
reg   [7:0] select_ln152_10_reg_17855;
wire   [12:0] zext_ln170_114_fu_8662_p1;
reg   [12:0] zext_ln170_114_reg_17865;
wire  signed [12:0] mul_ln170_23_fu_14932_p2;
reg  signed [12:0] mul_ln170_23_reg_17871;
wire   [12:0] zext_ln170_188_fu_8673_p1;
reg   [12:0] zext_ln170_188_reg_17876;
wire   [12:0] mul_ln170_34_fu_8677_p2;
reg   [12:0] mul_ln170_34_reg_17883;
wire   [7:0] select_ln152_1_fu_8727_p3;
reg   [7:0] select_ln152_1_reg_17888;
wire   [12:0] zext_ln170_19_fu_8734_p1;
reg   [12:0] zext_ln170_19_reg_17898;
wire   [12:0] mul_ln170_4_fu_8738_p2;
reg   [12:0] mul_ln170_4_reg_17904;
wire   [12:0] zext_ln170_25_fu_8744_p1;
reg   [12:0] zext_ln170_25_reg_17909;
wire   [11:0] zext_ln170_26_fu_8754_p1;
reg   [11:0] zext_ln170_26_reg_17914;
wire  signed [12:0] mul_ln170_6_fu_14938_p2;
reg  signed [12:0] mul_ln170_6_reg_17919;
wire   [12:0] zext_ln170_34_fu_8788_p1;
reg   [12:0] zext_ln170_34_reg_17924;
wire  signed [12:0] mul_ln170_7_fu_14943_p2;
reg  signed [12:0] mul_ln170_7_reg_17930;
wire   [7:0] select_ln152_5_fu_8819_p3;
reg   [7:0] select_ln152_5_reg_17935;
wire   [7:0] select_ln152_7_fu_8848_p3;
reg   [7:0] select_ln152_7_reg_17946;
wire   [31:0] add_ln170_9_fu_8855_p2;
reg   [31:0] add_ln170_9_reg_17957;
wire   [11:0] zext_ln170_90_fu_8860_p1;
reg   [11:0] zext_ln170_90_reg_17962;
wire   [12:0] zext_ln170_97_fu_8870_p1;
reg   [12:0] zext_ln170_97_reg_17967;
wire  signed [12:0] mul_ln170_15_fu_14949_p2;
reg  signed [12:0] mul_ln170_15_reg_17972;
wire  signed [11:0] mul_ln170_16_fu_14955_p2;
reg  signed [11:0] mul_ln170_16_reg_17977;
wire  signed [12:0] mul_ln170_17_fu_14961_p2;
reg  signed [12:0] mul_ln170_17_reg_17982;
wire   [7:0] select_ln152_9_fu_8909_p3;
reg   [7:0] select_ln152_9_reg_17987;
wire   [7:0] select_ln152_11_fu_8944_p3;
reg   [7:0] select_ln152_11_reg_17996;
wire   [7:0] select_ln152_15_fu_8962_p3;
reg   [7:0] select_ln152_15_reg_18007;
wire   [12:0] mul_ln170_29_fu_8973_p2;
reg   [12:0] mul_ln170_29_reg_18013;
wire   [7:0] tmp_62_fu_8979_p8;
reg   [7:0] tmp_62_reg_18018;
wire   [8:0] select_ln170_109_fu_9007_p3;
reg   [8:0] select_ln170_109_reg_18023;
wire   [9:0] shl_ln170_66_fu_9014_p3;
reg   [9:0] shl_ln170_66_reg_18028;
wire   [11:0] select_ln170_124_fu_9034_p3;
reg   [11:0] select_ln170_124_reg_18033;
wire   [7:0] select_ln152_24_fu_9069_p3;
reg   [7:0] select_ln152_24_reg_18038;
wire   [12:0] add_ln170_31_fu_9076_p2;
reg   [12:0] add_ln170_31_reg_18048;
wire   [7:0] select_ln152_25_fu_9110_p3;
reg   [7:0] select_ln152_25_reg_18053;
wire   [7:0] select_ln152_26_fu_9134_p3;
reg   [7:0] select_ln152_26_reg_18060;
wire   [11:0] select_ln170_5_fu_9272_p3;
reg   [11:0] select_ln170_5_reg_18066;
wire   [11:0] zext_ln170_12_fu_9320_p1;
reg   [11:0] zext_ln170_12_reg_18071;
wire   [12:0] select_ln170_18_fu_9639_p3;
reg   [12:0] select_ln170_18_reg_18076;
wire   [12:0] select_ln170_22_fu_9725_p3;
reg   [12:0] select_ln170_22_reg_18081;
wire   [9:0] shl_ln170_13_fu_9780_p3;
reg   [9:0] shl_ln170_13_reg_18086;
wire   [11:0] zext_ln170_48_fu_9893_p1;
reg   [11:0] zext_ln170_48_reg_18091;
wire   [8:0] shl_ln170_16_fu_9897_p3;
reg   [8:0] shl_ln170_16_reg_18096;
wire   [12:0] zext_ln170_59_fu_10062_p1;
reg   [12:0] zext_ln170_59_reg_18101;
wire   [12:0] zext_ln170_64_fu_10099_p1;
reg   [12:0] zext_ln170_64_reg_18108;
wire   [8:0] shl_ln170_20_fu_10153_p3;
reg   [8:0] shl_ln170_20_reg_18113;
wire  signed [12:0] select_ln170_44_fu_10223_p3;
reg  signed [12:0] select_ln170_44_reg_18119;
wire   [11:0] select_ln170_53_fu_10471_p3;
reg   [11:0] select_ln170_53_reg_18124;
wire   [12:0] select_ln170_55_fu_10553_p3;
reg   [12:0] select_ln170_55_reg_18129;
wire   [13:0] add_ln170_10_fu_10608_p2;
reg   [13:0] add_ln170_10_reg_18134;
wire   [14:0] add_ln170_15_fu_10640_p2;
reg   [14:0] add_ln170_15_reg_18139;
wire   [12:0] zext_ln170_92_fu_10731_p1;
reg   [12:0] zext_ln170_92_reg_18144;
wire   [10:0] select_ln170_65_fu_10809_p3;
reg   [10:0] select_ln170_65_reg_18149;
wire   [12:0] sub_ln170_78_fu_10834_p2;
reg   [12:0] sub_ln170_78_reg_18154;
wire  signed [12:0] mul_ln170_18_fu_14967_p2;
reg  signed [12:0] mul_ln170_18_reg_18159;
wire   [12:0] zext_ln170_103_fu_10847_p1;
reg   [12:0] zext_ln170_103_reg_18164;
wire   [11:0] zext_ln170_104_fu_10857_p1;
reg   [11:0] zext_ln170_104_reg_18169;
wire   [11:0] zext_ln170_105_fu_10884_p1;
reg   [11:0] zext_ln170_105_reg_18176;
wire  signed [12:0] mul_ln170_19_fu_14972_p2;
reg  signed [12:0] mul_ln170_19_reg_18182;
wire  signed [12:0] mul_ln170_21_fu_14978_p2;
reg  signed [12:0] mul_ln170_21_reg_18187;
wire  signed [12:0] mul_ln170_22_fu_14984_p2;
reg  signed [12:0] mul_ln170_22_reg_18192;
wire   [12:0] zext_ln170_128_fu_11214_p1;
reg   [12:0] zext_ln170_128_reg_18197;
wire  signed [12:0] mul_ln170_27_fu_14990_p2;
reg  signed [12:0] mul_ln170_27_reg_18202;
wire   [12:0] select_ln170_91_fu_11283_p3;
reg   [12:0] select_ln170_91_reg_18207;
wire   [7:0] select_ln152_12_fu_11312_p3;
reg   [7:0] select_ln152_12_reg_18212;
wire   [11:0] zext_ln170_133_fu_11327_p1;
reg   [11:0] zext_ln170_133_reg_18222;
wire   [8:0] shl_ln170_45_fu_11341_p3;
reg   [8:0] shl_ln170_45_reg_18228;
wire   [7:0] select_ln152_13_fu_11396_p3;
reg   [7:0] select_ln152_13_reg_18234;
wire   [7:0] select_ln152_14_fu_11425_p3;
reg   [7:0] select_ln152_14_reg_18242;
wire   [11:0] zext_ln170_147_fu_11432_p1;
reg   [11:0] zext_ln170_147_reg_18249;
wire   [10:0] shl_ln170_48_fu_11436_p3;
reg   [10:0] shl_ln170_48_reg_18254;
wire   [11:0] zext_ln170_148_fu_11444_p1;
reg   [11:0] zext_ln170_148_reg_18259;
wire   [8:0] shl_ln170_49_fu_11458_p3;
reg   [8:0] shl_ln170_49_reg_18265;
wire  signed [9:0] sub_ln170_103_fu_11470_p2;
reg  signed [9:0] sub_ln170_103_reg_18270;
wire   [7:0] select_ln152_17_fu_11549_p3;
reg   [7:0] select_ln152_17_reg_18275;
wire   [11:0] zext_ln170_163_fu_11563_p1;
reg   [11:0] zext_ln170_163_reg_18284;
wire   [11:0] sub_ln170_115_fu_11567_p2;
reg   [11:0] sub_ln170_115_reg_18289;
wire   [7:0] select_ln152_20_fu_11729_p3;
reg   [7:0] select_ln152_20_reg_18294;
wire   [8:0] shl_ln170_63_fu_11752_p3;
reg   [8:0] shl_ln170_63_reg_18299;
wire   [12:0] select_ln170_121_fu_11793_p3;
reg   [12:0] select_ln170_121_reg_18304;
wire   [7:0] select_ln152_23_fu_11913_p3;
reg   [7:0] select_ln152_23_reg_18309;
wire   [31:0] add_ln170_33_fu_11960_p2;
reg   [31:0] add_ln170_33_reg_18317;
wire   [14:0] add_ln170_42_fu_11992_p2;
reg   [14:0] add_ln170_42_reg_18322;
wire   [13:0] add_ln170_45_fu_12004_p2;
reg   [13:0] add_ln170_45_reg_18327;
wire   [31:0] add_ln170_52_fu_12070_p2;
reg   [31:0] add_ln170_52_reg_18332;
wire   [13:0] add_ln170_53_fu_12076_p2;
reg   [13:0] add_ln170_53_reg_18337;
wire   [13:0] add_ln170_55_fu_12088_p2;
reg   [13:0] add_ln170_55_reg_18342;
wire   [14:0] add_ln170_61_fu_12120_p2;
reg   [14:0] add_ln170_61_reg_18347;
wire   [14:0] add_ln170_65_fu_12152_p2;
reg   [14:0] add_ln170_65_reg_18352;
wire   [31:0] add_ln170_70_fu_12194_p2;
reg   [31:0] add_ln170_70_reg_18357;
wire   [13:0] add_ln170_72_fu_12200_p2;
reg   [13:0] add_ln170_72_reg_18362;
wire   [14:0] add_ln170_79_fu_12232_p2;
reg   [14:0] add_ln170_79_reg_18367;
wire   [13:0] add_ln170_80_fu_12238_p2;
reg   [13:0] add_ln170_80_reg_18372;
wire   [13:0] add_ln170_81_fu_12244_p2;
reg   [13:0] add_ln170_81_reg_18377;
wire   [13:0] add_ln170_90_fu_12265_p2;
reg   [13:0] add_ln170_90_reg_18382;
wire   [13:0] add_ln170_94_fu_12271_p2;
reg   [13:0] add_ln170_94_reg_18387;
wire   [13:0] add_ln170_95_fu_12277_p2;
reg   [13:0] add_ln170_95_reg_18392;
wire   [14:0] add_ln170_101_fu_12309_p2;
reg   [14:0] add_ln170_101_reg_18397;
wire   [13:0] add_ln170_104_fu_12336_p2;
reg   [13:0] add_ln170_104_reg_18402;
wire   [11:0] add_ln170_109_fu_12342_p2;
reg  signed [11:0] add_ln170_109_reg_18407;
wire   [13:0] add_ln170_117_fu_12375_p2;
reg   [13:0] add_ln170_117_reg_18412;
wire   [13:0] add_ln170_123_fu_12387_p2;
reg   [13:0] add_ln170_123_reg_18417;
wire   [13:0] add_ln170_127_fu_12399_p2;
reg   [13:0] add_ln170_127_reg_18422;
wire   [13:0] add_ln170_142_fu_12483_p2;
reg   [13:0] add_ln170_142_reg_18427;
wire   [13:0] add_ln170_147_fu_12495_p2;
reg   [13:0] add_ln170_147_reg_18432;
wire   [13:0] add_ln170_158_fu_12540_p2;
reg   [13:0] add_ln170_158_reg_18437;
wire   [13:0] add_ln170_159_fu_12546_p2;
reg   [13:0] add_ln170_159_reg_18442;
wire   [12:0] add_ln170_162_fu_12552_p2;
reg   [12:0] add_ln170_162_reg_18447;
wire   [13:0] add_ln170_164_fu_12564_p2;
reg   [13:0] add_ln170_164_reg_18452;
wire  signed [10:0] sub_ln170_99_fu_12894_p2;
reg  signed [10:0] sub_ln170_99_reg_18457;
wire    ap_CS_fsm_state21;
wire   [12:0] zext_ln170_151_fu_13045_p1;
reg   [12:0] zext_ln170_151_reg_18462;
wire   [12:0] select_ln170_103_fu_13124_p3;
reg   [12:0] select_ln170_103_reg_18467;
wire   [12:0] zext_ln170_167_fu_13236_p1;
reg   [12:0] zext_ln170_167_reg_18472;
wire  signed [12:0] mul_ln170_31_fu_15017_p2;
reg  signed [12:0] mul_ln170_31_reg_18477;
wire   [12:0] add_ln170_34_fu_13497_p2;
reg   [12:0] add_ln170_34_reg_18482;
wire   [13:0] add_ln170_36_fu_13509_p2;
reg   [13:0] add_ln170_36_reg_18487;
wire   [15:0] add_ln170_47_fu_13541_p2;
reg   [15:0] add_ln170_47_reg_18492;
wire   [31:0] add_ln170_67_fu_13584_p2;
reg   [31:0] add_ln170_67_reg_18497;
wire   [14:0] add_ln170_74_fu_13610_p2;
reg   [14:0] add_ln170_74_reg_18504;
wire   [15:0] add_ln170_84_fu_13641_p2;
reg   [15:0] add_ln170_84_reg_18509;
wire  signed [12:0] grp_fu_15023_p3;
reg  signed [12:0] add_ln170_87_reg_18514;
wire   [12:0] add_ln170_89_fu_13647_p2;
reg   [12:0] add_ln170_89_reg_18519;
wire   [15:0] add_ln170_102_fu_13678_p2;
reg   [15:0] add_ln170_102_reg_18524;
wire   [31:0] add_ln170_108_fu_13684_p2;
reg   [31:0] add_ln170_108_reg_18529;
wire  signed [12:0] grp_fu_15010_p3;
reg  signed [12:0] add_ln170_110_reg_18534;
wire   [31:0] add_ln170_115_fu_13708_p2;
reg   [31:0] add_ln170_115_reg_18539;
wire   [15:0] add_ln170_119_fu_13737_p2;
reg   [15:0] add_ln170_119_reg_18544;
wire  signed [12:0] grp_fu_15003_p3;
reg  signed [12:0] add_ln170_121_reg_18549;
wire   [14:0] add_ln170_128_fu_13756_p2;
reg   [14:0] add_ln170_128_reg_18554;
wire   [31:0] add_ln170_133_fu_13777_p2;
reg   [31:0] add_ln170_133_reg_18559;
wire   [14:0] add_ln170_137_fu_13809_p2;
reg   [14:0] add_ln170_137_reg_18564;
wire   [14:0] add_ln170_149_fu_13830_p2;
reg   [14:0] add_ln170_149_reg_18569;
wire   [31:0] add_ln170_152_fu_13851_p2;
reg   [31:0] add_ln170_152_reg_18574;
wire   [13:0] add_ln170_155_fu_13863_p2;
reg   [13:0] add_ln170_155_reg_18579;
wire   [15:0] add_ln170_166_fu_13907_p2;
reg   [15:0] add_ln170_166_reg_18584;
wire   [31:0] add_ln170_48_fu_14008_p2;
reg   [31:0] add_ln170_48_reg_18589;
wire    ap_CS_fsm_state22;
wire   [31:0] add_ln170_85_fu_14026_p2;
reg   [31:0] add_ln170_85_reg_18596;
wire   [31:0] add_ln170_88_fu_14041_p2;
reg   [31:0] add_ln170_88_reg_18603;
wire   [14:0] add_ln170_92_fu_14059_p2;
reg   [14:0] add_ln170_92_reg_18608;
wire   [13:0] add_ln170_106_fu_14071_p2;
reg   [13:0] add_ln170_106_reg_18613;
wire   [31:0] add_ln170_130_fu_14114_p2;
reg   [31:0] add_ln170_130_reg_18618;
wire   [31:0] add_ln170_144_fu_14131_p2;
reg   [31:0] add_ln170_144_reg_18626;
wire  signed [12:0] grp_fu_15030_p3;
reg  signed [12:0] add_ln170_153_reg_18634;
wire   [31:0] add_ln170_103_fu_14148_p2;
reg   [31:0] add_ln170_103_reg_18639;
wire    ap_CS_fsm_state23;
wire   [31:0] add_ln170_112_fu_14179_p2;
reg   [31:0] add_ln170_112_reg_18646;
wire   [31:0] add_ln170_145_fu_14209_p2;
reg   [31:0] add_ln170_145_reg_18654;
wire   [31:0] mul_ln191_fu_14218_p2;
reg   [31:0] mul_ln191_reg_18662;
wire    ap_CS_fsm_state24;
wire   [31:0] mul_ln191_1_fu_14227_p2;
reg   [31:0] mul_ln191_1_reg_18667;
wire   [31:0] mul_ln191_2_fu_14236_p2;
reg   [31:0] mul_ln191_2_reg_18672;
wire   [0:0] l2_maxes_idx_load_load_fu_14242_p1;
reg   [0:0] l2_maxes_idx_load_reg_18677;
wire    ap_CS_fsm_state25;
wire   [31:0] add_ln191_fu_14338_p2;
reg   [31:0] add_ln191_reg_18687;
wire   [31:0] add_ln191_1_fu_14343_p2;
reg   [31:0] add_ln191_1_reg_18692;
wire   [31:0] add_ln191_2_fu_14347_p2;
reg   [31:0] add_ln191_2_reg_18698;
wire   [31:0] mul_ln191_3_fu_14354_p2;
reg   [31:0] mul_ln191_3_reg_18704;
wire   [31:0] mul_ln191_4_fu_14363_p2;
reg   [31:0] mul_ln191_4_reg_18709;
wire   [31:0] mul_ln191_5_fu_14372_p2;
reg   [31:0] mul_ln191_5_reg_18714;
wire   [31:0] add_ln191_3_fu_14456_p2;
reg   [31:0] add_ln191_3_reg_18719;
wire    ap_CS_fsm_state26;
wire   [31:0] add_ln191_4_fu_14460_p2;
reg   [31:0] add_ln191_4_reg_18725;
wire   [31:0] add_ln191_5_fu_14464_p2;
reg   [31:0] add_ln191_5_reg_18731;
wire   [31:0] mul_ln191_6_fu_14471_p2;
reg   [31:0] mul_ln191_6_reg_18737;
wire   [31:0] mul_ln191_7_fu_14480_p2;
reg   [31:0] mul_ln191_7_reg_18742;
wire   [31:0] add_ln191_6_fu_14564_p2;
reg   [31:0] add_ln191_6_reg_18747;
reg    ap_predicate_op3143_write_state27;
reg    ap_block_state27_io;
wire   [31:0] add_ln191_7_fu_14568_p2;
reg   [31:0] add_ln191_7_reg_18752;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3350_p8;
reg   [0:0] l1_write_col_offset_1_reg_3345;
wire   [0:0] icmp_ln54_fu_4113_p2;
wire   [0:0] icmp_ln60_fu_3976_p2;
reg   [15:0] l1_write_col_offset_2_reg_3363;
reg   [0:0] l1_read_row_offset_f_1_reg_3380;
reg   [7:0] l1_read_row_offset_l_2_reg_3392;
reg   [31:0] l1_maxes_0_new_0_reg_3402;
reg   [31:0] l1_maxes_1_new_0_reg_3413;
reg   [31:0] l1_maxes_2_new_0_reg_3424;
reg   [31:0] l1_maxes_3_new_0_reg_3435;
reg   [0:0] l2_write_row_offset_3_reg_3446;
reg   [7:0] l2_write_row_offset_4_reg_3458;
reg   [0:0] l1_read_row_offset_f_reg_3468;
reg   [7:0] l1_read_row_offset_l_reg_3481;
reg   [0:0] l2_write_row_offset_s_reg_3492;
reg   [7:0] l2_write_row_offset_1_reg_3505;
reg  signed [31:0] l2_kernel_sums_load_5_15_reg_3516;
reg  signed [31:0] l2_kernel_sums_load_6_16_reg_3527;
reg  signed [31:0] l2_kernel_sums_load_7_17_reg_3538;
reg  signed [31:0] l2_kernel_sums_load_2_12_reg_3549;
reg  signed [31:0] l2_kernel_sums_load_3_13_reg_3560;
reg  signed [31:0] l2_kernel_sums_load_4_14_reg_3571;
reg  signed [31:0] l2_kernel_sums_load_s_reg_3582;
reg  signed [31:0] l2_kernel_sums_load_1_11_reg_3593;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_3608_p6;
reg   [0:0] l2_read_row_offset_f_reg_3604;
wire   [0:0] icmp_ln210_fu_14678_p2;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state32;
wire   [7:0] select_ln214_fu_14696_p3;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_phi_fu_3622_p6;
reg   [7:0] l2_read_row_offset_n_reg_3618;
wire   [63:0] zext_ln43_fu_3942_p1;
wire   [63:0] zext_ln43_7_fu_4018_p1;
wire   [63:0] zext_ln43_1_fu_4212_p1;
wire   [63:0] zext_ln43_2_fu_4296_p1;
wire   [63:0] zext_ln43_3_fu_4380_p1;
wire   [63:0] zext_ln43_4_fu_4464_p1;
wire   [63:0] zext_ln43_5_fu_4706_p1;
wire   [63:0] zext_ln43_6_fu_4808_p1;
wire   [63:0] zext_ln95_fu_4927_p1;
wire   [63:0] zext_ln122_fu_8005_p1;
wire   [31:0] select_ln223_fu_14756_p3;
wire   [7:0] select_ln64_fu_3987_p3;
wire   [7:0] grp_fu_3632_p2;
wire   [7:0] select_ln45_15_fu_4105_p3;
wire   [15:0] select_ln138_fu_8186_p3;
wire   [15:0] select_ln127_fu_8135_p3;
wire   [31:0] select_ln232_fu_14821_p3;
wire   [7:0] select_ln232_1_fu_14835_p3;
wire   [0:0] or_ln232_fu_14829_p2;
wire   [15:0] select_ln210_fu_14705_p3;
wire   [0:0] xor_ln183_fu_14326_p2;
wire   [31:0] select_ln180_1_fu_14267_p3;
wire   [31:0] select_ln180_3_fu_14307_p3;
wire   [31:0] select_ln180_5_fu_14398_p3;
wire   [31:0] select_ln180_7_fu_14437_p3;
wire   [31:0] select_ln180_9_fu_14506_p3;
wire   [31:0] select_ln180_11_fu_14615_p3;
wire    ap_CS_fsm_state28;
wire   [31:0] select_ln180_13_fu_14545_p3;
wire   [31:0] select_ln180_15_fu_14654_p3;
wire    ap_CS_fsm_state29;
wire   [7:0] select_ln223_1_fu_14770_p3;
wire   [0:0] or_ln223_fu_14764_p2;
wire   [7:0] select_ln223_2_fu_14784_p3;
wire   [0:0] or_ln223_1_fu_14778_p2;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire   [7:0] trunc_ln681_fu_3920_p1;
wire   [1:0] trunc_ln43_8_fu_4040_p1;
wire   [1:0] trunc_ln43_7_fu_4830_p1;
reg   [2:0] grp_fu_3637_p7;
reg   [2:0] grp_fu_3654_p7;
wire   [7:0] grp_fu_3637_p8;
wire   [7:0] grp_fu_3654_p8;
reg   [2:0] grp_fu_3678_p7;
reg   [2:0] grp_fu_3695_p7;
wire   [7:0] grp_fu_3712_p8;
wire   [7:0] grp_fu_3723_p8;
wire   [7:0] grp_fu_3752_p8;
wire   [7:0] grp_fu_3763_p8;
wire   [0:0] tmp_84_fu_3882_p3;
wire   [0:0] icmp_ln150_fu_3876_p2;
wire   [0:0] xor_ln150_fu_3890_p2;
wire   [2:0] trunc_ln150_fu_3868_p1;
wire   [0:0] icmp_ln64_fu_3981_p2;
wire   [15:0] add_ln48_6_fu_4001_p2;
wire   [15:0] select_ln45_12_fu_4006_p3;
wire   [7:0] select_ln45_13_fu_4012_p3;
wire   [7:0] add_ln44_7_fu_4044_p2;
wire   [0:0] or_ln45_1_fu_4066_p2;
wire   [0:0] or_ln45_fu_4062_p2;
wire   [0:0] icmp_ln45_7_fu_4050_p2;
wire   [0:0] or_ln45_4_fu_4080_p2;
wire   [0:0] or_ln45_3_fu_4076_p2;
wire   [0:0] or_ln45_5_fu_4085_p2;
wire   [0:0] or_ln45_2_fu_4070_p2;
wire   [15:0] add_ln48_7_fu_4056_p2;
wire  signed [7:0] mul_ln191_12_fu_4141_p0;
wire  signed [7:0] mul_ln191_13_fu_4149_p0;
wire   [7:0] add_ln44_fu_4154_p2;
wire   [15:0] add_ln48_fu_4165_p2;
wire   [7:0] add_ln44_1_fu_4238_p2;
wire   [15:0] add_ln48_1_fu_4249_p2;
wire   [7:0] add_ln44_2_fu_4322_p2;
wire   [15:0] add_ln48_2_fu_4333_p2;
wire   [7:0] add_ln44_3_fu_4406_p2;
wire   [15:0] add_ln48_3_fu_4417_p2;
wire   [7:0] add_ln44_4_fu_4648_p2;
wire   [15:0] add_ln48_4_fu_4659_p2;
wire  signed [7:0] mul_ln191_8_fu_4735_p0;
wire  signed [7:0] mul_ln191_9_fu_4744_p0;
wire   [7:0] add_ln44_5_fu_4750_p2;
wire   [15:0] add_ln48_5_fu_4761_p2;
wire   [7:0] select_ln45_11_fu_4773_p3;
wire  signed [7:0] mul_ln191_10_fu_4868_p0;
wire  signed [7:0] mul_ln191_11_fu_4876_p0;
wire   [21:0] tmp_28_fu_4881_p4;
wire   [0:0] trunc_ln74_fu_4910_p1;
wire   [15:0] zext_ln74_fu_4917_p1;
wire   [15:0] add_ln90_fu_4921_p2;
wire   [15:0] add_ln90_1_fu_4949_p2;
wire   [15:0] add_ln90_2_fu_4971_p2;
wire  signed [7:0] mul_ln191_14_fu_5003_p0;
wire  signed [7:0] mul_ln191_15_fu_5012_p0;
wire   [0:0] tmp_81_fu_5018_p3;
wire   [7:0] zext_ln83_fu_5025_p1;
wire   [7:0] add_ln83_fu_5036_p2;
wire   [2:0] trunc_ln83_fu_5033_p1;
wire   [2:0] zext_ln83_1_fu_5029_p1;
wire   [2:0] add_ln86_fu_5047_p2;
wire   [0:0] icmp_ln84_fu_5041_p2;
wire   [2:0] add_ln84_fu_5053_p2;
wire   [2:0] tmp_5_fu_5067_p7;
wire   [7:0] select_ln83_fu_5085_p3;
wire   [7:0] add_ln83_1_fu_5093_p2;
wire   [2:0] add_ln86_3_fu_5104_p2;
wire   [2:0] add_ln86_1_fu_5110_p2;
wire   [0:0] icmp_ln84_1_fu_5098_p2;
wire   [2:0] add_ln84_1_fu_5116_p2;
wire   [1:0] or_ln_fu_5130_p3;
wire   [7:0] zext_ln83_2_fu_5138_p1;
wire   [7:0] add_ln83_2_fu_5146_p2;
wire   [2:0] zext_ln83_3_fu_5142_p1;
wire   [2:0] add_ln86_2_fu_5157_p2;
wire   [0:0] icmp_ln84_2_fu_5151_p2;
wire   [2:0] add_ln84_2_fu_5163_p2;
wire   [9:0] shl_ln95_1_fu_5202_p3;
wire   [10:0] zext_ln95_5_fu_5210_p1;
wire   [10:0] zext_ln95_1_fu_5198_p1;
wire   [10:0] sub_ln95_fu_5214_p2;
wire   [10:0] shl_ln95_3_fu_5241_p3;
wire   [8:0] shl_ln95_4_fu_5253_p3;
wire   [11:0] zext_ln95_9_fu_5249_p1;
wire   [11:0] zext_ln95_10_fu_5261_p1;
wire   [11:0] sub_ln95_2_fu_5265_p2;
wire   [8:0] shl_ln95_6_fu_5286_p3;
wire   [10:0] shl_ln95_s_fu_5317_p3;
wire   [11:0] zext_ln95_19_fu_5313_p1;
wire   [11:0] sub_ln95_70_fu_5329_p2;
wire  signed [11:0] sext_ln95_fu_5220_p1;
wire   [9:0] shl_ln95_10_fu_5341_p3;
wire   [11:0] shl_ln95_11_fu_5370_p3;
wire   [8:0] shl_ln95_14_fu_5382_p3;
wire   [12:0] zext_ln95_28_fu_5390_p1;
wire   [11:0] zext_ln95_22_fu_5349_p1;
wire   [10:0] zext_ln95_17_fu_5309_p1;
wire   [10:0] zext_ln95_37_fu_5434_p1;
wire   [11:0] shl_ln95_21_fu_5461_p3;
wire   [8:0] shl_ln95_22_fu_5473_p3;
wire   [12:0] zext_ln95_43_fu_5481_p1;
wire   [12:0] zext_ln95_42_fu_5469_p1;
wire   [10:0] shl_ln95_23_fu_5508_p3;
wire   [11:0] zext_ln95_47_fu_5516_p1;
wire   [10:0] zext_ln95_76_fu_5571_p1;
wire   [10:0] sub_ln95_37_fu_5575_p2;
wire  signed [11:0] sext_ln95_33_fu_5581_p1;
wire   [11:0] zext_ln95_74_fu_5559_p1;
wire   [11:0] sub_ln95_38_fu_5585_p2;
wire   [11:0] shl_ln95_44_fu_5623_p3;
wire   [12:0] zext_ln95_88_fu_5643_p1;
wire   [12:0] zext_ln95_86_fu_5631_p1;
wire  signed [12:0] sext_ln95_34_fu_5591_p1;
wire   [12:0] grp_fu_14855_p3;
wire   [8:0] shl_ln_fu_5791_p3;
wire   [11:0] shl_ln95_2_fu_5809_p3;
wire   [12:0] zext_ln95_7_fu_5816_p1;
wire   [12:0] zext_ln95_6_fu_5806_p1;
wire   [12:0] sub_ln95_1_fu_5820_p2;
wire   [9:0] shl_ln95_5_fu_5830_p3;
wire   [12:0] zext_ln95_11_fu_5837_p1;
wire   [12:0] sub_ln95_3_fu_5841_p2;
wire   [11:0] shl_ln95_7_fu_5854_p3;
wire   [9:0] shl_ln95_8_fu_5865_p3;
wire   [12:0] zext_ln95_14_fu_5861_p1;
wire   [12:0] zext_ln95_16_fu_5876_p1;
wire   [12:0] sub_ln95_4_fu_5880_p2;
wire   [10:0] zext_ln95_15_fu_5872_p1;
wire   [10:0] zext_ln95_12_fu_5851_p1;
wire   [10:0] sub_ln95_5_fu_5890_p2;
wire   [11:0] shl_ln95_9_fu_5903_p3;
wire   [12:0] zext_ln95_20_fu_5910_p1;
wire   [12:0] zext_ln95_18_fu_5900_p1;
wire   [12:0] sub_ln95_6_fu_5914_p2;
wire   [12:0] zext_ln95_3_fu_5802_p1;
wire   [11:0] zext_ln95_2_fu_5798_p1;
wire   [11:0] sub_ln95_8_fu_5926_p2;
wire   [9:0] shl_ln95_12_fu_5941_p3;
wire   [12:0] zext_ln95_25_fu_5948_p1;
wire   [12:0] sub_ln95_9_fu_5952_p2;
wire   [10:0] shl_ln95_13_fu_5961_p3;
wire   [13:0] zext_ln95_27_fu_5972_p1;
wire  signed [13:0] sext_ln95_9_fu_5976_p1;
wire   [11:0] shl_ln95_15_fu_5988_p3;
wire  signed [13:0] sext_ln95_4_fu_5886_p1;
wire   [13:0] zext_ln95_31_fu_5999_p1;
wire   [8:0] shl_ln95_16_fu_6009_p3;
wire   [12:0] zext_ln95_30_fu_5995_p1;
wire   [12:0] zext_ln95_33_fu_6020_p1;
wire   [12:0] sub_ln95_13_fu_6024_p2;
wire   [10:0] shl_ln95_17_fu_6036_p3;
wire   [11:0] zext_ln95_32_fu_6016_p1;
wire   [11:0] zext_ln95_34_fu_6043_p1;
wire   [11:0] sub_ln95_15_fu_6047_p2;
wire   [12:0] sub_ln95_7_fu_5920_p2;
wire   [12:0] zext_ln95_35_fu_6057_p1;
wire   [11:0] shl_ln95_18_fu_6066_p3;
wire   [12:0] zext_ln95_36_fu_6073_p1;
wire   [12:0] zext_ln95_38_fu_6077_p1;
wire   [12:0] sub_ln95_17_fu_6080_p2;
wire   [8:0] shl_ln95_20_fu_6090_p3;
wire  signed [12:0] sext_ln95_7_fu_5935_p1;
wire   [12:0] zext_ln95_39_fu_6097_p1;
wire   [12:0] sub_ln95_18_fu_6101_p2;
wire  signed [12:0] sext_ln95_15_fu_6111_p1;
wire   [12:0] zext_ln95_40_fu_6114_p1;
wire   [12:0] add_ln95_5_fu_6117_p2;
wire   [10:0] tmp_79_fu_6133_p3;
wire   [11:0] zext_ln95_41_fu_6127_p1;
wire   [11:0] zext_ln95_44_fu_6140_p1;
wire   [12:0] zext_ln95_26_fu_5968_p1;
wire   [12:0] add_ln95_6_fu_6150_p2;
wire   [11:0] zext_ln95_23_fu_5938_p1;
wire   [11:0] sub_ln95_71_fu_6144_p2;
wire   [11:0] add_ln95_7_fu_6159_p2;
wire  signed [13:0] sext_ln95_18_fu_6155_p1;
wire  signed [13:0] sext_ln95_19_fu_6165_p1;
wire   [13:0] add_ln95_2_fu_5979_p2;
wire   [13:0] zext_ln95_45_fu_6175_p1;
wire  signed [13:0] sext_ln95_17_fu_6130_p1;
wire  signed [13:0] sext_ln95_10_fu_5985_p1;
wire   [13:0] add_ln95_9_fu_6185_p2;
wire  signed [14:0] sext_ln95_3_fu_5847_p1;
wire  signed [14:0] sext_ln95_20_fu_6191_p1;
wire  signed [12:0] sext_ln95_21_fu_6204_p1;
wire   [12:0] zext_ln95_46_fu_6201_p1;
wire   [8:0] shl_ln95_24_fu_6213_p3;
wire   [12:0] zext_ln95_48_fu_6220_p1;
wire   [11:0] shl_ln95_25_fu_6230_p3;
wire   [12:0] zext_ln95_49_fu_6237_p1;
wire   [12:0] sub_ln95_24_fu_6241_p2;
wire   [7:0] tmp_9_fu_6251_p8;
wire   [11:0] tmp_80_fu_6266_p3;
wire   [12:0] zext_ln95_50_fu_6262_p1;
wire   [12:0] zext_ln95_51_fu_6274_p1;
wire   [8:0] shl_ln95_26_fu_6288_p3;
wire   [12:0] zext_ln95_53_fu_6296_p1;
wire   [12:0] sub_ln95_25_fu_6300_p2;
wire  signed [13:0] sext_ln95_14_fu_6107_p1;
wire   [13:0] zext_ln95_52_fu_6284_p1;
wire   [13:0] sub_ln95_26_fu_6310_p2;
wire  signed [13:0] sext_ln95_16_fu_6123_p1;
wire   [10:0] shl_ln95_27_fu_6329_p3;
wire   [8:0] shl_ln95_28_fu_6340_p3;
wire   [13:0] add_ln95_8_fu_6169_p2;
wire   [13:0] zext_ln95_57_fu_6351_p1;
wire   [11:0] zext_ln95_55_fu_6336_p1;
wire   [11:0] zext_ln95_54_fu_6326_p1;
wire   [11:0] sub_ln95_29_fu_6361_p2;
wire  signed [13:0] sext_ln95_25_fu_6367_p1;
wire   [13:0] sub_ln95_20_fu_6179_p2;
wire   [11:0] shl_ln95_29_fu_6377_p3;
wire   [14:0] add_ln95_10_fu_6195_p2;
wire   [14:0] zext_ln95_58_fu_6384_p1;
wire   [14:0] sub_ln95_30_fu_6388_p2;
wire   [10:0] shl_ln95_30_fu_6398_p3;
wire   [8:0] shl_ln95_31_fu_6413_p3;
wire   [11:0] zext_ln95_62_fu_6424_p1;
wire   [11:0] zext_ln95_60_fu_6409_p1;
wire   [11:0] sub_ln95_31_fu_6428_p2;
wire   [10:0] shl_ln95_32_fu_6444_p3;
wire   [11:0] zext_ln95_65_fu_6451_p1;
wire   [11:0] sub_ln95_32_fu_6455_p2;
wire  signed [12:0] sext_ln95_28_fu_6461_p1;
wire   [12:0] zext_ln95_64_fu_6441_p1;
wire   [11:0] shl_ln95_33_fu_6471_p3;
wire   [9:0] shl_ln95_34_fu_6482_p3;
wire   [12:0] zext_ln95_67_fu_6489_p1;
wire   [12:0] zext_ln95_66_fu_6478_p1;
wire   [12:0] sub_ln95_34_fu_6493_p2;
wire  signed [14:0] sext_ln95_29_fu_6499_p1;
wire  signed [14:0] sext_ln95_24_fu_6316_p1;
wire   [10:0] shl_ln95_35_fu_6517_p3;
wire   [11:0] zext_ln95_70_fu_6525_p1;
wire   [11:0] zext_ln95_69_fu_6513_p1;
wire   [11:0] sub_ln95_35_fu_6529_p2;
wire   [11:0] shl_ln95_36_fu_6539_p3;
wire   [13:0] add_ln95_11_fu_6371_p2;
wire   [13:0] zext_ln95_71_fu_6547_p1;
wire   [12:0] zext_ln95_68_fu_6509_p1;
wire   [12:0] zext_ln95_72_fu_6557_p1;
wire   [12:0] sub_ln95_73_fu_6561_p2;
wire  signed [15:0] sext_ln95_32_fu_6567_p1;
wire  signed [15:0] sext_ln95_26_fu_6394_p1;
wire   [10:0] shl_ln95_38_fu_6583_p3;
wire   [11:0] zext_ln95_77_fu_6590_p1;
wire   [11:0] sub_ln95_39_fu_6594_p2;
wire   [8:0] shl_ln95_39_fu_6604_p3;
wire  signed [12:0] sext_ln95_35_fu_6600_p1;
wire   [12:0] zext_ln95_78_fu_6611_p1;
wire   [10:0] shl_ln95_40_fu_6627_p3;
wire   [8:0] shl_ln95_41_fu_6638_p3;
wire   [11:0] zext_ln95_81_fu_6634_p1;
wire   [11:0] zext_ln95_83_fu_6649_p1;
wire   [11:0] shl_ln95_42_fu_6659_p3;
wire   [12:0] zext_ln95_84_fu_6666_p1;
wire   [12:0] zext_ln95_82_fu_6645_p1;
wire  signed [13:0] sext_ln95_13_fu_6086_p1;
wire  signed [13:0] sext_ln95_6_fu_5931_p1;
wire   [12:0] sub_ln95_42_fu_6670_p2;
wire   [12:0] sub_ln95_33_fu_6465_p2;
wire   [12:0] add_ln95_15_fu_6682_p2;
wire  signed [13:0] sext_ln95_23_fu_6306_p1;
wire  signed [13:0] sext_ln95_38_fu_6688_p1;
wire   [14:0] add_ln95_12_fu_6503_p2;
wire   [14:0] zext_ln95_79_fu_6621_p1;
wire   [9:0] shl_ln95_43_fu_6704_p3;
wire   [10:0] zext_ln95_85_fu_6711_p1;
wire   [10:0] zext_ln95_80_fu_6624_p1;
wire   [10:0] sub_ln95_44_fu_6715_p2;
wire  signed [13:0] sext_ln95_41_fu_6728_p1;
wire  signed [13:0] sext_ln95_30_fu_6535_p1;
wire   [10:0] shl_ln95_47_fu_6743_p3;
wire   [11:0] zext_ln95_92_fu_6750_p1;
wire   [11:0] zext_ln95_90_fu_6737_p1;
wire   [11:0] sub_ln95_47_fu_6754_p2;
wire   [11:0] shl_ln95_48_fu_6764_p3;
wire   [8:0] shl_ln95_49_fu_6775_p3;
wire   [12:0] zext_ln95_93_fu_6771_p1;
wire   [12:0] zext_ln95_94_fu_6782_p1;
wire   [9:0] shl_ln95_50_fu_6792_p3;
wire   [12:0] zext_ln95_95_fu_6799_p1;
wire   [10:0] zext_ln95_91_fu_6740_p1;
wire   [10:0] zext_ln95_96_fu_6809_p1;
wire   [10:0] sub_ln95_74_fu_6813_p2;
wire  signed [13:0] sext_ln95_8_fu_5957_p1;
wire   [13:0] add_ln95_20_fu_6848_p2;
wire  signed [14:0] sext_ln95_1_fu_5826_p1;
wire  signed [14:0] sext_ln95_45_fu_6854_p1;
wire   [11:0] zext_ln95_56_fu_6347_p1;
wire   [11:0] add_ln95_22_fu_6864_p2;
wire   [13:0] zext_ln95_103_fu_6870_p1;
wire  signed [13:0] sext_ln95_46_fu_6874_p1;
wire   [13:0] add_ln95_24_fu_6877_p2;
wire   [14:0] add_ln95_21_fu_6858_p2;
wire  signed [14:0] sext_ln95_47_fu_6883_p1;
wire   [11:0] shl_ln95_54_fu_6893_p3;
wire   [8:0] shl_ln95_55_fu_6904_p3;
wire   [12:0] zext_ln95_105_fu_6900_p1;
wire   [12:0] zext_ln95_106_fu_6911_p1;
wire   [12:0] sub_ln95_52_fu_6915_p2;
wire   [11:0] shl_ln95_56_fu_6925_p3;
wire   [8:0] shl_ln95_57_fu_6936_p3;
wire   [12:0] zext_ln95_109_fu_6947_p1;
wire   [12:0] zext_ln95_107_fu_6932_p1;
wire   [12:0] sub_ln95_53_fu_6951_p2;
wire   [10:0] shl_ln95_58_fu_6961_p3;
wire   [11:0] zext_ln95_110_fu_6968_p1;
wire   [11:0] zext_ln95_108_fu_6943_p1;
wire   [11:0] sub_ln95_54_fu_6972_p2;
wire   [11:0] sub_ln95_55_fu_6982_p2;
wire  signed [12:0] sext_ln95_52_fu_6988_p1;
wire   [11:0] sub_ln95_57_fu_6998_p2;
wire   [7:0] tmp_21_fu_7008_p8;
wire   [10:0] shl_ln95_59_fu_7023_p3;
wire   [8:0] shl_ln95_60_fu_7039_p3;
wire   [9:0] shl_ln95_61_fu_7051_p3;
wire   [11:0] shl_ln95_62_fu_7063_p3;
wire   [12:0] zext_ln95_114_fu_7047_p1;
wire   [12:0] zext_ln95_116_fu_7071_p1;
wire  signed [13:0] sext_ln95_40_fu_6721_p1;
wire   [13:0] sub_ln95_27_fu_6320_p2;
wire   [13:0] add_ln95_26_fu_7081_p2;
wire   [12:0] sub_ln95_58_fu_7075_p2;
wire   [12:0] zext_ln95_101_fu_6844_p1;
wire   [12:0] add_ln95_27_fu_7091_p2;
wire  signed [14:0] sext_ln95_54_fu_7087_p1;
wire  signed [14:0] sext_ln95_55_fu_7097_p1;
wire   [11:0] zext_ln95_120_fu_7117_p1;
wire   [11:0] sub_ln95_60_fu_7121_p2;
wire   [8:0] shl_ln95_65_fu_7131_p3;
wire  signed [12:0] sext_ln95_56_fu_7127_p1;
wire   [12:0] zext_ln95_121_fu_7138_p1;
wire   [10:0] shl_ln95_66_fu_7151_p3;
wire   [8:0] shl_ln95_67_fu_7162_p3;
wire   [11:0] zext_ln95_123_fu_7158_p1;
wire   [11:0] zext_ln95_124_fu_7169_p1;
wire   [11:0] sub_ln95_62_fu_7173_p2;
wire   [9:0] shl_ln95_68_fu_7183_p3;
wire   [12:0] zext_ln95_59_fu_6405_p1;
wire   [12:0] sub_ln95_22_fu_6207_p2;
wire   [12:0] add_ln95_29_fu_7194_p2;
wire   [13:0] sub_ln95_12_fu_6003_p2;
wire  signed [13:0] sext_ln95_58_fu_7200_p1;
wire   [12:0] sub_ln95_48_fu_6786_p2;
wire   [12:0] sub_ln95_40_fu_6615_p2;
wire   [12:0] add_ln95_31_fu_7210_p2;
wire   [12:0] zext_ln95_125_fu_7190_p1;
wire  signed [12:0] sext_ln95_51_fu_6978_p1;
wire   [12:0] add_ln95_32_fu_7220_p2;
wire  signed [13:0] sext_ln95_60_fu_7216_p1;
wire  signed [13:0] sext_ln95_61_fu_7226_p1;
wire   [11:0] sub_ln95_63_fu_7236_p2;
wire   [9:0] shl_ln95_69_fu_7249_p3;
wire   [10:0] zext_ln95_129_fu_7260_p1;
wire   [10:0] sub_ln95_64_fu_7264_p2;
wire  signed [11:0] sext_ln95_64_fu_7270_p1;
wire   [11:0] zext_ln95_127_fu_7246_p1;
wire   [11:0] shl_ln95_70_fu_7280_p3;
wire   [12:0] zext_ln95_128_fu_7256_p1;
wire   [12:0] zext_ln95_130_fu_7287_p1;
wire   [10:0] tmp_82_fu_7297_p3;
wire   [11:0] zext_ln95_131_fu_7304_p1;
wire  signed [11:0] sub_ln95_75_fu_7308_p2;
wire   [12:0] zext_ln95_136_fu_7324_p1;
wire   [12:0] zext_ln95_137_fu_7334_p1;
wire  signed [12:0] sub_ln95_76_fu_7338_p2;
wire   [12:0] sub_ln95_72_fu_6278_p2;
wire   [12:0] zext_ln95_113_fu_7035_p1;
wire  signed [12:0] grp_fu_14872_p3;
wire  signed [13:0] sext_ln95_50_fu_6957_p1;
wire  signed [13:0] sext_ln95_27_fu_6434_p1;
wire  signed [13:0] sext_ln107_5_fu_7359_p1;
wire   [13:0] add_ln107_13_fu_7362_p2;
wire   [13:0] add_ln107_14_fu_7368_p2;
wire  signed [12:0] sext_ln95_42_fu_6760_p1;
wire   [12:0] add_ln107_15_fu_7378_p2;
wire   [8:0] zext_ln95_97_fu_6823_p1;
wire   [8:0] zext_ln95_63_fu_6438_p1;
wire   [8:0] add_ln107_16_fu_7388_p2;
wire  signed [12:0] sext_ln95_57_fu_7179_p1;
wire   [12:0] zext_ln107_fu_7394_p1;
wire   [12:0] add_ln107_17_fu_7398_p2;
wire  signed [13:0] sext_ln107_7_fu_7384_p1;
wire  signed [13:0] sext_ln107_8_fu_7404_p1;
wire   [13:0] add_ln107_18_fu_7408_p2;
wire  signed [14:0] sext_ln107_6_fu_7374_p1;
wire  signed [14:0] sext_ln107_9_fu_7414_p1;
wire   [12:0] sub_ln95_66_fu_7291_p2;
wire   [12:0] zext_ln95_115_fu_7059_p1;
wire   [8:0] zext_ln95_132_fu_7318_p1;
wire   [8:0] zext_ln95_111_fu_7019_p1;
wire  signed [13:0] sext_ln95_49_fu_6921_p1;
wire   [13:0] zext_ln95_87_fu_6725_p1;
wire   [13:0] zext_ln95_112_fu_7031_p1;
wire  signed [13:0] grp_fu_14890_p3;
wire   [12:0] sub_ln95_14_fu_6030_p2;
wire   [12:0] sub_ln95_23_fu_6224_p2;
wire   [12:0] sub_ln95_56_fu_6992_p2;
wire   [12:0] zext_ln95_61_fu_6420_p1;
wire   [12:0] zext_ln95_75_fu_6580_p1;
wire   [12:0] add_ln107_35_fu_7453_p2;
wire  signed [12:0] grp_fu_14899_p3;
wire   [8:0] zext_ln95_117_fu_7107_p1;
wire   [8:0] add_ln107_39_fu_7468_p2;
wire   [11:0] grp_fu_14881_p3;
wire  signed [13:0] sext_ln107_24_fu_7465_p1;
wire   [13:0] zext_ln107_3_fu_7478_p1;
wire   [12:0] sub_ln95_61_fu_7142_p2;
wire  signed [12:0] sext_ln95_5_fu_5896_p1;
wire  signed [12:0] sext_ln95_11_fu_6053_p1;
wire  signed [13:0] sext_ln95_63_fu_7242_p1;
wire  signed [13:0] sext_ln95_22_fu_6247_p1;
wire  signed [13:0] sext_ln95_43_fu_6819_p1;
wire   [13:0] add_ln107_48_fu_7499_p2;
wire   [13:0] add_ln107_49_fu_7505_p2;
wire  signed [13:0] sext_ln95_68_fu_7344_p1;
wire  signed [13:0] sext_ln95_53_fu_7004_p1;
wire   [8:0] zext_ln95_73_fu_6577_p1;
wire   [8:0] add_ln107_51_fu_7521_p2;
wire   [13:0] add_ln107_50_fu_7515_p2;
wire   [13:0] zext_ln107_4_fu_7527_p1;
wire   [13:0] add_ln107_52_fu_7531_p2;
wire  signed [14:0] sext_ln107_32_fu_7511_p1;
wire  signed [14:0] sext_ln107_33_fu_7537_p1;
wire  signed [14:0] sext_ln95_37_fu_7556_p1;
wire  signed [14:0] sext_ln95_39_fu_7559_p1;
wire   [10:0] shl_ln95_46_fu_7572_p3;
wire   [15:0] zext_ln95_89_fu_7579_p1;
wire   [14:0] add_ln95_17_fu_7562_p2;
wire   [14:0] zext_ln95_99_fu_7588_p1;
wire   [14:0] sub_ln95_50_fu_7591_p2;
wire   [9:0] shl_ln95_53_fu_7604_p3;
wire   [13:0] add_ln95_19_fu_7568_p2;
wire   [13:0] zext_ln95_104_fu_7611_p1;
wire   [13:0] sub_ln95_51_fu_7615_p2;
wire   [9:0] shl_ln95_63_fu_7625_p3;
wire  signed [14:0] sext_ln95_48_fu_7621_p1;
wire   [14:0] zext_ln95_118_fu_7632_p1;
wire  signed [14:0] sext_ln95_59_fu_7645_p1;
wire  signed [14:0] sext_ln95_62_fu_7648_p1;
wire   [14:0] zext_ln95_126_fu_7657_p1;
wire   [14:0] zext_ln95_134_fu_7668_p1;
wire   [14:0] add_ln95_34_fu_7651_p2;
wire   [14:0] zext_ln95_138_fu_7676_p1;
wire   [14:0] sub_ln95_69_fu_7679_p2;
wire  signed [14:0] sext_ln95_65_fu_7660_p1;
wire   [14:0] sub_ln95_68_fu_7671_p2;
wire   [14:0] add_ln107_fu_7689_p2;
wire  signed [15:0] sext_ln107_fu_7695_p1;
wire  signed [15:0] sext_ln107_1_fu_7699_p1;
wire  signed [13:0] sext_ln95_36_fu_7553_p1;
wire  signed [13:0] sext_ln95_12_fu_7547_p1;
wire   [13:0] add_ln107_3_fu_7708_p2;
wire  signed [13:0] sext_ln107_2_fu_7714_p1;
wire   [13:0] add_ln107_10_fu_7717_p2;
wire   [15:0] add_ln107_2_fu_7702_p2;
wire  signed [15:0] sext_ln107_3_fu_7723_p1;
wire  signed [15:0] sext_ln95_69_fu_7685_p1;
wire  signed [15:0] sext_ln95_44_fu_7597_p1;
wire   [15:0] add_ln107_23_fu_7733_p2;
wire   [15:0] zext_ln107_1_fu_7739_p1;
wire   [14:0] zext_ln95_119_fu_7642_p1;
wire  signed [14:0] sext_ln95_31_fu_7550_p1;
wire   [14:0] add_ln107_26_fu_7748_p2;
wire  signed [14:0] sext_ln107_16_fu_7754_p1;
wire   [14:0] add_ln107_28_fu_7757_p2;
wire   [14:0] zext_ln95_100_fu_7601_p1;
wire   [14:0] add_ln107_29_fu_7767_p2;
wire  signed [14:0] sext_ln107_18_fu_7772_p1;
wire   [14:0] add_ln107_32_fu_7775_p2;
wire  signed [15:0] sext_ln107_17_fu_7763_p1;
wire  signed [15:0] sext_ln107_19_fu_7781_p1;
wire   [15:0] add_ln107_33_fu_7785_p2;
wire  signed [13:0] sext_ln107_21_fu_7795_p1;
wire  signed [13:0] sext_ln107_22_fu_7798_p1;
wire   [13:0] add_ln107_37_fu_7801_p2;
wire  signed [14:0] sext_ln107_23_fu_7807_p1;
wire  signed [14:0] sext_ln107_25_fu_7811_p1;
wire   [14:0] add_ln107_42_fu_7814_p2;
wire  signed [16:0] sext_ln107_20_fu_7791_p1;
wire  signed [16:0] sext_ln107_26_fu_7820_p1;
wire   [14:0] sub_ln95_67_fu_7663_p2;
wire  signed [14:0] sext_ln107_28_fu_7830_p1;
wire   [14:0] add_ln107_44_fu_7833_p2;
wire   [15:0] sub_ln95_46_fu_7583_p2;
wire  signed [15:0] sext_ln107_30_fu_7843_p1;
wire   [15:0] add_ln107_46_fu_7846_p2;
wire  signed [16:0] sext_ln107_29_fu_7839_p1;
wire  signed [16:0] sext_ln107_31_fu_7852_p1;
wire   [16:0] add_ln107_47_fu_7856_p2;
wire  signed [16:0] sext_ln107_34_fu_7862_p1;
wire   [10:0] shl_ln95_71_fu_7871_p3;
wire  signed [16:0] sext_ln107_4_fu_7882_p1;
wire  signed [16:0] sext_ln107_10_fu_7885_p1;
wire   [16:0] add_ln107_4_fu_7888_p2;
wire   [14:0] zext_ln95_135_fu_7878_p1;
wire   [14:0] add_ln107_20_fu_7898_p2;
wire  signed [14:0] sext_ln107_12_fu_7903_p1;
wire   [14:0] add_ln107_22_fu_7906_p2;
wire  signed [16:0] sext_ln107_13_fu_7912_p1;
wire  signed [16:0] sext_ln107_14_fu_7916_p1;
wire  signed [31:0] sext_ln107_11_fu_7894_p1;
wire   [0:0] icmp_ln115_fu_7935_p2;
wire  signed [31:0] sext_ln107_27_fu_7925_p1;
wire   [0:0] icmp_ln115_2_fu_7953_p2;
wire  signed [31:0] sext_ln107_35_fu_7928_p1;
wire   [0:0] icmp_ln115_3_fu_7971_p2;
wire  signed [31:0] sext_ln107_15_fu_8068_p1;
wire   [0:0] icmp_ln115_1_fu_8075_p2;
wire   [15:0] add_ln126_fu_8105_p2;
wire   [7:0] add_ln130_fu_8116_p2;
wire   [0:0] icmp_ln131_fu_8121_p2;
wire   [7:0] select_ln131_fu_8127_p3;
wire   [15:0] add_ln137_fu_8150_p2;
wire   [7:0] add_ln141_fu_8167_p2;
wire   [0:0] icmp_ln142_fu_8172_p2;
wire   [7:0] select_ln142_fu_8178_p3;
wire   [0:0] tmp_85_fu_8211_p3;
wire   [15:0] zext_ln155_fu_8218_p1;
wire   [15:0] local_col_index_fu_8222_p2;
wire   [16:0] zext_ln159_fu_8228_p1;
wire   [16:0] add_ln170_2_fu_8254_p2;
wire   [16:0] add_ln170_4_fu_8270_p2;
wire   [0:0] tmp_86_fu_8320_p3;
wire   [7:0] zext_ln159_1_fu_8327_p1;
wire   [7:0] add_ln159_fu_8339_p2;
wire   [2:0] zext_ln159_2_fu_8335_p1;
wire   [2:0] trunc_ln159_fu_8331_p1;
wire   [2:0] add_ln162_fu_8351_p2;
wire   [0:0] icmp_ln160_fu_8345_p2;
wire   [2:0] add_ln160_fu_8357_p2;
wire   [7:0] tmp_38_fu_8373_p8;
wire   [7:0] tmp_39_fu_8391_p8;
wire   [7:0] select_ln159_fu_8416_p3;
wire   [7:0] add_ln159_1_fu_8424_p2;
wire   [2:0] add_ln162_3_fu_8436_p2;
wire   [2:0] add_ln162_1_fu_8442_p2;
wire   [0:0] icmp_ln160_1_fu_8430_p2;
wire   [2:0] add_ln160_1_fu_8448_p2;
wire   [1:0] or_ln1_fu_8500_p3;
wire   [7:0] zext_ln159_3_fu_8508_p1;
wire   [7:0] add_ln159_2_fu_8516_p2;
wire   [2:0] zext_ln159_4_fu_8512_p1;
wire   [2:0] add_ln162_2_fu_8528_p2;
wire   [0:0] icmp_ln160_2_fu_8522_p2;
wire   [2:0] add_ln160_2_fu_8534_p2;
wire   [7:0] mul_ln170_1_fu_8556_p1;
wire   [12:0] zext_ln170_1_fu_8553_p1;
wire   [7:0] mul_ln170_2_fu_8572_p1;
wire   [7:0] tmp_36_fu_8578_p8;
wire   [7:0] tmp_37_fu_8589_p8;
wire   [7:0] mul_ln170_34_fu_8677_p1;
wire   [8:0] zext_ln170_2_fu_8683_p1;
wire   [8:0] sub_ln170_fu_8686_p2;
wire  signed [12:0] sext_ln170_fu_8692_p1;
wire   [7:0] tmp_32_fu_8705_p8;
wire   [7:0] tmp_33_fu_8716_p8;
wire   [7:0] mul_ln170_4_fu_8738_p1;
wire   [10:0] shl_ln170_7_fu_8747_p3;
wire   [11:0] sub_ln170_20_fu_8758_p2;
wire   [7:0] mul_ln170_5_fu_8768_p1;
wire   [12:0] mul_ln170_5_fu_8768_p2;
wire  signed [12:0] sext_ln170_23_fu_8764_p1;
wire   [7:0] tmp_40_fu_8791_p8;
wire   [7:0] tmp_41_fu_8802_p8;
wire   [7:0] tmp_44_fu_8826_p8;
wire   [7:0] tmp_45_fu_8837_p8;
wire  signed [31:0] sext_ln170_6_fu_8702_p1;
wire   [7:0] tmp_48_fu_8887_p8;
wire   [7:0] tmp_49_fu_8898_p8;
wire   [7:0] tmp_52_fu_8916_p8;
wire   [7:0] tmp_53_fu_8927_p8;
wire   [7:0] tmp_60_fu_8951_p8;
wire   [7:0] grp_fu_3741_p8;
wire   [7:0] mul_ln170_29_fu_8973_p1;
wire   [7:0] select_ln152_16_fu_8990_p3;
wire   [8:0] zext_ln170_161_fu_8997_p1;
wire   [8:0] sub_ln170_112_fu_9001_p2;
wire   [11:0] tmp_90_fu_9022_p3;
wire   [11:0] zext_ln170_192_fu_9030_p1;
wire   [7:0] tmp_74_fu_9041_p8;
wire   [7:0] tmp_75_fu_9052_p8;
wire   [12:0] select_ln170_fu_8696_p3;
wire   [12:0] select_ln170_16_fu_8774_p3;
wire   [7:0] tmp_76_fu_9082_p8;
wire   [7:0] tmp_77_fu_9093_p8;
wire   [7:0] tmp_78_fu_9117_p8;
wire   [10:0] shl_ln1_fu_9144_p3;
wire   [11:0] zext_ln170_4_fu_9151_p1;
wire   [11:0] sub_ln170_1_fu_9155_p2;
wire   [8:0] shl_ln170_1_fu_9165_p3;
wire  signed [12:0] sext_ln170_1_fu_9161_p1;
wire   [12:0] zext_ln170_5_fu_9172_p1;
wire   [9:0] shl_ln170_2_fu_9182_p3;
wire   [10:0] zext_ln170_6_fu_9189_p1;
wire   [10:0] zext_ln170_3_fu_9141_p1;
wire   [10:0] add_ln170_fu_9193_p2;
wire   [12:0] zext_ln170_7_fu_9199_p1;
wire   [12:0] sub_ln170_2_fu_9176_p2;
wire   [12:0] select_ln170_1_fu_9203_p3;
wire   [11:0] shl_ln170_3_fu_9214_p3;
wire   [12:0] zext_ln170_9_fu_9221_p1;
wire   [12:0] zext_ln170_10_fu_9225_p1;
wire   [12:0] sub_ln170_4_fu_9235_p2;
wire   [12:0] sub_ln170_3_fu_9229_p2;
wire   [12:0] select_ln170_2_fu_9241_p3;
wire   [11:0] sub_ln170_5_fu_9252_p2;
wire  signed [12:0] sext_ln170_4_fu_9257_p1;
wire   [12:0] select_ln170_3_fu_9261_p3;
wire   [10:0] sub_ln170_6_fu_9284_p2;
wire  signed [11:0] sext_ln170_7_fu_9290_p1;
wire   [11:0] sub_ln170_7_fu_9294_p2;
wire   [12:0] sub_ln170_8_fu_9303_p2;
wire  signed [12:0] sext_ln170_8_fu_9299_p1;
wire   [12:0] select_ln170_7_fu_9309_p3;
wire   [9:0] shl_ln170_s_fu_9326_p3;
wire   [10:0] zext_ln170_15_fu_9333_p1;
wire   [10:0] zext_ln170_14_fu_9323_p1;
wire   [10:0] sub_ln170_9_fu_9337_p2;
wire   [11:0] shl_ln170_4_fu_9347_p3;
wire   [8:0] shl_ln170_5_fu_9358_p3;
wire   [12:0] zext_ln170_16_fu_9354_p1;
wire   [12:0] zext_ln170_17_fu_9365_p1;
wire   [12:0] sub_ln170_10_fu_9369_p2;
wire  signed [12:0] sext_ln170_10_fu_9343_p1;
wire   [12:0] select_ln170_9_fu_9375_p3;
wire   [10:0] shl_ln170_6_fu_9386_p3;
wire   [11:0] zext_ln170_20_fu_9393_p1;
wire   [11:0] sub_ln170_11_fu_9397_p2;
wire  signed [12:0] sext_ln170_12_fu_9403_p1;
wire   [12:0] sub_ln170_13_fu_9412_p2;
wire   [12:0] sub_ln170_12_fu_9407_p2;
wire   [12:0] select_ln170_10_fu_9417_p3;
wire   [11:0] zext_ln170_21_fu_9428_p1;
wire   [11:0] add_ln170_1_fu_9432_p2;
wire   [10:0] sub_ln170_14_fu_9442_p2;
wire  signed [11:0] sext_ln170_14_fu_9448_p1;
wire   [11:0] sub_ln170_15_fu_9452_p2;
wire  signed [12:0] sext_ln170_15_fu_9458_p1;
wire   [12:0] zext_ln170_22_fu_9438_p1;
wire   [12:0] select_ln170_11_fu_9462_p3;
wire   [9:0] zext_ln170_23_fu_9473_p1;
wire  signed [9:0] sub_ln170_16_fu_9477_p2;
wire  signed [12:0] sext_ln170_17_fu_9483_p1;
wire   [12:0] select_ln170_12_fu_9487_p3;
wire   [11:0] sub_ln170_17_fu_9497_p2;
wire   [11:0] select_ln170_13_fu_9503_p3;
wire   [11:0] sub_ln170_18_fu_9518_p2;
wire  signed [11:0] sext_ln170_20_fu_9514_p1;
wire   [11:0] select_ln170_14_fu_9524_p3;
wire   [12:0] zext_ln170_24_fu_9535_p1;
wire   [12:0] sub_ln170_19_fu_9539_p2;
wire   [12:0] select_ln170_15_fu_9545_p3;
wire   [11:0] zext_ln170_28_fu_9559_p1;
wire   [11:0] sub_ln170_21_fu_9562_p2;
wire   [11:0] shl_ln170_8_fu_9571_p3;
wire   [8:0] shl_ln170_9_fu_9582_p3;
wire   [12:0] zext_ln170_29_fu_9578_p1;
wire   [12:0] zext_ln170_30_fu_9589_p1;
wire   [12:0] sub_ln170_22_fu_9593_p2;
wire  signed [12:0] sext_ln170_24_fu_9567_p1;
wire   [12:0] select_ln170_17_fu_9599_p3;
wire   [9:0] shl_ln170_10_fu_9613_p3;
wire   [10:0] zext_ln170_31_fu_9620_p1;
wire  signed [10:0] sub_ln170_23_fu_9624_p2;
wire   [12:0] sub_ln170_24_fu_9634_p2;
wire  signed [12:0] sext_ln170_27_fu_9630_p1;
wire   [12:0] sub_ln170_25_fu_9646_p2;
wire   [12:0] select_ln170_19_fu_9652_p3;
wire   [8:0] zext_ln170_27_fu_9556_p1;
wire   [8:0] sub_ln170_26_fu_9663_p2;
wire   [8:0] select_ln170_20_fu_9669_p3;
wire   [9:0] zext_ln170_32_fu_9680_p1;
wire   [9:0] sub_ln170_27_fu_9684_p2;
wire   [9:0] select_ln170_21_fu_9690_p3;
wire  signed [11:0] sext_ln170_32_fu_9705_p1;
wire   [11:0] sub_ln170_28_fu_9709_p2;
wire   [12:0] zext_ln170_33_fu_9701_p1;
wire   [12:0] sub_ln170_29_fu_9719_p2;
wire  signed [12:0] sext_ln170_33_fu_9715_p1;
wire   [8:0] shl_ln170_11_fu_9732_p3;
wire   [9:0] zext_ln170_37_fu_9739_p1;
wire   [9:0] sub_ln170_30_fu_9743_p2;
wire   [9:0] select_ln170_24_fu_9749_p3;
wire   [10:0] shl_ln170_12_fu_9763_p3;
wire   [11:0] zext_ln170_40_fu_9770_p1;
wire   [10:0] zext_ln170_41_fu_9787_p1;
wire   [10:0] zext_ln170_39_fu_9760_p1;
wire   [10:0] sub_ln170_32_fu_9791_p2;
wire  signed [11:0] sext_ln170_37_fu_9797_p1;
wire  signed [11:0] sub_ln170_31_fu_9774_p2;
wire   [11:0] select_ln170_25_fu_9801_p3;
wire   [11:0] zext_ln170_42_fu_9812_p1;
wire   [11:0] add_ln170_3_fu_9816_p2;
wire  signed [12:0] sext_ln170_39_fu_9826_p1;
wire   [12:0] sub_ln170_33_fu_9830_p2;
wire   [12:0] zext_ln170_43_fu_9822_p1;
wire   [12:0] select_ln170_26_fu_9835_p3;
wire   [11:0] sub_ln170_34_fu_9846_p2;
wire   [11:0] select_ln170_27_fu_9852_p3;
wire   [10:0] sub_ln170_37_fu_9863_p2;
wire   [10:0] select_ln170_30_fu_9869_p3;
wire   [10:0] shl_ln170_15_fu_9886_p3;
wire   [11:0] shl_ln170_17_fu_9907_p3;
wire   [12:0] zext_ln170_52_fu_9914_p1;
wire   [12:0] zext_ln170_50_fu_9904_p1;
wire   [12:0] sub_ln170_40_fu_9918_p2;
wire   [11:0] zext_ln170_53_fu_9928_p1;
wire   [9:0] shl_ln170_18_fu_9938_p3;
wire   [11:0] zext_ln170_54_fu_9945_p1;
wire   [11:0] sub_ln170_41_fu_9932_p2;
wire   [11:0] select_ln170_32_fu_9949_p3;
wire   [10:0] zext_ln170_55_fu_9965_p1;
wire   [10:0] zext_ln170_47_fu_9883_p1;
wire   [10:0] add_ln170_5_fu_9969_p2;
wire   [11:0] zext_ln170_56_fu_9975_p1;
wire   [11:0] sub_ln170_42_fu_9960_p2;
wire   [11:0] select_ln170_33_fu_9979_p3;
wire   [8:0] zext_ln170_46_fu_9880_p1;
wire   [8:0] sub_ln170_43_fu_9990_p2;
wire  signed [11:0] sext_ln170_49_fu_9996_p1;
wire   [11:0] select_ln170_34_fu_10000_p3;
wire   [12:0] zext_ln170_57_fu_10011_p1;
wire   [12:0] sub_ln170_44_fu_10015_p2;
wire   [12:0] select_ln170_35_fu_10021_p3;
wire   [10:0] sub_ln170_45_fu_10035_p2;
wire   [11:0] sub_ln170_46_fu_10045_p2;
wire  signed [11:0] sext_ln170_52_fu_10041_p1;
wire   [11:0] select_ln170_37_fu_10051_p3;
wire   [10:0] shl_ln170_19_fu_10071_p3;
wire   [11:0] zext_ln170_62_fu_10078_p1;
wire   [11:0] zext_ln170_60_fu_10065_p1;
wire   [11:0] add_ln170_6_fu_10082_p2;
wire   [11:0] tmp_87_fu_10092_p3;
wire   [12:0] sub_ln170_47_fu_10103_p2;
wire   [12:0] zext_ln170_63_fu_10088_p1;
wire   [12:0] select_ln170_39_fu_10109_p3;
wire   [7:0] mul_ln170_11_fu_10120_p1;
wire   [12:0] sub_ln170_48_fu_10126_p2;
wire   [12:0] mul_ln170_11_fu_10120_p2;
wire   [12:0] select_ln170_40_fu_10132_p3;
wire   [11:0] sub_ln170_49_fu_10143_p2;
wire   [11:0] zext_ln170_65_fu_10160_p1;
wire   [11:0] add_ln170_7_fu_10164_p2;
wire   [12:0] zext_ln170_66_fu_10170_p1;
wire  signed [12:0] sext_ln170_57_fu_10149_p1;
wire   [12:0] select_ln170_41_fu_10174_p3;
wire   [9:0] tmp_88_fu_10191_p3;
wire   [10:0] zext_ln170_61_fu_10068_p1;
wire   [10:0] zext_ln170_67_fu_10198_p1;
wire   [10:0] sub_ln170_51_fu_10202_p2;
wire  signed [12:0] sext_ln170_59_fu_10208_p1;
wire   [12:0] sub_ln170_50_fu_10185_p2;
wire   [12:0] select_ln170_42_fu_10212_p3;
wire   [11:0] sub_ln170_54_fu_10230_p2;
wire  signed [12:0] sext_ln170_63_fu_10236_p1;
wire   [9:0] shl_ln170_21_fu_10250_p3;
wire   [10:0] zext_ln170_71_fu_10257_p1;
wire  signed [10:0] sub_ln170_55_fu_10261_p2;
wire   [10:0] shl_ln170_22_fu_10271_p3;
wire   [8:0] shl_ln170_23_fu_10282_p3;
wire   [11:0] zext_ln170_72_fu_10278_p1;
wire   [11:0] zext_ln170_73_fu_10289_p1;
wire   [11:0] sub_ln170_56_fu_10293_p2;
wire  signed [11:0] sext_ln170_64_fu_10267_p1;
wire   [11:0] select_ln170_46_fu_10299_p3;
wire   [11:0] shl_ln170_24_fu_10321_p3;
wire   [12:0] zext_ln170_77_fu_10313_p1;
wire   [12:0] zext_ln170_78_fu_10328_p1;
wire   [12:0] sub_ln170_57_fu_10332_p2;
wire  signed [12:0] sext_ln170_66_fu_10317_p1;
wire   [12:0] select_ln170_48_fu_10338_p3;
wire   [12:0] sub_ln170_58_fu_10352_p2;
wire   [10:0] zext_ln170_70_fu_10247_p1;
wire   [10:0] sub_ln170_59_fu_10361_p2;
wire   [10:0] add_ln170_8_fu_10371_p2;
wire   [11:0] zext_ln170_79_fu_10377_p1;
wire  signed [11:0] sext_ln170_70_fu_10367_p1;
wire   [11:0] select_ln170_50_fu_10381_p3;
wire   [11:0] sub_ln170_61_fu_10398_p2;
wire   [11:0] sub_ln170_60_fu_10392_p2;
wire   [11:0] select_ln170_51_fu_10403_p3;
wire   [12:0] sub_ln170_62_fu_10414_p2;
wire   [12:0] select_ln170_52_fu_10419_p3;
wire   [8:0] shl_ln170_25_fu_10433_p3;
wire   [9:0] shl_ln170_26_fu_10444_p3;
wire   [10:0] zext_ln170_82_fu_10451_p1;
wire   [10:0] sub_ln170_63_fu_10455_p2;
wire  signed [11:0] sext_ln170_74_fu_10461_p1;
wire   [11:0] zext_ln170_80_fu_10430_p1;
wire   [11:0] sub_ln170_64_fu_10465_p2;
wire   [11:0] zext_ln170_81_fu_10440_p1;
wire   [11:0] shl_ln170_27_fu_10478_p3;
wire   [12:0] zext_ln170_84_fu_10489_p1;
wire   [12:0] zext_ln170_83_fu_10485_p1;
wire   [12:0] zext_ln170_85_fu_10499_p1;
wire   [12:0] sub_ln170_65_fu_10493_p2;
wire   [12:0] select_ln170_54_fu_10503_p3;
wire   [12:0] zext_ln170_87_fu_10517_p1;
wire   [10:0] shl_ln170_28_fu_10526_p3;
wire   [11:0] zext_ln170_88_fu_10533_p1;
wire   [11:0] sub_ln170_67_fu_10537_p2;
wire  signed [12:0] sext_ln170_77_fu_10543_p1;
wire   [12:0] sub_ln170_68_fu_10547_p2;
wire   [12:0] sub_ln170_66_fu_10520_p2;
wire   [10:0] zext_ln170_86_fu_10514_p1;
wire  signed [10:0] sub_ln170_69_fu_10560_p2;
wire  signed [12:0] sext_ln170_79_fu_10566_p1;
wire   [12:0] select_ln170_56_fu_10570_p3;
wire   [11:0] sub_ln170_71_fu_10587_p2;
wire  signed [12:0] sext_ln170_81_fu_10593_p1;
wire   [12:0] sub_ln170_70_fu_10581_p2;
wire   [12:0] select_ln170_57_fu_10597_p3;
wire  signed [13:0] sext_ln170_18_fu_9493_p1;
wire  signed [13:0] sext_ln170_29_fu_9659_p1;
wire  signed [12:0] sext_ln170_41_fu_9859_p1;
wire  signed [12:0] sext_ln170_50_fu_10007_p1;
wire   [12:0] add_ln170_12_fu_10614_p2;
wire  signed [13:0] sext_ln170_69_fu_10357_p1;
wire  signed [13:0] sext_ln170_82_fu_10604_p1;
wire   [13:0] add_ln170_13_fu_10624_p2;
wire  signed [14:0] sext_ln170_85_fu_10630_p1;
wire  signed [14:0] sext_ln170_60_fu_10219_p1;
wire   [14:0] add_ln170_14_fu_10634_p2;
wire  signed [14:0] sext_ln170_84_fu_10620_p1;
wire  signed [11:0] sext_ln170_87_fu_10652_p1;
wire   [11:0] sub_ln170_72_fu_10646_p2;
wire   [11:0] select_ln170_58_fu_10656_p3;
wire   [12:0] sub_ln170_73_fu_10667_p2;
wire   [12:0] select_ln170_59_fu_10673_p3;
wire   [10:0] select_ln170_60_fu_10684_p3;
wire   [11:0] zext_ln170_89_fu_10691_p1;
wire   [11:0] sub_ln170_74_fu_10695_p2;
wire  signed [12:0] sext_ln170_90_fu_10701_p1;
wire   [12:0] sub_ln170_75_fu_10705_p2;
wire   [10:0] shl_ln170_29_fu_10715_p3;
wire   [11:0] zext_ln170_91_fu_10722_p1;
wire   [11:0] add_ln170_17_fu_10726_p2;
wire   [8:0] shl_ln170_30_fu_10735_p3;
wire   [9:0] zext_ln170_93_fu_10742_p1;
wire   [9:0] sub_ln170_76_fu_10746_p2;
wire  signed [12:0] sext_ln170_92_fu_10752_p1;
wire   [12:0] select_ln170_61_fu_10756_p3;
wire   [9:0] shl_ln170_31_fu_10767_p3;
wire   [11:0] zext_ln170_95_fu_10778_p1;
wire   [11:0] add_ln170_18_fu_10782_p2;
wire   [11:0] zext_ln170_94_fu_10774_p1;
wire   [11:0] select_ln170_62_fu_10788_p3;
wire   [10:0] zext_ln170_99_fu_10805_p1;
wire   [11:0] shl_ln170_32_fu_10819_p3;
wire   [12:0] zext_ln170_102_fu_10830_p1;
wire   [12:0] zext_ln170_101_fu_10826_p1;
wire   [10:0] shl_ln170_33_fu_10850_p3;
wire   [11:0] sub_ln170_79_fu_10861_p2;
wire  signed [12:0] sext_ln170_98_fu_10867_p1;
wire   [12:0] sub_ln170_80_fu_10871_p2;
wire   [11:0] add_ln170_19_fu_10887_p2;
wire   [12:0] zext_ln170_106_fu_10893_p1;
wire   [12:0] select_ln170_70_fu_10897_p3;
wire   [11:0] shl_ln170_35_fu_10925_p3;
wire   [9:0] shl_ln170_36_fu_10936_p3;
wire   [12:0] zext_ln170_110_fu_10932_p1;
wire   [12:0] zext_ln170_111_fu_10943_p1;
wire   [10:0] shl_ln170_37_fu_10957_p3;
wire   [11:0] zext_ln170_113_fu_10964_p1;
wire   [11:0] sub_ln170_86_fu_10968_p2;
wire  signed [12:0] sext_ln170_107_fu_10974_p1;
wire   [12:0] sub_ln170_85_fu_10951_p2;
wire   [12:0] select_ln170_76_fu_10978_p3;
wire   [11:0] zext_ln170_112_fu_10947_p1;
wire   [11:0] select_ln170_77_fu_10989_p3;
wire   [12:0] zext_ln170_115_fu_10996_p1;
wire   [12:0] sub_ln170_87_fu_11000_p2;
wire   [10:0] zext_ln170_109_fu_10922_p1;
wire   [10:0] zext_ln170_116_fu_11009_p1;
wire   [10:0] sub_ln170_88_fu_11013_p2;
wire   [10:0] select_ln170_78_fu_11019_p3;
wire   [8:0] zext_ln170_117_fu_11033_p1;
wire  signed [8:0] sub_ln170_89_fu_11036_p2;
wire   [8:0] shl_ln170_38_fu_11046_p3;
wire   [9:0] zext_ln170_118_fu_11053_p1;
wire  signed [9:0] sext_ln170_112_fu_11042_p1;
wire   [9:0] select_ln170_80_fu_11057_p3;
wire   [8:0] select_ln170_82_fu_11068_p3;
wire   [12:0] zext_ln170_119_fu_11079_p1;
wire   [12:0] sub_ln170_90_fu_11083_p2;
wire   [12:0] select_ln170_83_fu_11089_p3;
wire   [10:0] shl_ln170_39_fu_11103_p3;
wire   [11:0] zext_ln170_121_fu_11110_p1;
wire   [11:0] zext_ln170_120_fu_11100_p1;
wire   [11:0] add_ln170_20_fu_11114_p2;
wire   [11:0] select_ln170_84_fu_11120_p3;
wire   [11:0] shl_ln170_40_fu_11131_p3;
wire   [12:0] zext_ln170_123_fu_11138_p1;
wire   [11:0] sub_ln170_92_fu_11148_p2;
wire  signed [12:0] sext_ln170_116_fu_11154_p1;
wire   [12:0] sub_ln170_91_fu_11142_p2;
wire   [12:0] select_ln170_85_fu_11158_p3;
wire   [8:0] shl_ln170_41_fu_11172_p3;
wire   [12:0] zext_ln170_126_fu_11183_p1;
wire   [11:0] zext_ln170_125_fu_11179_p1;
wire   [11:0] add_ln170_21_fu_11193_p2;
wire   [12:0] zext_ln170_127_fu_11199_p1;
wire   [12:0] sub_ln170_93_fu_11187_p2;
wire   [12:0] select_ln170_86_fu_11203_p3;
wire   [8:0] zext_ln170_124_fu_11169_p1;
wire   [8:0] sub_ln170_94_fu_11217_p2;
wire   [7:0] mul_ln170_25_fu_11227_p1;
wire   [12:0] mul_ln170_25_fu_11227_p2;
wire  signed [12:0] sext_ln170_119_fu_11223_p1;
wire   [12:0] select_ln170_87_fu_11233_p3;
wire   [9:0] shl_ln170_42_fu_11244_p3;
wire   [10:0] zext_ln170_129_fu_11251_p1;
wire   [10:0] sub_ln170_95_fu_11255_p2;
wire  signed [12:0] sext_ln170_121_fu_11261_p1;
wire   [12:0] select_ln170_89_fu_11265_p3;
wire   [7:0] tmp_54_fu_11290_p8;
wire   [7:0] tmp_55_fu_11301_p8;
wire   [10:0] shl_ln170_43_fu_11319_p3;
wire   [11:0] sub_ln170_98_fu_11331_p2;
wire   [11:0] zext_ln170_135_fu_11349_p1;
wire   [11:0] add_ln170_22_fu_11353_p2;
wire   [12:0] zext_ln170_136_fu_11359_p1;
wire  signed [12:0] sext_ln170_127_fu_11337_p1;
wire   [12:0] select_ln170_93_fu_11363_p3;
wire   [7:0] tmp_56_fu_11374_p8;
wire   [7:0] tmp_57_fu_11385_p8;
wire   [7:0] tmp_58_fu_11403_p8;
wire   [7:0] tmp_59_fu_11414_p8;
wire   [11:0] add_ln170_25_fu_11448_p2;
wire   [9:0] zext_ln170_150_fu_11466_p1;
wire  signed [12:0] sext_ln170_137_fu_11476_p1;
wire   [12:0] zext_ln170_149_fu_11454_p1;
wire   [12:0] select_ln170_100_fu_11480_p3;
wire   [12:0] select_ln170_107_fu_11491_p3;
wire   [11:0] shl_ln170_52_fu_11501_p3;
wire   [12:0] zext_ln170_159_fu_11508_p1;
wire   [8:0] shl_ln170_53_fu_11518_p3;
wire   [12:0] zext_ln170_160_fu_11525_p1;
wire   [12:0] sub_ln170_111_fu_11529_p2;
wire   [12:0] sub_ln170_110_fu_11512_p2;
wire   [12:0] select_ln170_108_fu_11535_p3;
wire   [10:0] shl_ln170_54_fu_11555_p3;
wire   [10:0] shl_ln170_58_fu_11581_p3;
wire   [11:0] zext_ln170_174_fu_11589_p1;
wire   [11:0] sub_ln170_119_fu_11593_p2;
wire   [8:0] shl_ln170_59_fu_11603_p3;
wire  signed [12:0] sext_ln170_156_fu_11599_p1;
wire   [12:0] zext_ln170_175_fu_11611_p1;
wire   [12:0] zext_ln170_172_fu_11573_p1;
wire   [12:0] sub_ln170_120_fu_11615_p2;
wire   [12:0] select_ln170_115_fu_11621_p3;
wire   [11:0] shl_ln170_60_fu_11632_p3;
wire   [12:0] zext_ln170_176_fu_11640_p1;
wire   [11:0] zext_ln170_177_fu_11644_p1;
wire   [11:0] sub_ln170_122_fu_11654_p2;
wire  signed [12:0] sext_ln170_158_fu_11660_p1;
wire   [12:0] sub_ln170_121_fu_11648_p2;
wire   [12:0] select_ln170_116_fu_11664_p3;
wire   [9:0] shl_ln170_61_fu_11675_p3;
wire   [10:0] zext_ln170_179_fu_11687_p1;
wire   [10:0] zext_ln170_173_fu_11577_p1;
wire   [10:0] sub_ln170_123_fu_11691_p2;
wire   [12:0] zext_ln170_178_fu_11683_p1;
wire   [12:0] sub_ln170_124_fu_11701_p2;
wire  signed [12:0] sext_ln170_160_fu_11697_p1;
wire   [12:0] select_ln170_117_fu_11707_p3;
wire   [7:0] tmp_68_fu_11718_p8;
wire   [11:0] shl_ln170_62_fu_11740_p3;
wire   [12:0] zext_ln170_182_fu_11748_p1;
wire   [12:0] zext_ln170_183_fu_11760_p1;
wire   [12:0] zext_ln170_181_fu_11736_p1;
wire   [12:0] sub_ln170_126_fu_11770_p2;
wire   [12:0] sub_ln170_125_fu_11764_p2;
wire   [12:0] select_ln170_118_fu_11776_p3;
wire   [7:0] mul_ln170_32_fu_11787_p1;
wire   [12:0] mul_ln170_32_fu_11787_p2;
wire   [10:0] shl_ln170_65_fu_11800_p3;
wire   [11:0] zext_ln170_189_fu_11808_p1;
wire   [11:0] sub_ln170_128_fu_11812_p2;
wire  signed [12:0] sext_ln170_167_fu_11818_p1;
wire   [10:0] zext_ln170_190_fu_11827_p1;
wire   [10:0] sub_ln170_130_fu_11830_p2;
wire  signed [12:0] sext_ln170_168_fu_11836_p1;
wire   [12:0] sub_ln170_129_fu_11822_p2;
wire   [12:0] select_ln170_122_fu_11840_p3;
wire   [10:0] select_ln170_123_fu_11851_p3;
wire   [12:0] zext_ln170_193_fu_11862_p1;
wire   [8:0] shl_ln170_67_fu_11870_p3;
wire   [9:0] zext_ln170_194_fu_11878_p1;
wire   [9:0] sub_ln170_132_fu_11882_p2;
wire  signed [12:0] sext_ln170_170_fu_11888_p1;
wire   [12:0] select_ln170_126_fu_11892_p3;
wire   [7:0] tmp_73_fu_11902_p8;
wire   [10:0] shl_ln170_71_fu_11920_p3;
wire   [8:0] shl_ln170_72_fu_11931_p3;
wire   [31:0] zext_ln170_204_fu_11938_p1;
wire  signed [13:0] sext_ln170_174_fu_11947_p1;
wire   [13:0] zext_ln170_203_fu_11927_p1;
wire   [13:0] add_ln170_32_fu_11950_p2;
wire  signed [31:0] sext_ln170_175_fu_11956_p1;
wire   [31:0] add_ln170_30_fu_11942_p2;
wire  signed [12:0] sext_ln170_65_fu_10306_p1;
wire   [12:0] select_ln170_69_fu_10877_p3;
wire   [12:0] add_ln170_39_fu_11966_p2;
wire   [13:0] zext_ln170_122_fu_11127_p1;
wire  signed [13:0] sext_ln170_108_fu_10985_p1;
wire   [13:0] add_ln170_40_fu_11976_p2;
wire  signed [14:0] sext_ln170_180_fu_11982_p1;
wire  signed [14:0] sext_ln170_93_fu_10763_p1;
wire   [14:0] add_ln170_41_fu_11986_p2;
wire  signed [14:0] sext_ln170_179_fu_11972_p1;
wire  signed [13:0] sext_ln170_169_fu_11847_p1;
wire  signed [13:0] sext_ln170_157_fu_11628_p1;
wire   [13:0] add_ln170_44_fu_11998_p2;
wire  signed [13:0] sext_ln170_147_fu_11497_p1;
wire   [11:0] shl_ln170_73_fu_12013_p3;
wire   [12:0] zext_ln170_206_fu_12020_p1;
wire   [11:0] zext_ln170_207_fu_12030_p1;
wire   [11:0] zext_ln170_205_fu_12010_p1;
wire   [11:0] add_ln170_49_fu_12034_p2;
wire   [12:0] zext_ln170_208_fu_12040_p1;
wire   [12:0] sub_ln170_136_fu_12024_p2;
wire   [12:0] select_ln170_130_fu_12044_p3;
wire  signed [31:0] sext_ln170_159_fu_11671_p1;
wire   [13:0] zext_ln170_191_fu_11858_p1;
wire  signed [13:0] sext_ln170_148_fu_11542_p1;
wire   [13:0] add_ln170_51_fu_12060_p2;
wire  signed [31:0] sext_ln170_187_fu_12066_p1;
wire   [31:0] add_ln170_50_fu_12055_p2;
wire  signed [13:0] sext_ln170_138_fu_11487_p1;
wire  signed [13:0] sext_ln170_128_fu_11370_p1;
wire   [13:0] zext_ln170_96_fu_10795_p1;
wire  signed [13:0] sext_ln170_117_fu_11165_p1;
wire   [13:0] add_ln170_54_fu_12082_p2;
wire  signed [13:0] sext_ln170_99_fu_10904_p1;
wire  signed [13:0] sext_ln170_109_fu_11005_p1;
wire  signed [13:0] sext_ln170_2_fu_9210_p1;
wire   [13:0] add_ln170_58_fu_12094_p2;
wire  signed [13:0] sext_ln170_11_fu_9382_p1;
wire  signed [13:0] sext_ln170_46_fu_9924_p1;
wire   [13:0] add_ln170_59_fu_12104_p2;
wire  signed [14:0] sext_ln170_192_fu_12110_p1;
wire  signed [14:0] sext_ln170_25_fu_9606_p1;
wire   [14:0] add_ln170_60_fu_12114_p2;
wire  signed [14:0] sext_ln170_191_fu_12100_p1;
wire  signed [13:0] sext_ln170_36_fu_9756_p1;
wire  signed [13:0] sext_ln170_55_fu_10116_p1;
wire   [13:0] add_ln170_62_fu_12126_p2;
wire   [13:0] zext_ln170_76_fu_10310_p1;
wire  signed [13:0] sext_ln170_186_fu_12051_p1;
wire   [13:0] add_ln170_63_fu_12136_p2;
wire  signed [13:0] sext_ln170_76_fu_10510_p1;
wire   [13:0] add_ln170_64_fu_12142_p2;
wire  signed [14:0] sext_ln170_195_fu_12148_p1;
wire  signed [14:0] sext_ln170_194_fu_12132_p1;
wire   [11:0] zext_ln170_209_fu_12164_p1;
wire   [11:0] sub_ln170_137_fu_12158_p2;
wire   [11:0] select_ln170_131_fu_12168_p3;
wire  signed [31:0] sext_ln170_161_fu_11714_p1;
wire   [12:0] sub_ln170_131_fu_11865_p2;
wire  signed [12:0] sext_ln170_149_fu_11546_p1;
wire   [12:0] add_ln170_69_fu_12184_p2;
wire  signed [31:0] sext_ln170_199_fu_12190_p1;
wire   [31:0] add_ln170_68_fu_12179_p2;
wire  signed [13:0] sext_ln170_94_fu_10799_p1;
wire  signed [13:0] sext_ln170_118_fu_11210_p1;
wire  signed [13:0] sext_ln170_110_fu_11026_p1;
wire  signed [13:0] sext_ln170_3_fu_9248_p1;
wire   [13:0] add_ln170_76_fu_12206_p2;
wire  signed [13:0] sext_ln170_13_fu_9424_p1;
wire  signed [13:0] sext_ln170_47_fu_9956_p1;
wire   [13:0] add_ln170_77_fu_12216_p2;
wire  signed [14:0] sext_ln170_204_fu_12222_p1;
wire  signed [14:0] sext_ln170_26_fu_9610_p1;
wire   [14:0] add_ln170_78_fu_12226_p2;
wire  signed [14:0] sext_ln170_203_fu_12212_p1;
wire  signed [13:0] sext_ln170_38_fu_9808_p1;
wire  signed [13:0] sext_ln170_56_fu_10139_p1;
wire  signed [13:0] sext_ln170_67_fu_10345_p1;
wire  signed [13:0] sext_ln170_198_fu_12175_p1;
wire   [12:0] zext_ln170_210_fu_12250_p1;
wire   [12:0] select_ln170_132_fu_12254_p3;
wire   [13:0] zext_ln170_98_fu_10802_p1;
wire  signed [13:0] sext_ln170_120_fu_11240_p1;
wire  signed [13:0] sext_ln170_111_fu_11030_p1;
wire  signed [13:0] sext_ln170_5_fu_9268_p1;
wire  signed [13:0] sext_ln170_16_fu_9469_p1;
wire  signed [13:0] sext_ln170_48_fu_9986_p1;
wire  signed [13:0] sext_ln170_40_fu_9842_p1;
wire  signed [13:0] sext_ln170_58_fu_10181_p1;
wire   [13:0] add_ln170_98_fu_12283_p2;
wire  signed [13:0] sext_ln170_68_fu_10349_p1;
wire  signed [13:0] sext_ln170_210_fu_12261_p1;
wire   [13:0] add_ln170_99_fu_12293_p2;
wire  signed [14:0] sext_ln170_219_fu_12299_p1;
wire  signed [14:0] sext_ln170_80_fu_10577_p1;
wire   [14:0] add_ln170_100_fu_12303_p2;
wire  signed [14:0] sext_ln170_218_fu_12289_p1;
wire   [9:0] shl_ln170_74_fu_12318_p3;
wire   [9:0] zext_ln170_211_fu_12315_p1;
wire   [9:0] select_ln170_133_fu_12325_p3;
wire  signed [13:0] sext_ln170_163_fu_11783_p1;
wire  signed [13:0] sext_ln170_171_fu_11898_p1;
wire  signed [11:0] sext_ln170_113_fu_11064_p1;
wire   [11:0] zext_ln170_212_fu_12332_p1;
wire   [12:0] zext_ln170_213_fu_12354_p1;
wire   [12:0] sub_ln170_139_fu_12358_p2;
wire   [12:0] sub_ln170_138_fu_12348_p2;
wire   [12:0] select_ln170_134_fu_12364_p3;
wire  signed [13:0] sext_ln170_95_fu_10816_p1;
wire  signed [13:0] sext_ln170_122_fu_11272_p1;
wire  signed [13:0] sext_ln170_19_fu_9510_p1;
wire  signed [13:0] sext_ln170_51_fu_10028_p1;
wire   [13:0] add_ln170_122_fu_12381_p2;
wire  signed [13:0] sext_ln170_30_fu_9676_p1;
wire  signed [13:0] sext_ln170_71_fu_10388_p1;
wire  signed [13:0] sext_ln170_227_fu_12371_p1;
wire   [13:0] add_ln170_126_fu_12393_p2;
wire  signed [13:0] sext_ln170_88_fu_10663_p1;
wire   [10:0] shl_ln170_75_fu_12408_p3;
wire   [11:0] zext_ln170_215_fu_12415_p1;
wire   [11:0] sub_ln170_140_fu_12419_p2;
wire  signed [12:0] sext_ln170_240_fu_12425_p1;
wire   [12:0] zext_ln170_214_fu_12405_p1;
wire   [9:0] shl_ln170_76_fu_12435_p3;
wire   [12:0] zext_ln170_216_fu_12442_p1;
wire   [12:0] sub_ln170_141_fu_12429_p2;
wire   [12:0] select_ln170_135_fu_12446_p3;
wire  signed [12:0] sext_ln170_114_fu_11075_p1;
wire   [12:0] select_ln170_6_fu_9277_p3;
wire   [12:0] add_ln170_139_fu_12457_p2;
wire  signed [12:0] sext_ln170_21_fu_9531_p1;
wire   [12:0] zext_ln170_58_fu_10032_p1;
wire   [12:0] add_ln170_140_fu_12467_p2;
wire  signed [12:0] sext_ln170_31_fu_9697_p1;
wire   [12:0] add_ln170_141_fu_12473_p2;
wire  signed [13:0] sext_ln170_247_fu_12479_p1;
wire  signed [13:0] sext_ln170_246_fu_12463_p1;
wire  signed [13:0] sext_ln170_72_fu_10410_p1;
wire  signed [13:0] sext_ln170_241_fu_12453_p1;
wire   [13:0] add_ln170_146_fu_12489_p2;
wire  signed [13:0] sext_ln170_89_fu_10680_p1;
wire   [11:0] shl_ln170_77_fu_12501_p3;
wire   [8:0] shl_ln170_78_fu_12512_p3;
wire   [12:0] zext_ln170_217_fu_12508_p1;
wire   [12:0] zext_ln170_218_fu_12519_p1;
wire   [12:0] sub_ln170_142_fu_12523_p2;
wire   [12:0] select_ln170_136_fu_12529_p3;
wire  signed [13:0] sext_ln170_115_fu_11096_p1;
wire  signed [13:0] sext_ln170_9_fu_9316_p1;
wire  signed [13:0] sext_ln170_22_fu_9552_p1;
wire  signed [13:0] sext_ln170_53_fu_10058_p1;
wire  signed [12:0] sext_ln170_44_fu_9876_p1;
wire   [12:0] select_ln170_45_fu_10240_p3;
wire  signed [13:0] sext_ln170_73_fu_10426_p1;
wire  signed [13:0] sext_ln170_252_fu_12536_p1;
wire   [13:0] add_ln170_163_fu_12558_p2;
wire  signed [13:0] sext_ln170_91_fu_10711_p1;
wire   [7:0] mul_ln170_3_fu_12573_p1;
wire   [11:0] mul_ln170_3_fu_12573_p2;
wire   [11:0] select_ln170_8_fu_12578_p3;
wire   [8:0] zext_ln170_36_fu_12598_p1;
wire   [8:0] sub_ln170_35_fu_12604_p2;
wire   [7:0] mul_ln170_8_fu_12614_p1;
wire   [12:0] mul_ln170_8_fu_12614_p2;
wire  signed [12:0] sext_ln170_42_fu_12610_p1;
wire   [12:0] select_ln170_28_fu_12619_p3;
wire   [11:0] shl_ln170_14_fu_12630_p3;
wire   [9:0] zext_ln170_38_fu_12601_p1;
wire   [9:0] select_ln170_29_fu_12641_p3;
wire   [12:0] zext_ln170_44_fu_12637_p1;
wire   [12:0] zext_ln170_45_fu_12647_p1;
wire   [11:0] sub_ln170_38_fu_12657_p2;
wire   [11:0] select_ln170_31_fu_12665_p3;
wire  signed [12:0] sext_ln170_45_fu_12672_p1;
wire   [12:0] zext_ln170_49_fu_12662_p1;
wire   [7:0] mul_ln170_10_fu_12682_p1;
wire   [12:0] mul_ln170_10_fu_12682_p2;
wire   [12:0] select_ln170_38_fu_12687_p3;
wire   [9:0] zext_ln170_69_fu_12700_p1;
wire   [9:0] sub_ln170_52_fu_12703_p2;
wire   [12:0] zext_ln170_68_fu_12697_p1;
wire   [12:0] sub_ln170_53_fu_12713_p2;
wire  signed [12:0] sext_ln170_61_fu_12709_p1;
wire   [12:0] select_ln170_43_fu_12718_p3;
wire  signed [31:0] sext_ln170_83_fu_12735_p1;
wire  signed [31:0] sext_ln170_86_fu_12743_p1;
wire   [31:0] add_ln170_11_fu_12738_p2;
wire   [31:0] add_ln170_16_fu_12746_p2;
wire   [31:0] zext_ln170_100_fu_12752_p1;
wire   [12:0] select_ln170_67_fu_12761_p3;
wire   [11:0] sub_ln170_82_fu_12776_p2;
wire   [11:0] select_ln170_73_fu_12780_p3;
wire   [8:0] shl_ln170_34_fu_12801_p3;
wire   [11:0] zext_ln170_108_fu_12808_p1;
wire   [11:0] sub_ln170_84_fu_12812_p2;
wire   [11:0] sub_ln170_83_fu_12797_p2;
wire   [11:0] select_ln170_75_fu_12817_p3;
wire   [11:0] zext_ln170_130_fu_12848_p1;
wire   [9:0] shl_ln170_44_fu_12862_p3;
wire   [10:0] zext_ln170_134_fu_12869_p1;
wire   [10:0] sub_ln170_97_fu_12873_p2;
wire  signed [11:0] sext_ln170_125_fu_12879_p1;
wire  signed [11:0] sub_ln170_96_fu_12857_p2;
wire   [11:0] select_ln170_92_fu_12883_p3;
wire   [10:0] zext_ln170_132_fu_12854_p1;
wire   [10:0] add_ln170_23_fu_12904_p2;
wire   [11:0] zext_ln170_137_fu_12910_p1;
wire  signed [11:0] sext_ln170_129_fu_12900_p1;
wire   [11:0] select_ln170_94_fu_12914_p3;
wire   [8:0] zext_ln170_131_fu_12851_p1;
wire   [8:0] select_ln170_106_fu_12925_p3;
wire   [11:0] zext_ln170_138_fu_12931_p1;
wire   [11:0] sub_ln170_100_fu_12935_p2;
wire   [11:0] tmp_89_fu_12951_p3;
wire   [12:0] zext_ln170_139_fu_12944_p1;
wire   [12:0] zext_ln170_140_fu_12958_p1;
wire   [12:0] sub_ln170_101_fu_12962_p2;
wire  signed [12:0] sext_ln170_133_fu_12947_p1;
wire   [12:0] select_ln170_96_fu_12968_p3;
wire   [11:0] select_ln170_97_fu_12979_p3;
wire   [11:0] shl_ln170_46_fu_12996_p3;
wire   [12:0] zext_ln170_144_fu_13003_p1;
wire   [12:0] zext_ln170_142_fu_12990_p1;
wire   [10:0] shl_ln170_47_fu_13013_p3;
wire   [11:0] zext_ln170_145_fu_13020_p1;
wire   [11:0] zext_ln170_143_fu_12993_p1;
wire   [11:0] add_ln170_24_fu_13024_p2;
wire   [12:0] zext_ln170_146_fu_13030_p1;
wire   [12:0] sub_ln170_102_fu_13007_p2;
wire   [12:0] select_ln170_99_fu_13034_p3;
wire   [11:0] shl_ln170_50_fu_13051_p3;
wire   [12:0] zext_ln170_153_fu_13058_p1;
wire   [12:0] sub_ln170_104_fu_13062_p2;
wire   [12:0] zext_ln170_152_fu_13048_p1;
wire   [12:0] select_ln170_101_fu_13068_p3;
wire   [11:0] zext_ln170_154_fu_13079_p1;
wire   [11:0] add_ln170_26_fu_13082_p2;
wire   [11:0] sub_ln170_105_fu_13091_p2;
wire  signed [12:0] sext_ln170_140_fu_13096_p1;
wire   [12:0] zext_ln170_155_fu_13087_p1;
wire   [9:0] shl_ln170_51_fu_13107_p3;
wire   [12:0] zext_ln170_156_fu_13114_p1;
wire   [12:0] sub_ln170_106_fu_13118_p2;
wire   [10:0] zext_ln170_157_fu_13137_p1;
wire   [10:0] sub_ln170_108_fu_13141_p2;
wire  signed [11:0] sext_ln170_142_fu_13147_p1;
wire   [11:0] sub_ln170_109_fu_13151_p2;
wire  signed [12:0] sext_ln170_143_fu_13156_p1;
wire   [12:0] sub_ln170_107_fu_13131_p2;
wire   [12:0] select_ln170_104_fu_13160_p3;
wire  signed [10:0] sext_ln170_145_fu_13171_p1;
wire   [10:0] select_ln170_105_fu_13174_p3;
wire   [8:0] shl_ln170_55_fu_13188_p3;
wire   [11:0] zext_ln170_164_fu_13195_p1;
wire   [11:0] add_ln170_27_fu_13199_p2;
wire   [9:0] shl_ln170_56_fu_13208_p3;
wire   [10:0] zext_ln170_166_fu_13215_p1;
wire   [10:0] zext_ln170_162_fu_13185_p1;
wire   [10:0] sub_ln170_113_fu_13219_p2;
wire  signed [12:0] sext_ln170_150_fu_13225_p1;
wire   [12:0] zext_ln170_165_fu_13204_p1;
wire   [11:0] shl_ln170_57_fu_13239_p3;
wire   [12:0] zext_ln170_168_fu_13246_p1;
wire   [12:0] zext_ln170_169_fu_13250_p1;
wire  signed [12:0] sext_ln170_152_fu_13260_p1;
wire   [12:0] sub_ln170_116_fu_13263_p2;
wire   [12:0] sub_ln170_114_fu_13254_p2;
wire   [12:0] select_ln170_112_fu_13269_p3;
wire   [12:0] zext_ln170_170_fu_13280_p1;
wire   [12:0] sub_ln170_117_fu_13284_p2;
wire   [12:0] select_ln170_113_fu_13290_p3;
wire   [11:0] select_ln170_114_fu_13301_p3;
wire   [12:0] zext_ln170_171_fu_13308_p1;
wire   [12:0] sub_ln170_118_fu_13312_p2;
wire   [10:0] shl_ln170_64_fu_13326_p3;
wire   [11:0] zext_ln170_185_fu_13337_p1;
wire   [11:0] zext_ln170_184_fu_13333_p1;
wire   [11:0] add_ln170_28_fu_13340_p2;
wire   [11:0] select_ln170_119_fu_13346_p3;
wire   [11:0] sub_ln170_127_fu_13361_p2;
wire  signed [12:0] sext_ln170_164_fu_13367_p1;
wire   [12:0] zext_ln170_187_fu_13357_p1;
wire   [12:0] select_ln170_120_fu_13371_p3;
wire   [10:0] shl_ln170_68_fu_13396_p3;
wire   [11:0] zext_ln170_196_fu_13404_p1;
wire   [11:0] zext_ln170_195_fu_13392_p1;
wire   [11:0] sub_ln170_134_fu_13414_p2;
wire   [11:0] sub_ln170_133_fu_13408_p2;
wire   [11:0] select_ln170_127_fu_13420_p3;
wire   [10:0] shl_ln170_69_fu_13434_p3;
wire   [11:0] zext_ln170_198_fu_13441_p1;
wire   [11:0] zext_ln170_197_fu_13431_p1;
wire   [11:0] add_ln170_29_fu_13445_p2;
wire   [11:0] select_ln170_128_fu_13451_p3;
wire   [11:0] shl_ln170_70_fu_13469_p3;
wire   [12:0] zext_ln170_202_fu_13476_p1;
wire   [12:0] zext_ln170_200_fu_13462_p1;
wire   [12:0] sub_ln170_135_fu_13480_p2;
wire   [12:0] zext_ln170_201_fu_13465_p1;
wire   [12:0] select_ln170_129_fu_13486_p3;
wire   [12:0] zext_ln170_13_fu_12585_p1;
wire   [12:0] sub_ln170_39_fu_12676_p2;
wire  signed [13:0] sext_ln170_54_fu_12693_p1;
wire  signed [13:0] sext_ln170_75_fu_12729_p1;
wire   [13:0] add_ln170_35_fu_13503_p2;
wire  signed [13:0] sext_ln170_35_fu_12595_p1;
wire  signed [13:0] sext_ln170_136_fu_13041_p1;
wire  signed [13:0] sext_ln170_126_fu_12890_p1;
wire   [13:0] add_ln170_43_fu_13518_p2;
wire  signed [14:0] sext_ln170_183_fu_13528_p1;
wire  signed [14:0] sext_ln170_182_fu_13524_p1;
wire   [14:0] add_ln170_46_fu_13531_p2;
wire  signed [15:0] sext_ln170_184_fu_13537_p1;
wire  signed [15:0] sext_ln170_181_fu_13515_p1;
wire  signed [14:0] sext_ln170_189_fu_13550_p1;
wire  signed [14:0] sext_ln170_188_fu_13547_p1;
wire   [14:0] add_ln170_56_fu_13553_p2;
wire  signed [31:0] sext_ln170_190_fu_13559_p1;
wire  signed [15:0] sext_ln170_196_fu_13571_p1;
wire  signed [15:0] sext_ln170_193_fu_13568_p1;
wire   [15:0] add_ln170_66_fu_13574_p2;
wire  signed [31:0] sext_ln170_197_fu_13580_p1;
wire   [31:0] add_ln170_57_fu_13563_p2;
wire  signed [13:0] sext_ln170_139_fu_13075_p1;
wire  signed [13:0] sext_ln170_130_fu_12921_p1;
wire   [13:0] add_ln170_71_fu_13591_p2;
wire  signed [14:0] sext_ln170_201_fu_13601_p1;
wire  signed [14:0] sext_ln170_100_fu_12773_p1;
wire   [14:0] add_ln170_73_fu_13604_p2;
wire  signed [14:0] sext_ln170_200_fu_13597_p1;
wire  signed [14:0] sext_ln170_207_fu_13622_p1;
wire  signed [14:0] sext_ln170_78_fu_12732_p1;
wire   [14:0] add_ln170_82_fu_13625_p2;
wire  signed [14:0] sext_ln170_206_fu_13619_p1;
wire   [14:0] add_ln170_83_fu_13631_p2;
wire  signed [15:0] sext_ln170_208_fu_13637_p1;
wire  signed [15:0] sext_ln170_205_fu_13616_p1;
wire   [12:0] select_ln170_102_fu_13100_p3;
wire  signed [12:0] sext_ln170_131_fu_12940_p1;
wire  signed [14:0] sext_ln170_216_fu_13656_p1;
wire  signed [14:0] sext_ln170_28_fu_12589_p1;
wire   [14:0] add_ln170_96_fu_13659_p2;
wire  signed [14:0] sext_ln170_215_fu_13653_p1;
wire   [14:0] add_ln170_97_fu_13665_p2;
wire  signed [15:0] sext_ln170_220_fu_13675_p1;
wire  signed [15:0] sext_ln170_217_fu_13671_p1;
wire  signed [31:0] sext_ln170_103_fu_12787_p1;
wire   [31:0] sub_ln170_77_fu_12755_p2;
wire   [31:0] zext_ln170_186_fu_13353_p1;
wire  signed [13:0] sext_ln170_172_fu_13427_p1;
wire  signed [13:0] sext_ln170_153_fu_13276_p1;
wire   [13:0] add_ln170_114_fu_13698_p2;
wire  signed [31:0] sext_ln170_228_fu_13704_p1;
wire   [31:0] add_ln170_113_fu_13693_p2;
wire  signed [13:0] sext_ln170_144_fu_13167_p1;
wire  signed [13:0] sext_ln170_134_fu_12975_p1;
wire   [13:0] add_ln170_116_fu_13714_p2;
wire  signed [14:0] sext_ln170_230_fu_13724_p1;
wire  signed [14:0] sext_ln170_104_fu_12791_p1;
wire   [14:0] add_ln170_118_fu_13727_p2;
wire  signed [15:0] sext_ln170_231_fu_13733_p1;
wire  signed [15:0] sext_ln170_229_fu_13720_p1;
wire  signed [13:0] sext_ln170_43_fu_12626_p1;
wire  signed [13:0] sext_ln170_62_fu_12725_p1;
wire   [13:0] add_ln170_125_fu_13743_p2;
wire  signed [14:0] sext_ln170_237_fu_13753_p1;
wire  signed [14:0] sext_ln170_236_fu_13749_p1;
wire  signed [31:0] sext_ln170_165_fu_13378_p1;
wire   [13:0] zext_ln170_199_fu_13458_p1;
wire  signed [13:0] sext_ln170_154_fu_13297_p1;
wire   [13:0] add_ln170_132_fu_13767_p2;
wire  signed [31:0] sext_ln170_242_fu_13773_p1;
wire   [31:0] add_ln170_131_fu_13762_p2;
wire  signed [12:0] sext_ln170_146_fu_13181_p1;
wire  signed [12:0] sext_ln170_135_fu_12986_p1;
wire   [12:0] add_ln170_134_fu_13783_p2;
wire  signed [13:0] sext_ln170_96_fu_12766_p1;
wire  signed [13:0] sext_ln170_123_fu_12842_p1;
wire   [13:0] add_ln170_135_fu_13793_p2;
wire  signed [14:0] sext_ln170_244_fu_13799_p1;
wire  signed [14:0] sext_ln170_105_fu_12794_p1;
wire   [14:0] add_ln170_136_fu_13803_p2;
wire  signed [14:0] sext_ln170_243_fu_13789_p1;
wire  signed [12:0] grp_fu_14996_p3;
wire  signed [14:0] sext_ln170_250_fu_13821_p1;
wire  signed [14:0] sext_ln170_249_fu_13818_p1;
wire   [14:0] add_ln170_148_fu_13824_p2;
wire  signed [14:0] sext_ln170_248_fu_13815_p1;
wire  signed [31:0] sext_ln170_166_fu_13382_p1;
wire  signed [13:0] sext_ln170_173_fu_13493_p1;
wire  signed [13:0] sext_ln170_155_fu_13318_p1;
wire   [13:0] add_ln170_151_fu_13841_p2;
wire  signed [31:0] sext_ln170_253_fu_13847_p1;
wire   [31:0] add_ln170_150_fu_13836_p2;
wire  signed [13:0] sext_ln170_97_fu_12770_p1;
wire  signed [13:0] sext_ln170_124_fu_12845_p1;
wire   [13:0] add_ln170_154_fu_13857_p2;
wire  signed [13:0] sext_ln170_106_fu_12824_p1;
wire  signed [14:0] sext_ln170_258_fu_13872_p1;
wire  signed [14:0] sext_ln170_34_fu_12592_p1;
wire   [14:0] add_ln170_160_fu_13875_p2;
wire  signed [14:0] sext_ln170_257_fu_13869_p1;
wire   [14:0] add_ln170_161_fu_13881_p2;
wire  signed [14:0] sext_ln170_261_fu_13894_p1;
wire  signed [14:0] sext_ln170_260_fu_13891_p1;
wire   [14:0] add_ln170_165_fu_13897_p2;
wire  signed [15:0] sext_ln170_262_fu_13903_p1;
wire  signed [15:0] sext_ln170_259_fu_13887_p1;
wire   [8:0] zext_ln170_107_fu_13913_p1;
wire   [8:0] sub_ln170_81_fu_13916_p2;
wire   [7:0] mul_ln170_20_fu_13926_p1;
wire   [12:0] mul_ln170_20_fu_13926_p2;
wire  signed [12:0] sext_ln170_101_fu_13922_p1;
wire   [12:0] select_ln170_72_fu_13931_p3;
wire   [8:0] select_ln170_98_fu_13945_p3;
wire   [7:0] mul_ln170_30_fu_13965_p1;
wire   [12:0] mul_ln170_30_fu_13965_p2;
wire   [12:0] select_ln170_111_fu_13970_p3;
wire  signed [14:0] sext_ln170_177_fu_13987_p1;
wire  signed [14:0] sext_ln170_176_fu_13984_p1;
wire   [14:0] add_ln170_37_fu_13990_p2;
wire  signed [31:0] sext_ln170_178_fu_13996_p1;
wire  signed [31:0] sext_ln170_185_fu_14005_p1;
wire   [31:0] add_ln170_38_fu_14000_p2;
wire  signed [31:0] sext_ln170_202_fu_14015_p1;
wire  signed [31:0] sext_ln170_209_fu_14023_p1;
wire   [31:0] add_ln170_75_fu_14018_p2;
wire  signed [31:0] sext_ln170_162_fu_13981_p1;
wire  signed [31:0] sext_ln170_211_fu_14038_p1;
wire   [31:0] add_ln170_86_fu_14033_p2;
wire  signed [14:0] sext_ln170_213_fu_14050_p1;
wire  signed [14:0] sext_ln170_102_fu_13938_p1;
wire   [14:0] add_ln170_91_fu_14053_p2;
wire  signed [14:0] sext_ln170_212_fu_14047_p1;
wire  signed [13:0] sext_ln170_141_fu_13955_p1;
wire  signed [13:0] sext_ln170_132_fu_13942_p1;
wire   [13:0] add_ln170_105_fu_14065_p2;
wire  signed [13:0] sext_ln170_151_fu_13977_p1;
wire  signed [31:0] sext_ln170_232_fu_14077_p1;
wire  signed [14:0] sext_ln170_234_fu_14088_p1;
wire  signed [14:0] sext_ln170_233_fu_14085_p1;
wire   [14:0] add_ln170_124_fu_14091_p2;
wire  signed [15:0] sext_ln170_238_fu_14101_p1;
wire  signed [15:0] sext_ln170_235_fu_14097_p1;
wire   [15:0] add_ln170_129_fu_14104_p2;
wire  signed [31:0] sext_ln170_239_fu_14110_p1;
wire   [31:0] add_ln170_120_fu_14080_p2;
wire  signed [31:0] sext_ln170_245_fu_14120_p1;
wire  signed [31:0] sext_ln170_251_fu_14128_p1;
wire   [31:0] add_ln170_138_fu_14123_p2;
wire  signed [31:0] sext_ln170_214_fu_14137_p1;
wire  signed [31:0] sext_ln170_221_fu_14145_p1;
wire   [31:0] add_ln170_93_fu_14140_p2;
wire  signed [14:0] sext_ln170_223_fu_14158_p1;
wire  signed [14:0] sext_ln170_222_fu_14155_p1;
wire   [14:0] add_ln170_107_fu_14161_p2;
wire  signed [31:0] sext_ln170_226_fu_14171_p1;
wire   [31:0] add_ln170_111_fu_14174_p2;
wire  signed [31:0] sext_ln170_224_fu_14167_p1;
wire  signed [14:0] sext_ln170_255_fu_14188_p1;
wire  signed [14:0] sext_ln170_254_fu_14185_p1;
wire   [14:0] add_ln170_156_fu_14191_p2;
wire  signed [31:0] sext_ln170_256_fu_14197_p1;
wire  signed [31:0] sext_ln170_263_fu_14206_p1;
wire   [31:0] add_ln170_157_fu_14201_p2;
wire  signed [7:0] mul_ln191_fu_14218_p0;
wire  signed [7:0] mul_ln191_1_fu_14227_p0;
wire  signed [7:0] mul_ln191_2_fu_14236_p0;
wire   [31:0] select_ln180_fu_14254_p3;
wire   [0:0] icmp_ln180_fu_14262_p2;
wire   [31:0] select_ln180_2_fu_14294_p3;
wire   [0:0] icmp_ln180_1_fu_14302_p2;
wire  signed [7:0] mul_ln191_3_fu_14354_p0;
wire  signed [7:0] mul_ln191_4_fu_14363_p0;
wire  signed [7:0] mul_ln191_5_fu_14372_p0;
wire   [31:0] select_ln180_4_fu_14386_p3;
wire   [0:0] icmp_ln180_2_fu_14393_p2;
wire   [31:0] select_ln180_6_fu_14425_p3;
wire   [0:0] icmp_ln180_3_fu_14432_p2;
wire  signed [7:0] mul_ln191_6_fu_14471_p0;
wire  signed [7:0] mul_ln191_7_fu_14480_p0;
wire   [31:0] select_ln180_8_fu_14494_p3;
wire   [0:0] icmp_ln180_4_fu_14501_p2;
wire   [31:0] select_ln180_12_fu_14533_p3;
wire   [0:0] icmp_ln180_6_fu_14540_p2;
wire   [31:0] select_ln180_10_fu_14603_p3;
wire   [0:0] icmp_ln180_5_fu_14610_p2;
wire   [31:0] select_ln180_14_fu_14642_p3;
wire   [0:0] icmp_ln180_7_fu_14649_p2;
wire   [15:0] add_ln209_fu_14673_p2;
wire   [7:0] add_ln213_fu_14685_p2;
wire   [0:0] icmp_ln214_fu_14690_p2;
wire   [31:0] add_ln222_fu_14719_p2;
wire   [7:0] add_ln226_fu_14730_p2;
wire   [0:0] icmp_ln227_fu_14736_p2;
wire   [0:0] icmp_ln223_fu_14724_p2;
wire   [7:0] select_ln227_fu_14742_p3;
wire   [7:0] add_ln228_fu_14750_p2;
wire   [31:0] add_ln231_fu_14792_p2;
wire   [0:0] icmp_ln232_fu_14797_p2;
wire   [4:0] grp_fu_14855_p0;
wire   [7:0] grp_fu_14855_p1;
wire   [8:0] grp_fu_14855_p2;
wire   [4:0] grp_fu_14864_p0;
wire   [7:0] grp_fu_14864_p1;
wire  signed [12:0] grp_fu_14864_p2;
wire  signed [4:0] grp_fu_14872_p0;
wire   [7:0] grp_fu_14872_p1;
wire   [9:0] grp_fu_14872_p2;
wire   [4:0] grp_fu_14881_p0;
wire   [7:0] grp_fu_14881_p1;
wire   [8:0] grp_fu_14881_p2;
wire  signed [4:0] grp_fu_14890_p0;
wire   [7:0] grp_fu_14890_p1;
wire  signed [4:0] grp_fu_14899_p0;
wire   [7:0] grp_fu_14899_p1;
wire   [12:0] grp_fu_14899_p2;
wire  signed [4:0] mul_ln170_fu_14908_p0;
wire   [7:0] mul_ln170_fu_14908_p1;
wire  signed [4:0] mul_ln170_9_fu_14914_p0;
wire   [7:0] mul_ln170_9_fu_14914_p1;
wire  signed [4:0] mul_ln170_13_fu_14920_p0;
wire   [7:0] mul_ln170_13_fu_14920_p1;
wire  signed [4:0] mul_ln170_14_fu_14926_p0;
wire   [7:0] mul_ln170_14_fu_14926_p1;
wire  signed [4:0] mul_ln170_23_fu_14932_p0;
wire   [7:0] mul_ln170_23_fu_14932_p1;
wire  signed [4:0] mul_ln170_6_fu_14938_p0;
wire   [7:0] mul_ln170_6_fu_14938_p1;
wire  signed [4:0] mul_ln170_7_fu_14943_p0;
wire   [7:0] mul_ln170_7_fu_14943_p1;
wire  signed [4:0] mul_ln170_15_fu_14949_p0;
wire   [7:0] mul_ln170_15_fu_14949_p1;
wire  signed [4:0] mul_ln170_16_fu_14955_p0;
wire   [7:0] mul_ln170_16_fu_14955_p1;
wire  signed [4:0] mul_ln170_17_fu_14961_p0;
wire   [7:0] mul_ln170_17_fu_14961_p1;
wire  signed [4:0] mul_ln170_18_fu_14967_p0;
wire   [7:0] mul_ln170_18_fu_14967_p1;
wire  signed [4:0] mul_ln170_19_fu_14972_p0;
wire   [7:0] mul_ln170_19_fu_14972_p1;
wire  signed [4:0] mul_ln170_21_fu_14978_p0;
wire   [7:0] mul_ln170_21_fu_14978_p1;
wire  signed [4:0] mul_ln170_22_fu_14984_p0;
wire   [7:0] mul_ln170_22_fu_14984_p1;
wire  signed [4:0] mul_ln170_27_fu_14990_p0;
wire   [7:0] mul_ln170_27_fu_14990_p1;
wire  signed [4:0] grp_fu_14996_p0;
wire   [7:0] grp_fu_14996_p1;
wire   [12:0] grp_fu_14996_p2;
wire  signed [4:0] grp_fu_15003_p0;
wire  signed [12:0] select_ln170_81_fu_12828_p3;
wire   [7:0] grp_fu_15003_p1;
wire   [11:0] grp_fu_15003_p2;
wire  signed [4:0] grp_fu_15010_p0;
wire   [7:0] grp_fu_15010_p1;
wire  signed [4:0] mul_ln170_31_fu_15017_p0;
wire   [7:0] mul_ln170_31_fu_15017_p1;
wire  signed [4:0] grp_fu_15023_p0;
wire   [7:0] grp_fu_15023_p1;
wire   [12:0] grp_fu_15023_p2;
wire  signed [4:0] grp_fu_15030_p0;
wire   [7:0] grp_fu_15030_p1;
wire   [8:0] grp_fu_15030_p2;
reg   [39:0] ap_NS_fsm;
wire   [12:0] grp_fu_14855_p10;
wire   [12:0] grp_fu_14855_p20;
wire   [12:0] grp_fu_14864_p10;
wire   [12:0] grp_fu_14872_p20;
wire   [11:0] grp_fu_14881_p10;
wire   [11:0] grp_fu_14881_p20;
wire   [12:0] grp_fu_14890_p10;
wire   [12:0] grp_fu_15003_p20;
wire  signed [12:0] grp_fu_15010_p00;
wire  signed [12:0] grp_fu_15023_p00;
wire  signed [12:0] grp_fu_15030_p00;
wire   [12:0] grp_fu_15030_p20;
wire  signed [11:0] mul_ln170_13_fu_14920_p00;
wire   [11:0] mul_ln170_13_fu_14920_p10;
wire  signed [12:0] mul_ln170_14_fu_14926_p00;
wire   [12:0] mul_ln170_14_fu_14926_p10;
wire  signed [12:0] mul_ln170_15_fu_14949_p00;
wire  signed [11:0] mul_ln170_16_fu_14955_p00;
wire   [11:0] mul_ln170_16_fu_14955_p10;
wire  signed [12:0] mul_ln170_17_fu_14961_p00;
wire  signed [12:0] mul_ln170_18_fu_14967_p00;
wire  signed [12:0] mul_ln170_19_fu_14972_p00;
wire  signed [12:0] mul_ln170_21_fu_14978_p00;
wire  signed [12:0] mul_ln170_22_fu_14984_p00;
wire  signed [12:0] mul_ln170_23_fu_14932_p00;
wire   [12:0] mul_ln170_23_fu_14932_p10;
wire  signed [12:0] mul_ln170_27_fu_14990_p00;
wire   [12:0] mul_ln170_29_fu_8973_p10;
wire   [11:0] mul_ln170_2_fu_8572_p10;
wire   [12:0] mul_ln170_31_fu_15017_p10;
wire   [12:0] mul_ln170_34_fu_8677_p10;
wire   [12:0] mul_ln170_4_fu_8738_p10;
wire  signed [12:0] mul_ln170_7_fu_14943_p00;
wire   [12:0] mul_ln170_7_fu_14943_p10;
wire  signed [11:0] mul_ln170_9_fu_14914_p00;
wire   [11:0] mul_ln170_9_fu_14914_p10;
wire  signed [12:0] mul_ln170_fu_14908_p00;
reg    ap_condition_1365;
reg    ap_condition_1964;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 32'd0;
#0 l1_maxes_1 = 32'd0;
#0 l1_maxes_2 = 32'd0;
#0 l1_maxes_3 = 32'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_maxes_idx = 1'd0;
#0 l2_maxes_0_0 = 32'd0;
#0 l2_maxes_0_1 = 32'd0;
#0 l2_maxes_1_0 = 32'd0;
#0 l2_maxes_1_1 = 32'd0;
#0 l2_maxes_2_0 = 32'd0;
#0 l2_maxes_2_1 = 32'd0;
#0 l2_maxes_3_0 = 32'd0;
#0 l2_maxes_3_1 = 32'd0;
#0 l2_maxes_4_0 = 32'd0;
#0 l2_maxes_4_1 = 32'd0;
#0 l2_maxes_5_0 = 32'd0;
#0 l2_maxes_5_1 = 32'd0;
#0 l2_maxes_6_0 = 32'd0;
#0 l2_maxes_6_1 = 32'd0;
#0 l2_maxes_7_0 = 32'd0;
#0 l2_maxes_7_1 = 32'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 130 ),
    .AddressWidth( 8 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

kernel_l2_kernel_Rg6 #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
l2_kernel_sums_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_kernel_sums_address0),
    .ce0(l2_kernel_sums_ce0),
    .we0(l2_kernel_sums_we0),
    .d0(l2_kernel_sums_d0),
    .q0(l2_kernel_sums_q0),
    .address1(l2_kernel_sums_address1),
    .ce1(l2_kernel_sums_ce1),
    .we1(l2_kernel_sums_we1),
    .d1(l2_kernel_sums_d1),
    .q1(l2_kernel_sums_q1)
);

kernel_l3_outputs #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
l3_outputs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l3_outputs_address0),
    .ce0(l3_outputs_ce0),
    .q0(l3_outputs_q0),
    .address1(l3_outputs_address1),
    .ce1(l3_outputs_ce1),
    .we1(l3_outputs_we1),
    .d1(l3_outputs_d1),
    .q1(l3_outputs_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(grp_fu_3637_p7),
    .dout(grp_fu_3637_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(grp_fu_3654_p7),
    .dout(grp_fu_3654_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(grp_fu_3678_p7),
    .dout(grp_fu_3678_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l2_stripes_0_0_q0),
    .din1(l2_stripes_0_1_q0),
    .din2(l2_stripes_0_2_q0),
    .din3(l2_stripes_0_3_q0),
    .din4(l2_stripes_0_4_q0),
    .din5(l2_stripes_0_5_q0),
    .din6(grp_fu_3695_p7),
    .dout(grp_fu_3695_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l2_stripes_2_0_load_2_reg_17353),
    .din1(l2_stripes_2_1_load_2_reg_17358),
    .din2(l2_stripes_2_2_load_2_reg_17363),
    .din3(l2_stripes_2_3_load_2_reg_17368),
    .din4(l2_stripes_2_4_load_2_reg_17373),
    .din5(l2_stripes_2_5_load_2_reg_17378),
    .din6(select_ln160_2_reg_17493),
    .dout(grp_fu_3712_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(l2_stripes_0_0_load_2_reg_17383),
    .din1(l2_stripes_0_1_load_2_reg_17389),
    .din2(l2_stripes_0_2_load_2_reg_17395),
    .din3(l2_stripes_0_3_load_2_reg_17401),
    .din4(l2_stripes_0_4_load_2_reg_17407),
    .din5(l2_stripes_0_5_load_2_reg_17413),
    .din6(select_ln160_2_reg_17493),
    .dout(grp_fu_3723_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l2_stripes_0_0_load_1_reg_17632),
    .din1(l2_stripes_0_1_load_1_reg_17637),
    .din2(l2_stripes_0_2_load_1_reg_17642),
    .din3(l2_stripes_0_3_load_1_reg_17647),
    .din4(l2_stripes_0_4_load_1_reg_17652),
    .din5(l2_stripes_0_5_load_1_reg_17657),
    .din6(select_ln160_2_reg_17493),
    .dout(grp_fu_3741_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l2_stripes_3_0_load_1_reg_17281),
    .din1(l2_stripes_3_1_load_1_reg_17288),
    .din2(l2_stripes_3_2_load_1_reg_17295),
    .din3(l2_stripes_3_3_load_1_reg_17302),
    .din4(l2_stripes_3_4_load_1_reg_17309),
    .din5(l2_stripes_3_5_load_1_reg_17316),
    .din6(select_ln160_2_reg_17493),
    .dout(grp_fu_3752_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l2_stripes_1_0_load_1_reg_17673),
    .din1(l2_stripes_1_1_load_1_reg_17680),
    .din2(l2_stripes_1_2_load_1_reg_17687),
    .din3(l2_stripes_1_3_load_1_reg_17694),
    .din4(l2_stripes_1_4_load_1_reg_17701),
    .din5(l2_stripes_1_5_load_1_reg_17708),
    .din6(select_ln160_2_reg_17493),
    .dout(grp_fu_3763_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(reg_3797),
    .din1(reg_3801),
    .din2(reg_3805),
    .din3(reg_3809),
    .din4(reg_3813),
    .din5(reg_3817),
    .din6(select_ln84_1_reg_16273),
    .dout(grp_fu_3829_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l1_stripes_2_0_q1),
    .din1(l1_stripes_2_1_q1),
    .din2(l1_stripes_2_2_q1),
    .din3(l1_stripes_2_3_q1),
    .din4(l1_stripes_2_4_q1),
    .din5(l1_stripes_2_5_q1),
    .din6(tmp_5_fu_5067_p7),
    .dout(tmp_5_fu_5067_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_0_0_load_reg_15971),
    .din1(l1_stripes_0_1_load_reg_15978),
    .din2(l1_stripes_0_2_load_reg_15985),
    .din3(l1_stripes_0_3_load_reg_15992),
    .din4(l1_stripes_0_4_load_reg_15999),
    .din5(l1_stripes_0_5_load_reg_16006),
    .din6(select_ln84_reg_15959),
    .dout(tmp_fu_5187_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(reg_3797),
    .din1(reg_3801),
    .din2(reg_3805),
    .din3(reg_3809),
    .din4(reg_3813),
    .din5(reg_3817),
    .din6(select_ln84_reg_15959),
    .dout(tmp_1_fu_5224_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(l1_stripes_2_0_load_reg_16013),
    .din1(l1_stripes_2_1_load_reg_16020),
    .din2(l1_stripes_2_2_load_reg_16027),
    .din3(l1_stripes_2_3_load_reg_16034),
    .din4(l1_stripes_2_4_load_reg_16041),
    .din5(l1_stripes_2_5_load_reg_16048),
    .din6(select_ln84_reg_15959),
    .dout(tmp_2_fu_5275_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_0_0_load_1_reg_16055),
    .din1(l1_stripes_0_1_load_1_reg_16062),
    .din2(l1_stripes_0_2_load_1_reg_16069),
    .din3(l1_stripes_0_3_load_1_reg_16076),
    .din4(l1_stripes_0_4_load_1_reg_16083),
    .din5(l1_stripes_0_5_load_1_reg_16090),
    .din6(select_ln84_reg_15959),
    .dout(tmp_3_fu_5298_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln84_reg_15959),
    .dout(tmp_4_fu_5353_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln84_reg_15959),
    .dout(tmp_6_fu_5409_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_1_0_load_2_reg_16201),
    .din1(l1_stripes_1_1_load_2_reg_16208),
    .din2(l1_stripes_1_2_load_2_reg_16215),
    .din3(l1_stripes_1_3_load_2_reg_16222),
    .din4(l1_stripes_1_4_load_2_reg_16229),
    .din5(l1_stripes_1_5_load_2_reg_16236),
    .din6(select_ln84_reg_15959),
    .dout(tmp_7_fu_5450_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln84_reg_15959),
    .dout(tmp_8_fu_5491_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_2_0_load_reg_16013),
    .din1(l1_stripes_2_1_load_reg_16020),
    .din2(l1_stripes_2_2_load_reg_16027),
    .din3(l1_stripes_2_3_load_reg_16034),
    .din4(l1_stripes_2_4_load_reg_16041),
    .din5(l1_stripes_2_5_load_reg_16048),
    .din6(select_ln84_1_reg_16273),
    .dout(tmp_11_fu_5526_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_0_0_load_1_reg_16055),
    .din1(l1_stripes_0_1_load_1_reg_16062),
    .din2(l1_stripes_0_2_load_1_reg_16069),
    .din3(l1_stripes_0_3_load_1_reg_16076),
    .din4(l1_stripes_0_4_load_1_reg_16083),
    .din5(l1_stripes_0_5_load_1_reg_16090),
    .din6(select_ln84_1_reg_16273),
    .dout(tmp_12_fu_5537_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_2_0_load_1_reg_16127),
    .din1(l1_stripes_2_1_load_1_reg_16133),
    .din2(l1_stripes_2_2_load_1_reg_16139),
    .din3(l1_stripes_2_3_load_1_reg_16145),
    .din4(l1_stripes_2_4_load_1_reg_16151),
    .din5(l1_stripes_2_5_load_1_reg_16157),
    .din6(select_ln84_1_reg_16273),
    .dout(tmp_14_fu_5548_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln84_1_reg_16273),
    .dout(tmp_15_fu_5595_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_1_0_load_2_reg_16201),
    .din1(l1_stripes_1_1_load_2_reg_16208),
    .din2(l1_stripes_1_2_load_2_reg_16215),
    .din3(l1_stripes_1_3_load_2_reg_16222),
    .din4(l1_stripes_1_4_load_2_reg_16229),
    .din5(l1_stripes_1_5_load_2_reg_16236),
    .din6(select_ln84_1_reg_16273),
    .dout(tmp_16_fu_5612_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln84_1_reg_16273),
    .dout(tmp_17_fu_5653_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_0_0_load_reg_15971),
    .din1(l1_stripes_0_1_load_reg_15978),
    .din2(l1_stripes_0_2_load_reg_15985),
    .din3(l1_stripes_0_3_load_reg_15992),
    .din4(l1_stripes_0_4_load_reg_15999),
    .din5(l1_stripes_0_5_load_reg_16006),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_18_fu_5670_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(reg_3797),
    .din1(reg_3801),
    .din2(reg_3805),
    .din3(reg_3809),
    .din4(reg_3813),
    .din5(reg_3817),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_19_fu_5681_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l1_stripes_2_0_load_reg_16013),
    .din1(l1_stripes_2_1_load_reg_16020),
    .din2(l1_stripes_2_2_load_reg_16027),
    .din3(l1_stripes_2_3_load_reg_16034),
    .din4(l1_stripes_2_4_load_reg_16041),
    .din5(l1_stripes_2_5_load_reg_16048),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_20_fu_5702_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_22_fu_5713_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l1_stripes_2_0_load_1_reg_16127),
    .din1(l1_stripes_2_1_load_1_reg_16133),
    .din2(l1_stripes_2_2_load_1_reg_16139),
    .din3(l1_stripes_2_3_load_1_reg_16145),
    .din4(l1_stripes_2_4_load_1_reg_16151),
    .din5(l1_stripes_2_5_load_1_reg_16157),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_23_fu_5730_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_24_fu_5741_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l1_stripes_1_0_load_2_reg_16201),
    .din1(l1_stripes_1_1_load_2_reg_16208),
    .din2(l1_stripes_1_2_load_2_reg_16215),
    .din3(l1_stripes_1_3_load_2_reg_16222),
    .din4(l1_stripes_1_4_load_2_reg_16229),
    .din5(l1_stripes_1_5_load_2_reg_16236),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_25_fu_5758_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_29_fu_5769_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l1_stripes_0_0_load_reg_15971),
    .din1(l1_stripes_0_1_load_reg_15978),
    .din2(l1_stripes_0_2_load_reg_15985),
    .din3(l1_stripes_0_3_load_reg_15992),
    .din4(l1_stripes_0_4_load_reg_15999),
    .din5(l1_stripes_0_5_load_reg_16006),
    .din6(select_ln84_1_reg_16273),
    .dout(tmp_9_fu_6251_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l1_stripes_0_0_load_1_reg_16055),
    .din1(l1_stripes_0_1_load_1_reg_16062),
    .din2(l1_stripes_0_2_load_1_reg_16069),
    .din3(l1_stripes_0_3_load_1_reg_16076),
    .din4(l1_stripes_0_4_load_1_reg_16083),
    .din5(l1_stripes_0_5_load_1_reg_16090),
    .din6(select_ln84_2_reg_16285),
    .dout(tmp_21_fu_7008_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l2_stripes_2_0_q1),
    .din1(l2_stripes_2_1_q1),
    .din2(l2_stripes_2_2_q1),
    .din3(l2_stripes_2_3_q1),
    .din4(l2_stripes_2_4_q1),
    .din5(l2_stripes_2_5_q1),
    .din6(select_ln160_fu_8363_p3),
    .dout(tmp_38_fu_8373_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l2_stripes_0_0_q1),
    .din1(l2_stripes_0_1_q1),
    .din2(l2_stripes_0_2_q1),
    .din3(l2_stripes_0_3_q1),
    .din4(l2_stripes_0_4_q1),
    .din5(l2_stripes_0_5_q1),
    .din6(select_ln160_fu_8363_p3),
    .dout(tmp_39_fu_8391_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l2_stripes_2_0_q1),
    .din1(l2_stripes_2_1_q1),
    .din2(l2_stripes_2_2_q1),
    .din3(l2_stripes_2_3_q1),
    .din4(l2_stripes_2_4_q1),
    .din5(l2_stripes_2_5_q1),
    .din6(select_ln160_1_fu_8454_p3),
    .dout(tmp_50_fu_8464_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_0_0_q1),
    .din1(l2_stripes_0_1_q1),
    .din2(l2_stripes_0_2_q1),
    .din3(l2_stripes_0_3_q1),
    .din4(l2_stripes_0_4_q1),
    .din5(l2_stripes_0_5_q1),
    .din6(select_ln160_1_fu_8454_p3),
    .dout(tmp_51_fu_8482_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_3_0_load_1_reg_17281),
    .din1(l2_stripes_3_1_load_1_reg_17288),
    .din2(l2_stripes_3_2_load_1_reg_17295),
    .din3(l2_stripes_3_3_load_1_reg_17302),
    .din4(l2_stripes_3_4_load_1_reg_17309),
    .din5(l2_stripes_3_5_load_1_reg_17316),
    .din6(select_ln160_reg_17059),
    .dout(tmp_36_fu_8578_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_1_0_q1),
    .din1(l2_stripes_1_1_q1),
    .din2(l2_stripes_1_2_q1),
    .din3(l2_stripes_1_3_q1),
    .din4(l2_stripes_1_4_q1),
    .din5(l2_stripes_1_5_q1),
    .din6(select_ln160_reg_17059),
    .dout(tmp_37_fu_8589_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_3_0_load_reg_17143),
    .din1(l2_stripes_3_1_load_reg_17151),
    .din2(l2_stripes_3_2_load_reg_17159),
    .din3(l2_stripes_3_3_load_reg_17167),
    .din4(l2_stripes_3_4_load_reg_17175),
    .din5(l2_stripes_3_5_load_reg_17183),
    .din6(select_ln160_reg_17059),
    .dout(tmp_32_fu_8705_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_1_0_load_reg_17548),
    .din1(l2_stripes_1_1_load_reg_17556),
    .din2(l2_stripes_1_2_load_reg_17564),
    .din3(l2_stripes_1_3_load_reg_17572),
    .din4(l2_stripes_1_4_load_reg_17580),
    .din5(l2_stripes_1_5_load_reg_17588),
    .din6(select_ln160_reg_17059),
    .dout(tmp_33_fu_8716_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_3_0_load_2_reg_17737),
    .din1(l2_stripes_3_1_load_2_reg_17745),
    .din2(l2_stripes_3_2_load_2_reg_17753),
    .din3(l2_stripes_3_3_load_2_reg_17761),
    .din4(l2_stripes_3_4_load_2_reg_17769),
    .din5(l2_stripes_3_5_load_2_reg_17777),
    .din6(select_ln160_reg_17059),
    .dout(tmp_40_fu_8791_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln160_reg_17059),
    .dout(tmp_41_fu_8802_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_3_0_load_reg_17143),
    .din1(l2_stripes_3_1_load_reg_17151),
    .din2(l2_stripes_3_2_load_reg_17159),
    .din3(l2_stripes_3_3_load_reg_17167),
    .din4(l2_stripes_3_4_load_reg_17175),
    .din5(l2_stripes_3_5_load_reg_17183),
    .din6(select_ln160_1_reg_17461),
    .dout(tmp_44_fu_8826_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_1_0_load_reg_17548),
    .din1(l2_stripes_1_1_load_reg_17556),
    .din2(l2_stripes_1_2_load_reg_17564),
    .din3(l2_stripes_1_3_load_reg_17572),
    .din4(l2_stripes_1_4_load_reg_17580),
    .din5(l2_stripes_1_5_load_reg_17588),
    .din6(select_ln160_1_reg_17461),
    .dout(tmp_45_fu_8837_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_3_0_load_1_reg_17281),
    .din1(l2_stripes_3_1_load_1_reg_17288),
    .din2(l2_stripes_3_2_load_1_reg_17295),
    .din3(l2_stripes_3_3_load_1_reg_17302),
    .din4(l2_stripes_3_4_load_1_reg_17309),
    .din5(l2_stripes_3_5_load_1_reg_17316),
    .din6(select_ln160_1_reg_17461),
    .dout(tmp_48_fu_8887_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_1_0_load_1_reg_17673),
    .din1(l2_stripes_1_1_load_1_reg_17680),
    .din2(l2_stripes_1_2_load_1_reg_17687),
    .din3(l2_stripes_1_3_load_1_reg_17694),
    .din4(l2_stripes_1_4_load_1_reg_17701),
    .din5(l2_stripes_1_5_load_1_reg_17708),
    .din6(select_ln160_1_reg_17461),
    .dout(tmp_49_fu_8898_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_3_0_load_2_reg_17737),
    .din1(l2_stripes_3_1_load_2_reg_17745),
    .din2(l2_stripes_3_2_load_2_reg_17753),
    .din3(l2_stripes_3_3_load_2_reg_17761),
    .din4(l2_stripes_3_4_load_2_reg_17769),
    .din5(l2_stripes_3_5_load_2_reg_17777),
    .din6(select_ln160_1_reg_17461),
    .dout(tmp_52_fu_8916_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln160_1_reg_17461),
    .dout(tmp_53_fu_8927_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_2_0_load_1_reg_17596),
    .din1(l2_stripes_2_1_load_1_reg_17602),
    .din2(l2_stripes_2_2_load_1_reg_17608),
    .din3(l2_stripes_2_3_load_1_reg_17614),
    .din4(l2_stripes_2_4_load_1_reg_17620),
    .din5(l2_stripes_2_5_load_1_reg_17626),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_60_fu_8951_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_2_0_load_1_reg_17596),
    .din1(l2_stripes_2_1_load_1_reg_17602),
    .din2(l2_stripes_2_2_load_1_reg_17608),
    .din3(l2_stripes_2_3_load_1_reg_17614),
    .din4(l2_stripes_2_4_load_1_reg_17620),
    .din5(l2_stripes_2_5_load_1_reg_17626),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_62_fu_8979_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_3_0_load_2_reg_17737),
    .din1(l2_stripes_3_1_load_2_reg_17745),
    .din2(l2_stripes_3_2_load_2_reg_17753),
    .din3(l2_stripes_3_3_load_2_reg_17761),
    .din4(l2_stripes_3_4_load_2_reg_17769),
    .din5(l2_stripes_3_5_load_2_reg_17777),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_74_fu_9041_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_75_fu_9052_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_3_0_load_2_reg_17737),
    .din1(l2_stripes_3_1_load_2_reg_17745),
    .din2(l2_stripes_3_2_load_2_reg_17753),
    .din3(l2_stripes_3_3_load_2_reg_17761),
    .din4(l2_stripes_3_4_load_2_reg_17769),
    .din5(l2_stripes_3_5_load_2_reg_17777),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_76_fu_9082_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_77_fu_9093_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U58(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_78_fu_9117_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U59(
    .din0(l2_stripes_2_0_load_reg_17071),
    .din1(l2_stripes_2_1_load_reg_17076),
    .din2(l2_stripes_2_2_load_reg_17081),
    .din3(l2_stripes_2_3_load_reg_17086),
    .din4(l2_stripes_2_4_load_reg_17091),
    .din5(l2_stripes_2_5_load_reg_17096),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_54_fu_11290_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U60(
    .din0(l2_stripes_0_0_load_reg_17101),
    .din1(l2_stripes_0_1_load_reg_17106),
    .din2(l2_stripes_0_2_load_reg_17111),
    .din3(l2_stripes_0_3_load_reg_17116),
    .din4(l2_stripes_0_4_load_reg_17121),
    .din5(l2_stripes_0_5_load_reg_17126),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_55_fu_11301_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U61(
    .din0(l2_stripes_3_0_load_reg_17143),
    .din1(l2_stripes_3_1_load_reg_17151),
    .din2(l2_stripes_3_2_load_reg_17159),
    .din3(l2_stripes_3_3_load_reg_17167),
    .din4(l2_stripes_3_4_load_reg_17175),
    .din5(l2_stripes_3_5_load_reg_17183),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_56_fu_11374_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U62(
    .din0(l2_stripes_1_0_load_reg_17548),
    .din1(l2_stripes_1_1_load_reg_17556),
    .din2(l2_stripes_1_2_load_reg_17564),
    .din3(l2_stripes_1_3_load_reg_17572),
    .din4(l2_stripes_1_4_load_reg_17580),
    .din5(l2_stripes_1_5_load_reg_17588),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_57_fu_11385_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U63(
    .din0(l2_stripes_3_0_load_reg_17143),
    .din1(l2_stripes_3_1_load_reg_17151),
    .din2(l2_stripes_3_2_load_reg_17159),
    .din3(l2_stripes_3_3_load_reg_17167),
    .din4(l2_stripes_3_4_load_reg_17175),
    .din5(l2_stripes_3_5_load_reg_17183),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_58_fu_11403_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U64(
    .din0(l2_stripes_1_0_load_reg_17548),
    .din1(l2_stripes_1_1_load_reg_17556),
    .din2(l2_stripes_1_2_load_reg_17564),
    .din3(l2_stripes_1_3_load_reg_17572),
    .din4(l2_stripes_1_4_load_reg_17580),
    .din5(l2_stripes_1_5_load_reg_17588),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_59_fu_11414_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U65(
    .din0(l2_stripes_1_0_load_1_reg_17673),
    .din1(l2_stripes_1_1_load_1_reg_17680),
    .din2(l2_stripes_1_2_load_1_reg_17687),
    .din3(l2_stripes_1_3_load_1_reg_17694),
    .din4(l2_stripes_1_4_load_1_reg_17701),
    .din5(l2_stripes_1_5_load_1_reg_17708),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_68_fu_11718_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U66(
    .din0(l2_stripes_0_0_load_2_reg_17383),
    .din1(l2_stripes_0_1_load_2_reg_17389),
    .din2(l2_stripes_0_2_load_2_reg_17395),
    .din3(l2_stripes_0_3_load_2_reg_17401),
    .din4(l2_stripes_0_4_load_2_reg_17407),
    .din5(l2_stripes_0_5_load_2_reg_17413),
    .din6(select_ln160_2_reg_17493),
    .dout(tmp_73_fu_11902_p8)
);

cnn_mac_mul_sub_5Shg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
cnn_mac_mul_sub_5Shg_U67(
    .din0(grp_fu_14855_p0),
    .din1(grp_fu_14855_p1),
    .din2(grp_fu_14855_p2),
    .dout(grp_fu_14855_p3)
);

cnn_mac_muladd_5nThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5nThq_U68(
    .din0(grp_fu_14864_p0),
    .din1(grp_fu_14864_p1),
    .din2(grp_fu_14864_p2),
    .dout(grp_fu_14864_p3)
);

cnn_mac_muladd_5sUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sUhA_U69(
    .din0(grp_fu_14872_p0),
    .din1(grp_fu_14872_p1),
    .din2(grp_fu_14872_p2),
    .dout(grp_fu_14872_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
cnn_mac_muladd_5nVhK_U70(
    .din0(grp_fu_14881_p0),
    .din1(grp_fu_14881_p1),
    .din2(grp_fu_14881_p2),
    .dout(grp_fu_14881_p3)
);

cnn_mac_muladd_5sWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sWhU_U71(
    .din0(grp_fu_14890_p0),
    .din1(grp_fu_14890_p1),
    .din2(sub_ln95_75_fu_7308_p2),
    .dout(grp_fu_14890_p3)
);

cnn_mac_muladd_5sXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sXh4_U72(
    .din0(grp_fu_14899_p0),
    .din1(grp_fu_14899_p1),
    .din2(grp_fu_14899_p2),
    .dout(grp_fu_14899_p3)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U73(
    .din0(mul_ln170_fu_14908_p0),
    .din1(mul_ln170_fu_14908_p1),
    .dout(mul_ln170_fu_14908_p2)
);

cnn_mul_mul_5s_8nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_5s_8nZio_U74(
    .din0(mul_ln170_9_fu_14914_p0),
    .din1(mul_ln170_9_fu_14914_p1),
    .dout(mul_ln170_9_fu_14914_p2)
);

cnn_mul_mul_5s_8nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_5s_8nZio_U75(
    .din0(mul_ln170_13_fu_14920_p0),
    .din1(mul_ln170_13_fu_14920_p1),
    .dout(mul_ln170_13_fu_14920_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U76(
    .din0(mul_ln170_14_fu_14926_p0),
    .din1(mul_ln170_14_fu_14926_p1),
    .dout(mul_ln170_14_fu_14926_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U77(
    .din0(mul_ln170_23_fu_14932_p0),
    .din1(mul_ln170_23_fu_14932_p1),
    .dout(mul_ln170_23_fu_14932_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U78(
    .din0(mul_ln170_6_fu_14938_p0),
    .din1(mul_ln170_6_fu_14938_p1),
    .dout(mul_ln170_6_fu_14938_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U79(
    .din0(mul_ln170_7_fu_14943_p0),
    .din1(mul_ln170_7_fu_14943_p1),
    .dout(mul_ln170_7_fu_14943_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U80(
    .din0(mul_ln170_15_fu_14949_p0),
    .din1(mul_ln170_15_fu_14949_p1),
    .dout(mul_ln170_15_fu_14949_p2)
);

cnn_mul_mul_5s_8nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_5s_8nZio_U81(
    .din0(mul_ln170_16_fu_14955_p0),
    .din1(mul_ln170_16_fu_14955_p1),
    .dout(mul_ln170_16_fu_14955_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U82(
    .din0(mul_ln170_17_fu_14961_p0),
    .din1(mul_ln170_17_fu_14961_p1),
    .dout(mul_ln170_17_fu_14961_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U83(
    .din0(mul_ln170_18_fu_14967_p0),
    .din1(mul_ln170_18_fu_14967_p1),
    .dout(mul_ln170_18_fu_14967_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U84(
    .din0(mul_ln170_19_fu_14972_p0),
    .din1(mul_ln170_19_fu_14972_p1),
    .dout(mul_ln170_19_fu_14972_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U85(
    .din0(mul_ln170_21_fu_14978_p0),
    .din1(mul_ln170_21_fu_14978_p1),
    .dout(mul_ln170_21_fu_14978_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U86(
    .din0(mul_ln170_22_fu_14984_p0),
    .din1(mul_ln170_22_fu_14984_p1),
    .dout(mul_ln170_22_fu_14984_p2)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U87(
    .din0(mul_ln170_27_fu_14990_p0),
    .din1(mul_ln170_27_fu_14990_p1),
    .dout(mul_ln170_27_fu_14990_p2)
);

cnn_mac_muladd_5sXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sXh4_U88(
    .din0(grp_fu_14996_p0),
    .din1(grp_fu_14996_p1),
    .din2(grp_fu_14996_p2),
    .dout(grp_fu_14996_p3)
);

cnn_mac_muladd_5s0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5s0iy_U89(
    .din0(grp_fu_15003_p0),
    .din1(grp_fu_15003_p1),
    .din2(grp_fu_15003_p2),
    .dout(grp_fu_15003_p3)
);

cnn_mac_muladd_5s1iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5s1iI_U90(
    .din0(grp_fu_15010_p0),
    .din1(grp_fu_15010_p1),
    .din2(add_ln170_109_reg_18407),
    .dout(grp_fu_15010_p3)
);

cnn_mul_mul_5s_8nYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_5s_8nYie_U91(
    .din0(mul_ln170_31_fu_15017_p0),
    .din1(mul_ln170_31_fu_15017_p1),
    .dout(mul_ln170_31_fu_15017_p2)
);

cnn_mac_muladd_5sXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sXh4_U92(
    .din0(grp_fu_15023_p0),
    .din1(grp_fu_15023_p1),
    .din2(grp_fu_15023_p2),
    .dout(grp_fu_15023_p3)
);

cnn_mac_muladd_5s2iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5s2iS_U93(
    .din0(grp_fu_15030_p0),
    .din1(grp_fu_15030_p1),
    .din2(grp_fu_15030_p2),
    .dout(grp_fu_15030_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l1_maxes_0_new_0_reg_3402 <= select_ln115_reg_16742;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l1_maxes_0_new_0_reg_3402 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l1_maxes_1_new_0_reg_3413 <= select_ln115_1_fu_8081_p3;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l1_maxes_1_new_0_reg_3413 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l1_maxes_2_new_0_reg_3424 <= select_ln115_2_reg_16747;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l1_maxes_2_new_0_reg_3424 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l1_maxes_3_new_0_reg_3435 <= select_ln115_3_reg_16752;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l1_maxes_3_new_0_reg_3435 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l1_read_row_offset_f_1_reg_3380 <= 1'd0;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l1_read_row_offset_f_1_reg_3380 <= icmp_ln138_fu_8155_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln70_fu_4890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l1_read_row_offset_f_reg_3468 <= 1'd0;
        end else if (((icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
            l1_read_row_offset_f_reg_3468 <= l1_read_row_offset_f_1_reg_3380;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l1_read_row_offset_l_2_reg_3392 <= l1_read_row_offset_l_1_reg_15701;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l1_read_row_offset_l_2_reg_3392 <= select_ln138_1_fu_8194_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln70_fu_4890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l1_read_row_offset_l_reg_3481 <= l1_read_row_offset;
        end else if (((icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
            l1_read_row_offset_l_reg_3481 <= l1_read_row_offset_l_2_reg_3392;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd0) & (icmp_ln60_fu_3976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_write_col_offset_1_reg_3345 <= 1'd0;
    end else if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (icmp_ln54_fu_4113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_write_col_offset_1_reg_3345 <= or_ln45_6_fu_4091_p2;
    end else if ((((1'b1 == ap_ce) & (icmp_ln60_fu_3976_p2 == 1'd1) & (icmp_ln36_reg_15056 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (icmp_ln54_fu_4113_p2 == 1'd1) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        l1_write_col_offset_1_reg_3345 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (icmp_ln54_fu_4113_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_write_col_offset_2_reg_3363 <= select_ln45_14_fu_4097_p3;
    end else if ((((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd0) & (icmp_ln60_fu_3976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (icmp_ln60_fu_3976_p2 == 1'd1) & (icmp_ln36_reg_15056 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (icmp_ln54_fu_4113_p2 == 1'd1) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        l1_write_col_offset_2_reg_3363 <= 16'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        if (((icmp_ln54_fu_4113_p2 == 1'd1) & (icmp_ln36_reg_15056 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_3632_p2;
        end else if (((icmp_ln60_fu_3976_p2 == 1'd1) & (icmp_ln36_reg_15056 == 1'd0))) begin
            l1_write_row_offset <= select_ln64_fu_3987_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_1_11_reg_3593 <= add_ln170_144_reg_18626;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_1_11_reg_3593 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_2_12_reg_3549 <= add_ln170_130_reg_18618;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_2_12_reg_3549 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_3_13_reg_3560 <= add_ln170_112_fu_14179_p2;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_3_13_reg_3560 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_4_14_reg_3571 <= add_ln170_103_fu_14148_p2;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_4_14_reg_3571 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_5_15_reg_3516 <= add_ln170_85_reg_18596;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_5_15_reg_3516 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_6_16_reg_3527 <= add_ln170_67_reg_18497;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_6_16_reg_3527 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_7_17_reg_3538 <= add_ln170_48_reg_18589;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_7_17_reg_3538 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1964)) begin
        if ((trunc_ln150_1_reg_15068 == 1'd0)) begin
            l2_kernel_sums_load_s_reg_3582 <= add_ln170_145_fu_14209_p2;
        end else if ((trunc_ln150_1_reg_15068 == 1'd1)) begin
            l2_kernel_sums_load_s_reg_3582 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state40))) begin
        l2_read_row_offset_f_reg_3604 <= icmp_ln210_fu_14678_p2;
    end else if ((((1'b1 == ap_ce) & (1'd0 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (icmp_ln194_reg_15237 == 1'd0) & (1'b1 == ap_CS_fsm_state32)))) begin
        l2_read_row_offset_f_reg_3604 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln70_fu_4890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l2_write_row_offset_1_reg_3505 <= l2_write_row_offset;
        end else if (((icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
            l2_write_row_offset_1_reg_3505 <= l2_write_row_offset_4_reg_3458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l2_write_row_offset_3_reg_3446 <= 1'd0;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l2_write_row_offset_3_reg_3446 <= icmp_ln127_fu_8110_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if ((icmp_ln118_reg_15933 == 1'd0)) begin
            l2_write_row_offset_4_reg_3458 <= l2_write_row_offset_2_reg_15713;
        end else if ((icmp_ln118_reg_15933 == 1'd1)) begin
            l2_write_row_offset_4_reg_3458 <= select_ln127_1_fu_8143_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((icmp_ln70_fu_4890_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
            l2_write_row_offset_s_reg_3492 <= 1'd0;
        end else if (((icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
            l2_write_row_offset_s_reg_3492 <= l2_write_row_offset_3_reg_3446;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln107_11_reg_16717 <= add_ln107_11_fu_7727_p2;
        add_ln107_25_reg_16722 <= add_ln107_25_fu_7742_p2;
        add_ln107_6_reg_16727 <= add_ln107_6_fu_7824_p2;
        add_ln107_7_reg_16732 <= add_ln107_7_fu_7865_p2;
        sub_ln95_59_reg_16712 <= sub_ln95_59_fu_7636_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        add_ln107_12_reg_16552 <= add_ln107_12_fu_5786_p2;
        add_ln95_1_reg_16362[12 : 1] <= add_ln95_1_fu_5394_p2[12 : 1];
        add_ln95_23_reg_16501 <= grp_fu_14864_p3;
        add_ln95_3_reg_16384 <= add_ln95_3_fu_5438_p2;
        add_ln95_4_reg_16389 <= add_ln95_4_fu_5444_p2;
        add_ln95_reg_16345 <= add_ln95_fu_5335_p2;
        sext_ln95_2_reg_16322[12 : 1] <= sext_ln95_2_fu_5271_p1[12 : 1];
        shl_ln95_19_reg_16379[9 : 2] <= shl_ln95_19_fu_5426_p3[9 : 2];
        shl_ln95_37_reg_16447[9 : 2] <= shl_ln95_37_fu_5563_p3[9 : 2];
        shl_ln95_45_reg_16467[8 : 1] <= shl_ln95_45_fu_5635_p3[8 : 1];
        sub_ln95_10_reg_16367[12 : 1] <= sub_ln95_10_fu_5400_p2[12 : 1];
        sub_ln95_19_reg_16400[12 : 1] <= sub_ln95_19_fu_5485_p2[12 : 1];
        sub_ln95_21_reg_16412[11 : 3] <= sub_ln95_21_fu_5520_p2[11 : 3];
        sub_ln95_45_reg_16472[12 : 1] <= sub_ln95_45_fu_5647_p2[12 : 1];
        tmp_10_reg_16417 <= grp_fu_3829_p8;
        tmp_11_reg_16425 <= tmp_11_fu_5526_p8;
        tmp_12_reg_16431 <= tmp_12_fu_5537_p8;
        tmp_14_reg_16440 <= tmp_14_fu_5548_p8;
        tmp_15_reg_16452 <= tmp_15_fu_5595_p8;
        tmp_16_reg_16462 <= tmp_16_fu_5612_p8;
        tmp_17_reg_16477 <= tmp_17_fu_5653_p8;
        tmp_18_reg_16487 <= tmp_18_fu_5670_p8;
        tmp_19_reg_16494 <= tmp_19_fu_5681_p8;
        tmp_1_reg_16315 <= tmp_1_fu_5224_p8;
        tmp_20_reg_16506 <= tmp_20_fu_5702_p8;
        tmp_22_reg_16513 <= tmp_22_fu_5713_p8;
        tmp_23_reg_16521 <= tmp_23_fu_5730_p8;
        tmp_24_reg_16529 <= tmp_24_fu_5741_p8;
        tmp_25_reg_16538 <= tmp_25_fu_5758_p8;
        tmp_29_reg_16546 <= tmp_29_fu_5769_p8;
        tmp_2_reg_16327 <= tmp_2_fu_5275_p8;
        tmp_3_reg_16334 <= tmp_3_fu_5298_p8;
        tmp_4_reg_16350 <= tmp_4_fu_5353_p8;
        tmp_6_reg_16372 <= tmp_6_fu_5409_p8;
        tmp_7_reg_16394 <= tmp_7_fu_5450_p8;
        tmp_8_reg_16405 <= tmp_8_fu_5491_p8;
        tmp_reg_16310 <= tmp_fu_5187_p8;
        zext_ln95_21_reg_16340[10 : 3] <= zext_ln95_21_fu_5325_p1[10 : 3];
        zext_ln95_24_reg_16357[11 : 4] <= zext_ln95_24_fu_5378_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        add_ln107_19_reg_16657 <= add_ln107_19_fu_7418_p2;
        add_ln107_1_reg_16647 <= add_ln107_1_fu_7348_p2;
        add_ln107_21_reg_16662[12 : 2] <= add_ln107_21_fu_7424_p2[12 : 2];
        add_ln107_24_reg_16667 <= add_ln107_24_fu_7430_p2;
        add_ln107_27_reg_16672[13 : 1] <= add_ln107_27_fu_7436_p2[13 : 1];
        add_ln107_31_reg_16677 <= add_ln107_31_fu_7442_p2;
        add_ln107_34_reg_16682[12 : 1] <= add_ln107_34_fu_7447_p2[12 : 1];
        add_ln107_36_reg_16687[12 : 1] <= add_ln107_36_fu_7459_p2[12 : 1];
        add_ln107_41_reg_16692 <= add_ln107_41_fu_7481_p2;
        add_ln107_43_reg_16697[12 : 1] <= add_ln107_43_fu_7487_p2[12 : 1];
        add_ln107_45_reg_16702 <= add_ln107_45_fu_7493_p2;
        add_ln107_53_reg_16707 <= add_ln107_53_fu_7541_p2;
        add_ln107_9_reg_16652 <= add_ln107_9_fu_7354_p2;
        add_ln95_13_reg_16572 <= add_ln95_13_fu_6571_p2;
        add_ln95_14_reg_16582[13 : 1] <= add_ln95_14_fu_6676_p2[13 : 1];
        add_ln95_16_reg_16587 <= add_ln95_16_fu_6692_p2;
        add_ln95_18_reg_16597 <= add_ln95_18_fu_6731_p2;
        add_ln95_25_reg_16612 <= add_ln95_25_fu_6887_p2;
        add_ln95_28_reg_16617 <= add_ln95_28_fu_7101_p2;
        add_ln95_30_reg_16627 <= add_ln95_30_fu_7204_p2;
        add_ln95_33_reg_16632[13 : 1] <= add_ln95_33_fu_7230_p2[13 : 1];
        shl_ln95_51_reg_16602[9 : 2] <= shl_ln95_51_fu_6826_p3[9 : 2];
        shl_ln95_52_reg_16607[10 : 3] <= shl_ln95_52_fu_6837_p3[10 : 3];
        shl_ln95_64_reg_16622[10 : 3] <= shl_ln95_64_fu_7110_p3[10 : 3];
        sub_ln95_16_reg_16557 <= sub_ln95_16_fu_6060_p2;
        sub_ln95_28_reg_16562 <= sub_ln95_28_fu_6355_p2;
        sub_ln95_36_reg_16567 <= sub_ln95_36_fu_6551_p2;
        sub_ln95_41_reg_16577[11 : 1] <= sub_ln95_41_fu_6653_p2[11 : 1];
        sub_ln95_43_reg_16592 <= sub_ln95_43_fu_6698_p2;
        sub_ln95_65_reg_16637 <= sub_ln95_65_fu_7274_p2;
        tmp_83_reg_16642[11 : 4] <= tmp_83_fu_7327_p3[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        add_ln107_5_reg_16737 <= add_ln107_5_fu_7919_p2;
        select_ln115_2_reg_16747 <= select_ln115_2_fu_7959_p3;
        select_ln115_3_reg_16752 <= select_ln115_3_fu_7977_p3;
        select_ln115_reg_16742 <= select_ln115_fu_7941_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state20))) begin
        add_ln170_101_reg_18397 <= add_ln170_101_fu_12309_p2;
        add_ln170_104_reg_18402 <= add_ln170_104_fu_12336_p2;
        add_ln170_109_reg_18407 <= add_ln170_109_fu_12342_p2;
        add_ln170_10_reg_18134 <= add_ln170_10_fu_10608_p2;
        add_ln170_117_reg_18412 <= add_ln170_117_fu_12375_p2;
        add_ln170_123_reg_18417 <= add_ln170_123_fu_12387_p2;
        add_ln170_127_reg_18422 <= add_ln170_127_fu_12399_p2;
        add_ln170_142_reg_18427 <= add_ln170_142_fu_12483_p2;
        add_ln170_147_reg_18432 <= add_ln170_147_fu_12495_p2;
        add_ln170_158_reg_18437 <= add_ln170_158_fu_12540_p2;
        add_ln170_159_reg_18442 <= add_ln170_159_fu_12546_p2;
        add_ln170_15_reg_18139 <= add_ln170_15_fu_10640_p2;
        add_ln170_162_reg_18447 <= add_ln170_162_fu_12552_p2;
        add_ln170_164_reg_18452 <= add_ln170_164_fu_12564_p2;
        add_ln170_33_reg_18317 <= add_ln170_33_fu_11960_p2;
        add_ln170_42_reg_18322 <= add_ln170_42_fu_11992_p2;
        add_ln170_45_reg_18327 <= add_ln170_45_fu_12004_p2;
        add_ln170_52_reg_18332 <= add_ln170_52_fu_12070_p2;
        add_ln170_53_reg_18337 <= add_ln170_53_fu_12076_p2;
        add_ln170_55_reg_18342 <= add_ln170_55_fu_12088_p2;
        add_ln170_61_reg_18347 <= add_ln170_61_fu_12120_p2;
        add_ln170_65_reg_18352 <= add_ln170_65_fu_12152_p2;
        add_ln170_70_reg_18357 <= add_ln170_70_fu_12194_p2;
        add_ln170_72_reg_18362 <= add_ln170_72_fu_12200_p2;
        add_ln170_79_reg_18367 <= add_ln170_79_fu_12232_p2;
        add_ln170_80_reg_18372 <= add_ln170_80_fu_12238_p2;
        add_ln170_81_reg_18377 <= add_ln170_81_fu_12244_p2;
        add_ln170_90_reg_18382 <= add_ln170_90_fu_12265_p2;
        add_ln170_94_reg_18387 <= add_ln170_94_fu_12271_p2;
        add_ln170_95_reg_18392 <= add_ln170_95_fu_12277_p2;
        mul_ln170_18_reg_18159 <= mul_ln170_18_fu_14967_p2;
        mul_ln170_19_reg_18182 <= mul_ln170_19_fu_14972_p2;
        mul_ln170_21_reg_18187 <= mul_ln170_21_fu_14978_p2;
        mul_ln170_22_reg_18192 <= mul_ln170_22_fu_14984_p2;
        mul_ln170_27_reg_18202 <= mul_ln170_27_fu_14990_p2;
        select_ln152_12_reg_18212 <= select_ln152_12_fu_11312_p3;
        select_ln152_13_reg_18234 <= select_ln152_13_fu_11396_p3;
        select_ln152_14_reg_18242 <= select_ln152_14_fu_11425_p3;
        select_ln152_17_reg_18275 <= select_ln152_17_fu_11549_p3;
        select_ln152_20_reg_18294 <= select_ln152_20_fu_11729_p3;
        select_ln152_23_reg_18309 <= select_ln152_23_fu_11913_p3;
        select_ln170_121_reg_18304 <= select_ln170_121_fu_11793_p3;
        select_ln170_18_reg_18076 <= select_ln170_18_fu_9639_p3;
        select_ln170_22_reg_18081 <= select_ln170_22_fu_9725_p3;
        select_ln170_44_reg_18119[3 : 1] <= select_ln170_44_fu_10223_p3[3 : 1];
        select_ln170_53_reg_18124 <= select_ln170_53_fu_10471_p3;
        select_ln170_55_reg_18129 <= select_ln170_55_fu_10553_p3;
        select_ln170_5_reg_18066 <= select_ln170_5_fu_9272_p3;
        select_ln170_65_reg_18149[10 : 2] <= select_ln170_65_fu_10809_p3[10 : 2];
        select_ln170_91_reg_18207 <= select_ln170_91_fu_11283_p3;
        shl_ln170_13_reg_18086[9 : 2] <= shl_ln170_13_fu_9780_p3[9 : 2];
        shl_ln170_16_reg_18096[8 : 1] <= shl_ln170_16_fu_9897_p3[8 : 1];
        shl_ln170_20_reg_18113[8 : 1] <= shl_ln170_20_fu_10153_p3[8 : 1];
        shl_ln170_45_reg_18228[8 : 1] <= shl_ln170_45_fu_11341_p3[8 : 1];
        shl_ln170_48_reg_18254[10 : 3] <= shl_ln170_48_fu_11436_p3[10 : 3];
        shl_ln170_49_reg_18265[8 : 1] <= shl_ln170_49_fu_11458_p3[8 : 1];
        shl_ln170_63_reg_18299[8 : 1] <= shl_ln170_63_fu_11752_p3[8 : 1];
        sub_ln170_103_reg_18270[9 : 1] <= sub_ln170_103_fu_11470_p2[9 : 1];
        zext_ln170_103_reg_18164[7 : 0] <= zext_ln170_103_fu_10847_p1[7 : 0];
        zext_ln170_104_reg_18169[10 : 3] <= zext_ln170_104_fu_10857_p1[10 : 3];
        zext_ln170_105_reg_18176[7 : 0] <= zext_ln170_105_fu_10884_p1[7 : 0];
        zext_ln170_128_reg_18197[7 : 0] <= zext_ln170_128_fu_11214_p1[7 : 0];
        zext_ln170_12_reg_18071[7 : 0] <= zext_ln170_12_fu_9320_p1[7 : 0];
        zext_ln170_133_reg_18222[10 : 3] <= zext_ln170_133_fu_11327_p1[10 : 3];
        zext_ln170_147_reg_18249[7 : 0] <= zext_ln170_147_fu_11432_p1[7 : 0];
        zext_ln170_148_reg_18259[10 : 3] <= zext_ln170_148_fu_11444_p1[10 : 3];
        zext_ln170_163_reg_18284[10 : 3] <= zext_ln170_163_fu_11563_p1[10 : 3];
        zext_ln170_48_reg_18091[10 : 3] <= zext_ln170_48_fu_9893_p1[10 : 3];
        zext_ln170_59_reg_18101[7 : 0] <= zext_ln170_59_fu_10062_p1[7 : 0];
        zext_ln170_64_reg_18108[11 : 4] <= zext_ln170_64_fu_10099_p1[11 : 4];
        zext_ln170_92_reg_18144[11 : 0] <= zext_ln170_92_fu_10731_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state21))) begin
        add_ln170_102_reg_18524 <= add_ln170_102_fu_13678_p2;
        add_ln170_108_reg_18529 <= add_ln170_108_fu_13684_p2;
        add_ln170_110_reg_18534 <= grp_fu_15010_p3;
        add_ln170_115_reg_18539 <= add_ln170_115_fu_13708_p2;
        add_ln170_119_reg_18544 <= add_ln170_119_fu_13737_p2;
        add_ln170_121_reg_18549 <= grp_fu_15003_p3;
        add_ln170_128_reg_18554 <= add_ln170_128_fu_13756_p2;
        add_ln170_133_reg_18559 <= add_ln170_133_fu_13777_p2;
        add_ln170_137_reg_18564 <= add_ln170_137_fu_13809_p2;
        add_ln170_149_reg_18569 <= add_ln170_149_fu_13830_p2;
        add_ln170_152_reg_18574 <= add_ln170_152_fu_13851_p2;
        add_ln170_155_reg_18579 <= add_ln170_155_fu_13863_p2;
        add_ln170_166_reg_18584 <= add_ln170_166_fu_13907_p2;
        add_ln170_34_reg_18482 <= add_ln170_34_fu_13497_p2;
        add_ln170_36_reg_18487 <= add_ln170_36_fu_13509_p2;
        add_ln170_47_reg_18492 <= add_ln170_47_fu_13541_p2;
        add_ln170_67_reg_18497 <= add_ln170_67_fu_13584_p2;
        add_ln170_74_reg_18504 <= add_ln170_74_fu_13610_p2;
        add_ln170_84_reg_18509 <= add_ln170_84_fu_13641_p2;
        add_ln170_87_reg_18514 <= grp_fu_15023_p3;
        add_ln170_89_reg_18519 <= add_ln170_89_fu_13647_p2;
        mul_ln170_31_reg_18477 <= mul_ln170_31_fu_15017_p2;
        select_ln170_103_reg_18467[12 : 1] <= select_ln170_103_fu_13124_p3[12 : 1];
        sub_ln170_99_reg_18457 <= sub_ln170_99_fu_12894_p2;
        zext_ln170_151_reg_18462[7 : 0] <= zext_ln170_151_fu_13045_p1[7 : 0];
        zext_ln170_167_reg_18472[7 : 0] <= zext_ln170_167_fu_13236_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state23))) begin
        add_ln170_103_reg_18639 <= add_ln170_103_fu_14148_p2;
        add_ln170_112_reg_18646 <= add_ln170_112_fu_14179_p2;
        add_ln170_145_reg_18654 <= add_ln170_145_fu_14209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state22))) begin
        add_ln170_106_reg_18613 <= add_ln170_106_fu_14071_p2;
        add_ln170_130_reg_18618 <= add_ln170_130_fu_14114_p2;
        add_ln170_144_reg_18626 <= add_ln170_144_fu_14131_p2;
        add_ln170_153_reg_18634 <= grp_fu_15030_p3;
        add_ln170_48_reg_18589 <= add_ln170_48_fu_14008_p2;
        add_ln170_85_reg_18596 <= add_ln170_85_fu_14026_p2;
        add_ln170_88_reg_18603 <= add_ln170_88_fu_14041_p2;
        add_ln170_92_reg_18608 <= add_ln170_92_fu_14059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln170_31_reg_18048 <= add_ln170_31_fu_9076_p2;
        add_ln170_9_reg_17957 <= add_ln170_9_fu_8855_p2;
        mul_ln170_15_reg_17972 <= mul_ln170_15_fu_14949_p2;
        mul_ln170_16_reg_17977 <= mul_ln170_16_fu_14955_p2;
        mul_ln170_17_reg_17982 <= mul_ln170_17_fu_14961_p2;
        mul_ln170_6_reg_17919 <= mul_ln170_6_fu_14938_p2;
        mul_ln170_7_reg_17930 <= mul_ln170_7_fu_14943_p2;
        select_ln152_11_reg_17996 <= select_ln152_11_fu_8944_p3;
        select_ln152_15_reg_18007 <= select_ln152_15_fu_8962_p3;
        select_ln152_1_reg_17888 <= select_ln152_1_fu_8727_p3;
        select_ln152_24_reg_18038 <= select_ln152_24_fu_9069_p3;
        select_ln152_25_reg_18053 <= select_ln152_25_fu_9110_p3;
        select_ln152_26_reg_18060 <= select_ln152_26_fu_9134_p3;
        select_ln152_5_reg_17935 <= select_ln152_5_fu_8819_p3;
        select_ln152_7_reg_17946 <= select_ln152_7_fu_8848_p3;
        select_ln152_9_reg_17987 <= select_ln152_9_fu_8909_p3;
        select_ln170_109_reg_18023 <= select_ln170_109_fu_9007_p3;
        select_ln170_124_reg_18033[11 : 2] <= select_ln170_124_fu_9034_p3[11 : 2];
        shl_ln170_66_reg_18028[9 : 2] <= shl_ln170_66_fu_9014_p3[9 : 2];
        tmp_62_reg_18018 <= tmp_62_fu_8979_p8;
        zext_ln170_19_reg_17898[7 : 0] <= zext_ln170_19_fu_8734_p1[7 : 0];
        zext_ln170_25_reg_17909[7 : 0] <= zext_ln170_25_fu_8744_p1[7 : 0];
        zext_ln170_26_reg_17914[10 : 3] <= zext_ln170_26_fu_8754_p1[10 : 3];
        zext_ln170_34_reg_17924[7 : 0] <= zext_ln170_34_fu_8788_p1[7 : 0];
        zext_ln170_90_reg_17962[7 : 0] <= zext_ln170_90_fu_8860_p1[7 : 0];
        zext_ln170_97_reg_17967[7 : 0] <= zext_ln170_97_fu_8870_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln191_10_reg_15315 <= add_ln191_10_fu_4130_p2;
        add_ln191_11_reg_15321 <= add_ln191_11_fu_4134_p2;
        mul_ln191_12_reg_15327 <= mul_ln191_12_fu_4141_p2;
        mul_ln191_13_reg_15332 <= mul_ln191_13_fu_4149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state10))) begin
        add_ln191_12_reg_15937 <= add_ln191_12_fu_4992_p2;
        add_ln191_13_reg_15943 <= add_ln191_13_fu_4996_p2;
        mul_ln191_14_reg_15949 <= mul_ln191_14_fu_5003_p2;
        mul_ln191_15_reg_15954 <= mul_ln191_15_fu_5012_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln191_14_reg_16298 <= add_ln191_14_fu_5177_p2;
        add_ln191_15_reg_16304 <= add_ln191_15_fu_5182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state25))) begin
        add_ln191_1_reg_18692 <= add_ln191_1_fu_14343_p2;
        add_ln191_2_reg_18698 <= add_ln191_2_fu_14347_p2;
        add_ln191_reg_18687 <= add_ln191_fu_14338_p2;
        mul_ln191_3_reg_18704 <= mul_ln191_3_fu_14354_p2;
        mul_ln191_4_reg_18709 <= mul_ln191_4_fu_14363_p2;
        mul_ln191_5_reg_18714 <= mul_ln191_5_fu_14372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state26))) begin
        add_ln191_3_reg_18719 <= add_ln191_3_fu_14456_p2;
        add_ln191_4_reg_18725 <= add_ln191_4_fu_14460_p2;
        add_ln191_5_reg_18731 <= add_ln191_5_fu_14464_p2;
        mul_ln191_6_reg_18737 <= mul_ln191_6_fu_14471_p2;
        mul_ln191_7_reg_18742 <= mul_ln191_7_fu_14480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27))) begin
        add_ln191_6_reg_18747 <= add_ln191_6_fu_14564_p2;
        add_ln191_7_reg_18752 <= add_ln191_7_fu_14568_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state9))) begin
        add_ln191_8_reg_15655 <= add_ln191_8_fu_4855_p2;
        add_ln191_9_reg_15661 <= add_ln191_9_fu_4860_p2;
        l2_kernel_sums_load_12_reg_15677 <= l2_kernel_sums_q0;
        l2_kernel_sums_load_13_reg_15687 <= l2_kernel_sums_q1;
        l3_outputs_load_12_reg_15682 <= l3_outputs_q0;
        l3_outputs_load_13_reg_15692 <= l3_outputs_q1;
        mul_ln191_10_reg_15667 <= mul_ln191_10_fu_4868_p2;
        mul_ln191_11_reg_15672 <= mul_ln191_11_fu_4876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        add_ln44_6_reg_15621 <= add_ln44_6_fu_4834_p2;
        icmp_ln45_5_reg_15607 <= icmp_ln45_5_fu_4755_p2;
        icmp_ln45_6_reg_15626 <= icmp_ln45_6_fu_4840_p2;
        p_Result_7_reg_15633 <= {{tmp_data_V_1_reg_15252[63:56]}};
        select_ln45_10_reg_15612 <= select_ln45_10_fu_4766_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln150_reg_15233 <= and_ln150_fu_3896_p2;
        icmp_ln36_reg_15056 <= icmp_ln36_fu_3858_p2;
        l1_iteration_load_reg_15037 <= l1_iteration;
        l2_iteration_load_reg_15060 <= l2_iteration;
        trunc_ln150_1_reg_15068 <= trunc_ln150_1_fu_3872_p1;
        trunc_ln36_1_reg_15050 <= trunc_ln36_1_fu_3854_p1;
        trunc_ln36_reg_15045 <= trunc_ln36_fu_3850_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln70_fu_4890_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln118_reg_15933 <= icmp_ln118_fu_4987_p2;
        l1_read_col_offset_l_reg_15722 <= l1_read_col_offset;
        zext_ln95_4_reg_15817[15 : 0] <= zext_ln95_4_fu_4955_p1[15 : 0];
        zext_ln95_8_reg_15887[15 : 0] <= zext_ln95_8_fu_4977_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_fu_3896_p2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln194_reg_15237 <= icmp_ln194_fu_3902_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state17))) begin
        icmp_ln196_reg_17517 <= icmp_ln196_fu_8548_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln45_1_reg_15377 <= icmp_ln45_1_fu_4243_p2;
        select_ln45_2_reg_15382 <= select_ln45_2_fu_4254_p3;
        select_ln45_3_reg_15388 <= select_ln45_3_fu_4261_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        icmp_ln45_2_reg_15417 <= icmp_ln45_2_fu_4327_p2;
        select_ln45_4_reg_15422 <= select_ln45_4_fu_4338_p3;
        select_ln45_5_reg_15428 <= select_ln45_5_fu_4345_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        icmp_ln45_3_reg_15457 <= icmp_ln45_3_fu_4411_p2;
        select_ln45_6_reg_15462 <= select_ln45_6_fu_4422_p3;
        select_ln45_7_reg_15468 <= select_ln45_7_fu_4429_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        icmp_ln45_4_reg_15557 <= icmp_ln45_4_fu_4653_p2;
        select_ln45_8_reg_15562 <= select_ln45_8_fu_4664_p3;
        select_ln45_9_reg_15568 <= select_ln45_9_fu_4671_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln45_reg_15337 <= icmp_ln45_fu_4159_p2;
        select_ln45_1_reg_15348 <= select_ln45_1_fu_4177_p3;
        select_ln45_reg_15342 <= select_ln45_fu_4170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln70_reg_15697 <= icmp_ln70_fu_4890_p2;
        l1_read_row_offset_l_1_reg_15701 <= l1_read_row_offset;
        l2_write_row_offset_2_reg_15713 <= l2_write_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        l1_channel_idx <= select_ln45_15_fu_4105_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        l1_channel_idx_load_reg_15263 <= l1_channel_idx;
        tmp_data_V_1_reg_15252 <= in_r_TDATA;
        trunc_ln43_1_reg_15272 <= trunc_ln43_1_fu_3972_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state40))) begin
        l1_iteration <= select_ln223_fu_14756_p3;
        l2_iteration <= select_ln232_fu_14821_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        l1_maxes_0 <= l1_maxes_0_new_0_reg_3402;
        l1_maxes_1 <= l1_maxes_1_new_0_reg_3413;
        l1_maxes_2 <= l1_maxes_2_new_0_reg_3424;
        l1_maxes_3 <= l1_maxes_3_new_0_reg_3435;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        l1_read_col_offset <= select_ln138_fu_8186_p3;
        l2_write_col_offset <= select_ln127_fu_8135_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln223_fu_14764_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        l1_read_row_offset <= select_ln223_1_fu_14770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        l1_stripes_0_0_load_1_reg_16055 <= l1_stripes_0_0_q1;
        l1_stripes_0_0_load_reg_15971 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_1_reg_16062 <= l1_stripes_0_1_q1;
        l1_stripes_0_1_load_reg_15978 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_1_reg_16069 <= l1_stripes_0_2_q1;
        l1_stripes_0_2_load_reg_15985 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_1_reg_16076 <= l1_stripes_0_3_q1;
        l1_stripes_0_3_load_reg_15992 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_1_reg_16083 <= l1_stripes_0_4_q1;
        l1_stripes_0_4_load_reg_15999 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_1_reg_16090 <= l1_stripes_0_5_q1;
        l1_stripes_0_5_load_reg_16006 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_2_reg_16201 <= l1_stripes_1_0_q1;
        l1_stripes_1_1_load_2_reg_16208 <= l1_stripes_1_1_q1;
        l1_stripes_1_2_load_2_reg_16215 <= l1_stripes_1_2_q1;
        l1_stripes_1_3_load_2_reg_16222 <= l1_stripes_1_3_q1;
        l1_stripes_1_4_load_2_reg_16229 <= l1_stripes_1_4_q1;
        l1_stripes_1_5_load_2_reg_16236 <= l1_stripes_1_5_q1;
        l1_stripes_2_0_load_1_reg_16127 <= l1_stripes_2_0_q1;
        l1_stripes_2_0_load_reg_16013 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_1_reg_16133 <= l1_stripes_2_1_q1;
        l1_stripes_2_1_load_reg_16020 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_1_reg_16139 <= l1_stripes_2_2_q1;
        l1_stripes_2_2_load_reg_16027 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_1_reg_16145 <= l1_stripes_2_3_q1;
        l1_stripes_2_3_load_reg_16034 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_1_reg_16151 <= l1_stripes_2_4_q1;
        l1_stripes_2_4_load_reg_16041 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_1_reg_16157 <= l1_stripes_2_5_q1;
        l1_stripes_2_5_load_reg_16048 <= l1_stripes_2_5_q0;
        select_ln84_1_reg_16273 <= select_ln84_1_fu_5122_p3;
        select_ln84_2_reg_16285 <= select_ln84_2_fu_5169_p3;
        select_ln84_reg_15959 <= select_ln84_fu_5059_p3;
        tmp_5_reg_16163 <= tmp_5_fu_5067_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3350_p8 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        l1_write_col_offset <= l1_write_col_offset_2_reg_3363;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
        l1_write_col_offset_s_reg_15241 <= l1_write_col_offset;
        l1_write_row_offset_s_reg_15247 <= l1_write_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state8))) begin
        l2_kernel_sums_load_10_reg_15587 <= l2_kernel_sums_q0;
        l2_kernel_sums_load_11_reg_15597 <= l2_kernel_sums_q1;
        l3_outputs_load_10_reg_15592 <= l3_outputs_q0;
        l3_outputs_load_11_reg_15602 <= l3_outputs_q1;
        mul_ln191_8_reg_15577 <= mul_ln191_8_fu_4735_p2;
        mul_ln191_9_reg_15582 <= mul_ln191_9_fu_4744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state4))) begin
        l2_kernel_sums_load_1_reg_15357 <= l2_kernel_sums_q0;
        l2_kernel_sums_load_2_reg_15362 <= l2_kernel_sums_q1;
        l3_outputs_load_2_reg_15367 <= l3_outputs_q0;
        l3_outputs_load_3_reg_15372 <= l3_outputs_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state5))) begin
        l2_kernel_sums_load_3_reg_15397 <= l2_kernel_sums_q0;
        l2_kernel_sums_load_5_reg_15402 <= l2_kernel_sums_q1;
        l3_outputs_load_4_reg_15407 <= l3_outputs_q0;
        l3_outputs_load_5_reg_15412 <= l3_outputs_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state2))) begin
        l2_kernel_sums_load_4_reg_15281 <= l2_kernel_sums_q1;
        l2_kernel_sums_load_reg_15276 <= l2_kernel_sums_q0;
        l3_outputs_load_1_reg_15291 <= l3_outputs_q1;
        l3_outputs_load_reg_15286 <= l3_outputs_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state6))) begin
        l2_kernel_sums_load_6_reg_15437 <= l2_kernel_sums_q0;
        l2_kernel_sums_load_7_reg_15442 <= l2_kernel_sums_q1;
        l3_outputs_load_6_reg_15447 <= l3_outputs_q0;
        l3_outputs_load_7_reg_15452 <= l3_outputs_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_load_fu_14242_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        l2_maxes_0_0 <= select_ln180_1_fu_14267_p3;
        l2_maxes_1_0 <= select_ln180_3_fu_14307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_load_fu_14242_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        l2_maxes_0_1 <= select_ln180_1_fu_14267_p3;
        l2_maxes_1_1 <= select_ln180_3_fu_14307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        l2_maxes_2_0 <= select_ln180_5_fu_14398_p3;
        l2_maxes_3_0 <= select_ln180_7_fu_14437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        l2_maxes_2_1 <= select_ln180_5_fu_14398_p3;
        l2_maxes_3_1 <= select_ln180_7_fu_14437_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd0) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27))) begin
        l2_maxes_4_0 <= select_ln180_9_fu_14506_p3;
        l2_maxes_6_0 <= select_ln180_13_fu_14545_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd1) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27))) begin
        l2_maxes_4_1 <= select_ln180_9_fu_14506_p3;
        l2_maxes_6_1 <= select_ln180_13_fu_14545_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        l2_maxes_5_0 <= select_ln180_11_fu_14615_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        l2_maxes_5_1 <= select_ln180_11_fu_14615_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        l2_maxes_7_0 <= select_ln180_15_fu_14654_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (l2_maxes_idx_load_reg_18677 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        l2_maxes_7_1 <= select_ln180_15_fu_14654_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state25))) begin
        l2_maxes_idx <= xor_ln183_fu_14326_p2;
        l2_maxes_idx_load_reg_18677 <= l2_maxes_idx;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state40))) begin
        l2_read_col_offset <= select_ln210_fu_14705_p3;
        l2_read_row_offset_n_reg_3618 <= select_ln214_fu_14696_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state16))) begin
        l2_read_col_offset_l_reg_16821 <= l2_read_col_offset;
        zext_ln170_18_reg_16926[16 : 0] <= zext_ln170_18_fu_8260_p1[16 : 0];
        zext_ln170_35_reg_16978[16 : 0] <= zext_ln170_35_fu_8276_p1[16 : 0];
        zext_ln170_reg_16826[15 : 0] <= zext_ln170_fu_8232_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln232_fu_14829_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        l2_read_row_offset <= select_ln232_1_fu_14835_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17))) begin
        l2_read_row_offset_l_reg_17054 <= l2_read_row_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state18))) begin
        l2_stripes_0_0_load_1_reg_17632 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_17637 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_17642 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_17647 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_17652 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_17657 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_1_reg_17673 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_17548 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_17680 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_17556 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_17687 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_17564 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_17694 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_17572 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_17701 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_17580 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_17708 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_17588 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_1_reg_17596 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_17602 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_17608 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_17614 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_17620 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_17626 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_2_reg_17737 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_17745 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_17753 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_17761 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_17769 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_17777 <= l2_stripes_3_5_q0;
        mul_ln170_13_reg_17835 <= mul_ln170_13_fu_14920_p2;
        mul_ln170_14_reg_17840 <= mul_ln170_14_fu_14926_p2;
        mul_ln170_23_reg_17871 <= mul_ln170_23_fu_14932_p2;
        mul_ln170_9_reg_17732 <= mul_ln170_9_fu_14914_p2;
        mul_ln170_reg_17538 <= mul_ln170_fu_14908_p2;
        select_ln152_10_reg_17855 <= select_ln152_10_fu_8657_p3;
        select_ln152_2_reg_17662 <= grp_fu_3671_p3;
        select_ln152_3_reg_17715 <= select_ln152_3_fu_8606_p3;
        select_ln152_6_reg_17815 <= select_ln152_6_fu_8623_p3;
        select_ln152_8_reg_17845 <= select_ln152_8_fu_8650_p3;
        select_ln170_4_reg_17533[2 : 0] <= select_ln170_4_fu_8565_p3[2 : 0];
        zext_ln170_114_reg_17865[7 : 0] <= zext_ln170_114_fu_8662_p1[7 : 0];
        zext_ln170_188_reg_17876[7 : 0] <= zext_ln170_188_fu_8673_p1[7 : 0];
        zext_ln170_51_reg_17727[7 : 0] <= zext_ln170_51_fu_8613_p1[7 : 0];
        zext_ln170_74_reg_17824[7 : 0] <= zext_ln170_74_fu_8635_p1[7 : 0];
        zext_ln170_75_reg_17830[7 : 0] <= zext_ln170_75_fu_8639_p1[7 : 0];
        zext_ln170_8_reg_17526[7 : 0] <= zext_ln170_8_fu_8562_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state17))) begin
        l2_stripes_0_0_load_2_reg_17383 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_17101 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_17389 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_17106 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_17395 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_17111 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_17401 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_17116 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_17407 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_17121 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_17413 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_17126 <= l2_stripes_0_5_q0;
        l2_stripes_2_0_load_2_reg_17353 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_17071 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_17358 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_17076 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_17363 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_17081 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_17368 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_17086 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_17373 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_17091 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_17378 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_17096 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_1_reg_17281 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_17143 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_17288 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_17151 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_17295 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_17159 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_17302 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_17167 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_17309 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_17175 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_17316 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_17183 <= l2_stripes_3_5_q0;
        select_ln152_4_reg_17419 <= select_ln152_4_fu_8409_p3;
        select_ln152_reg_17131 <= grp_fu_3671_p3;
        select_ln160_1_reg_17461 <= select_ln160_1_fu_8454_p3;
        select_ln160_2_reg_17493 <= select_ln160_2_fu_8540_p3;
        select_ln160_reg_17059 <= select_ln160_fu_8363_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        l2_stripes_1_0_addr_reg_16766 <= zext_ln122_fu_8005_p1;
        l2_stripes_1_1_addr_reg_16771 <= zext_ln122_fu_8005_p1;
        l2_stripes_1_2_addr_reg_16776 <= zext_ln122_fu_8005_p1;
        l2_stripes_1_3_addr_reg_16781 <= zext_ln122_fu_8005_p1;
        l2_stripes_1_4_addr_reg_16786 <= zext_ln122_fu_8005_p1;
        l2_stripes_1_5_addr_reg_16791 <= zext_ln122_fu_8005_p1;
        l2_write_col_offset_s_reg_16757 <= l2_write_col_offset;
        trunc_ln122_reg_16762 <= trunc_ln122_fu_8033_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (or_ln223_1_fu_14778_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        l2_write_row_offset <= select_ln223_2_fu_14784_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state18))) begin
        mul_ln170_1_reg_17521 <= mul_ln170_1_fu_8556_p2;
        mul_ln170_2_reg_17543 <= mul_ln170_2_fu_8572_p2;
        mul_ln170_34_reg_17883 <= mul_ln170_34_fu_8677_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (trunc_ln150_1_reg_15068 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        mul_ln170_29_reg_18013 <= mul_ln170_29_fu_8973_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state19))) begin
        mul_ln170_4_reg_17904 <= mul_ln170_4_fu_8738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state24))) begin
        mul_ln191_1_reg_18667 <= mul_ln191_1_fu_14227_p2;
        mul_ln191_2_reg_18672 <= mul_ln191_2_fu_14236_p2;
        mul_ln191_reg_18662 <= mul_ln191_fu_14218_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        p_Result_1_10_reg_15532 <= {{weights_V_data_V_dout[95:88]}};
        p_Result_1_11_reg_15537 <= {{weights_V_data_V_dout[103:96]}};
        p_Result_1_12_reg_15542 <= {{weights_V_data_V_dout[111:104]}};
        p_Result_1_13_reg_15547 <= {{weights_V_data_V_dout[119:112]}};
        p_Result_1_14_reg_15552 <= {{weights_V_data_V_dout[127:120]}};
        p_Result_1_1_reg_15482 <= {{weights_V_data_V_dout[15:8]}};
        p_Result_1_2_reg_15487 <= {{weights_V_data_V_dout[23:16]}};
        p_Result_1_3_reg_15492 <= {{weights_V_data_V_dout[31:24]}};
        p_Result_1_4_reg_15497 <= {{weights_V_data_V_dout[39:32]}};
        p_Result_1_5_reg_15502 <= {{weights_V_data_V_dout[47:40]}};
        p_Result_1_6_reg_15507 <= {{weights_V_data_V_dout[55:48]}};
        p_Result_1_7_reg_15512 <= {{weights_V_data_V_dout[63:56]}};
        p_Result_1_8_reg_15517 <= {{weights_V_data_V_dout[71:64]}};
        p_Result_1_9_reg_15522 <= {{weights_V_data_V_dout[79:72]}};
        p_Result_1_s_reg_15527 <= {{weights_V_data_V_dout[87:80]}};
        trunc_ln681_1_reg_15477 <= trunc_ln681_1_fu_4494_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_3781 <= l2_kernel_sums_q0;
        reg_3785 <= l3_outputs_q0;
        reg_3789 <= l2_kernel_sums_q1;
        reg_3793 <= l3_outputs_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        reg_3797 <= l1_stripes_1_0_q0;
        reg_3801 <= l1_stripes_1_1_q0;
        reg_3805 <= l1_stripes_1_2_q0;
        reg_3809 <= l1_stripes_1_3_q0;
        reg_3813 <= l1_stripes_1_4_q0;
        reg_3817 <= l1_stripes_1_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state18)))) begin
        reg_3821 <= grp_fu_3734_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state20)))) begin
        reg_3825 <= grp_fu_3774_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state20))) begin
        sub_ln170_115_reg_18289[11 : 3] <= sub_ln170_115_fu_11567_p2[11 : 3];
        sub_ln170_78_reg_18154[12 : 2] <= sub_ln170_78_fu_10834_p2[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state17))) begin
        tmp_42_reg_17473 <= grp_fu_3678_p8;
        tmp_50_reg_17483 <= tmp_50_fu_8464_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (trunc_ln150_1_reg_15068 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        tmp_43_reg_17478 <= grp_fu_3695_p8;
        tmp_51_reg_17488 <= tmp_51_fu_8482_p8;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state40)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3608_p6 = icmp_ln210_fu_14678_p2;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3608_p6 = l2_read_row_offset_f_reg_3604;
    end
end

always @ (*) begin
    if (((icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_l2_read_row_offset_n_phi_fu_3622_p6 = select_ln214_fu_14696_p3;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_phi_fu_3622_p6 = l2_read_row_offset_n_reg_3618;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_3637_p7 = select_ln160_reg_17059;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_3637_p7 = select_ln160_fu_8363_p3;
    end else begin
        grp_fu_3637_p7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_3654_p7 = select_ln160_reg_17059;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_3654_p7 = select_ln160_fu_8363_p3;
    end else begin
        grp_fu_3654_p7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_3678_p7 = select_ln160_1_reg_17461;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_3678_p7 = select_ln160_1_fu_8454_p3;
    end else begin
        grp_fu_3678_p7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_3695_p7 = select_ln160_1_reg_17461;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_3695_p7 = select_ln160_1_fu_8454_p3;
    end else begin
        grp_fu_3695_p7 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_0_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_0_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_0_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_0_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_0_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_0_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_0_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_0_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_0_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_0_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_0_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_0_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_0_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_0_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd0) & (trunc_ln43_fu_3968_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_1_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_1_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_1_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_1_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_1_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_1_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_1_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_1_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_1_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_1_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_1_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_1_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_1_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_1_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd1) & (trunc_ln43_fu_3968_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_2_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_2_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_2_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_2_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_2_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_2_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_2_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_2_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_2_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_2_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_2_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_2_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_2_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_2_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd2) & (trunc_ln43_fu_3968_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_3_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_3_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_3_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_3_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_3_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_3_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_3_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_3_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_3_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_3_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_3_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_3_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_3_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_3_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd3) & (trunc_ln43_fu_3968_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_4_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_4_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_4_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_4_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_4_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_4_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_4_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_4_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_4_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_4_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_4_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_4_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_4_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_4_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd0) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd4) & (trunc_ln43_fu_3968_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_0_5_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_5_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_0_5_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_5_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_5_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_5_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_5_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_5_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_5_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_5_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_5_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_0_5_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_0_5_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_0_5_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_6_fu_4728_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_4_fu_4402_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_3_fu_4318_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_2_fu_4234_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_5_fu_4486_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_1_fu_3972_p1 == 3'd0) & ~(trunc_ln43_1_fu_3972_p1 == 3'd1) & ~(trunc_ln43_1_fu_3972_p1 == 3'd2) & ~(trunc_ln43_1_fu_3972_p1 == 3'd3) & ~(trunc_ln43_1_fu_3972_p1 == 3'd4) & (trunc_ln43_fu_3968_p1 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_0_address0 = zext_ln95_4_reg_15817;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_0_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_0_address1 = zext_ln95_8_fu_4977_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_0_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_0_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_0_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_0_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_0_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_0_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_0_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_0_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_0_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_0_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_0_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd0) & (trunc_ln43_fu_3968_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_1_address0 = zext_ln95_4_reg_15817;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_1_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_1_address1 = zext_ln95_8_fu_4977_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_1_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_1_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_1_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_1_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_1_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_1_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_1_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_1_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_1_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_1_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_1_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd1) & (trunc_ln43_fu_3968_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_2_address0 = zext_ln95_4_reg_15817;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_2_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_2_address1 = zext_ln95_8_fu_4977_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_2_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_2_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_2_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_2_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_2_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_2_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_2_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_2_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_2_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_2_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_2_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd2) & (trunc_ln43_fu_3968_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_3_address0 = zext_ln95_4_reg_15817;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_3_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_3_address1 = zext_ln95_8_fu_4977_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_3_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_3_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_3_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_3_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_3_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_3_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_3_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_3_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_3_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_3_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_3_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd3) & (trunc_ln43_fu_3968_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_4_address0 = zext_ln95_4_reg_15817;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_4_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_4_address1 = zext_ln95_8_fu_4977_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_4_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_4_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_4_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_4_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_4_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_4_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_4_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_4_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_4_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_4_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_4_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | ((trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | ((trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (trunc_ln43_1_fu_3972_p1 == 3'd4) & (trunc_ln43_fu_3968_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_1_5_address0 = zext_ln95_4_reg_15817;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_5_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_1_5_address1 = zext_ln95_8_fu_4977_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_5_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_5_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_5_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_5_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_5_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_5_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_5_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_5_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_1_5_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_1_5_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_1_5_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_7_fu_4830_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_6_fu_4728_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_4_fu_4402_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_3_fu_4318_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_2_fu_4234_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (trunc_ln43_8_fu_4040_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (trunc_ln43_5_fu_4486_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_1_fu_3972_p1 == 3'd0) & ~(trunc_ln43_1_fu_3972_p1 == 3'd1) & ~(trunc_ln43_1_fu_3972_p1 == 3'd2) & ~(trunc_ln43_1_fu_3972_p1 == 3'd3) & ~(trunc_ln43_1_fu_3972_p1 == 3'd4) & (trunc_ln43_fu_3968_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_0_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_0_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_0_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_0_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_0_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_0_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_0_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_0_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_0_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_0_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_0_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_0_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_0_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_0_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_7_fu_4830_p1 == 2'd0) & ~(trunc_ln43_7_fu_4830_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_6_fu_4728_p1 == 2'd0) & ~(trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_4_fu_4402_p1 == 2'd0) & ~(trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_3_fu_4318_p1 == 2'd0) & ~(trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_2_fu_4234_p1 == 2'd0) & ~(trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_8_fu_4040_p1 == 2'd0) & ~(trunc_ln43_8_fu_4040_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_5_fu_4486_p1 == 2'd0) & ~(trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_fu_3968_p1 == 2'd0) & ~(trunc_ln43_fu_3968_p1 == 2'd1) & (trunc_ln43_1_fu_3972_p1 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_1_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_1_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_1_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_1_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_1_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_1_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_1_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_1_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_1_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_1_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_1_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_1_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_1_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_1_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_7_fu_4830_p1 == 2'd0) & ~(trunc_ln43_7_fu_4830_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_6_fu_4728_p1 == 2'd0) & ~(trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_4_fu_4402_p1 == 2'd0) & ~(trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_3_fu_4318_p1 == 2'd0) & ~(trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_2_fu_4234_p1 == 2'd0) & ~(trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_8_fu_4040_p1 == 2'd0) & ~(trunc_ln43_8_fu_4040_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_5_fu_4486_p1 == 2'd0) & ~(trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_fu_3968_p1 == 2'd0) & ~(trunc_ln43_fu_3968_p1 == 2'd1) & (trunc_ln43_1_fu_3972_p1 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_2_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_2_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_2_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_2_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_2_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_2_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_2_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_2_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_2_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_2_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_2_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_2_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_2_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_2_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_7_fu_4830_p1 == 2'd0) & ~(trunc_ln43_7_fu_4830_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_6_fu_4728_p1 == 2'd0) & ~(trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_4_fu_4402_p1 == 2'd0) & ~(trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_3_fu_4318_p1 == 2'd0) & ~(trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_2_fu_4234_p1 == 2'd0) & ~(trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_8_fu_4040_p1 == 2'd0) & ~(trunc_ln43_8_fu_4040_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_5_fu_4486_p1 == 2'd0) & ~(trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_fu_3968_p1 == 2'd0) & ~(trunc_ln43_fu_3968_p1 == 2'd1) & (trunc_ln43_1_fu_3972_p1 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_3_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_3_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_3_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_3_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_3_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_3_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_3_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_3_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_3_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_3_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_3_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_3_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_3_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_3_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_7_fu_4830_p1 == 2'd0) & ~(trunc_ln43_7_fu_4830_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_6_fu_4728_p1 == 2'd0) & ~(trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_4_fu_4402_p1 == 2'd0) & ~(trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_3_fu_4318_p1 == 2'd0) & ~(trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_2_fu_4234_p1 == 2'd0) & ~(trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_8_fu_4040_p1 == 2'd0) & ~(trunc_ln43_8_fu_4040_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_5_fu_4486_p1 == 2'd0) & ~(trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_fu_3968_p1 == 2'd0) & ~(trunc_ln43_fu_3968_p1 == 2'd1) & (trunc_ln43_1_fu_3972_p1 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_4_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_4_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_4_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_4_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_4_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_4_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_4_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_4_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_4_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_4_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_4_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_4_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_4_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_4_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_7_fu_4830_p1 == 2'd0) & ~(trunc_ln43_7_fu_4830_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_6_fu_4728_p1 == 2'd0) & ~(trunc_ln43_6_fu_4728_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_4_fu_4402_p1 == 2'd0) & ~(trunc_ln43_4_fu_4402_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_3_fu_4318_p1 == 2'd0) & ~(trunc_ln43_3_fu_4318_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_2_fu_4234_p1 == 2'd0) & ~(trunc_ln43_2_fu_4234_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_8_fu_4040_p1 == 2'd0) & ~(trunc_ln43_8_fu_4040_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_5_fu_4486_p1 == 2'd0) & ~(trunc_ln43_5_fu_4486_p1 == 2'd1) & (trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_fu_3968_p1 == 2'd0) & ~(trunc_ln43_fu_3968_p1 == 2'd1) & (trunc_ln43_1_fu_3972_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        l1_stripes_2_5_address0 = zext_ln95_8_reg_15887;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_5_address0 = zext_ln95_fu_4927_p1;
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        l1_stripes_2_5_address1 = zext_ln95_4_fu_4955_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_5_address1 = zext_ln43_6_fu_4808_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_5_address1 = zext_ln43_5_fu_4706_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_5_address1 = zext_ln43_4_fu_4464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_5_address1 = zext_ln43_3_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_5_address1 = zext_ln43_2_fu_4296_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_5_address1 = zext_ln43_1_fu_4212_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_5_address1 = zext_ln43_7_fu_4018_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_5_address1 = zext_ln43_fu_3942_p1;
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15252[55:48]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15252[47:40]}};
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15252[39:32]}};
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15252[31:24]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15252[23:16]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l1_stripes_2_5_d1 = {{tmp_data_V_1_reg_15252[15:8]}};
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l1_stripes_2_5_d1 = p_Result_7_reg_15633;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l1_stripes_2_5_d1 = trunc_ln681_fu_3920_p1;
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln43_7_fu_4830_p1 == 2'd0) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_7_fu_4830_p1 == 2'd1) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | (~(trunc_ln43_6_fu_4728_p1 == 2'd0) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_6_fu_4728_p1 == 2'd1) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state8)) | (~(trunc_ln43_4_fu_4402_p1 == 2'd0) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_4_fu_4402_p1 == 2'd1) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state6)) | (~(trunc_ln43_3_fu_4318_p1 == 2'd0) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_3_fu_4318_p1 == 2'd1) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln43_2_fu_4234_p1 == 2'd0) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_2_fu_4234_p1 == 2'd1) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | (~(trunc_ln43_8_fu_4040_p1 == 2'd0) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_8_fu_4040_p1 == 2'd1) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & ~(trunc_ln43_5_fu_4486_p1 == 2'd0) & ~(trunc_ln43_1_reg_15272 == 3'd0) & ~(trunc_ln43_1_reg_15272 == 3'd1) & ~(trunc_ln43_1_reg_15272 == 3'd2) & ~(trunc_ln43_1_reg_15272 == 3'd3) & ~(trunc_ln43_5_fu_4486_p1 == 2'd1) & ~(trunc_ln43_1_reg_15272 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & ~(trunc_ln43_fu_3968_p1 == 2'd0) & ~(trunc_ln43_1_fu_3972_p1 == 3'd0) & ~(trunc_ln43_1_fu_3972_p1 == 3'd1) & ~(trunc_ln43_1_fu_3972_p1 == 3'd2) & ~(trunc_ln43_1_fu_3972_p1 == 3'd3) & ~(trunc_ln43_1_fu_3972_p1 == 3'd4) & ~(trunc_ln43_fu_3968_p1 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln36_reg_15056 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24))) begin
        l2_kernel_sums_address0 = 3'd7;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23))) begin
        l2_kernel_sums_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l2_kernel_sums_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22))) begin
        l2_kernel_sums_address0 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
        l2_kernel_sums_address0 = 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l2_kernel_sums_address0 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state21))) begin
        l2_kernel_sums_address0 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state25))) begin
        l2_kernel_sums_address0 = 3'd0;
    end else begin
        l2_kernel_sums_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25))) begin
        l2_kernel_sums_address1 = 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        l2_kernel_sums_address1 = 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state23))) begin
        l2_kernel_sums_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state26))) begin
        l2_kernel_sums_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
        l2_kernel_sums_address1 = 3'd7;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        l2_kernel_sums_address1 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l2_kernel_sums_address1 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24))) begin
        l2_kernel_sums_address1 = 3'd4;
    end else begin
        l2_kernel_sums_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        l2_kernel_sums_ce0 = 1'b1;
    end else begin
        l2_kernel_sums_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        l2_kernel_sums_ce1 = 1'b1;
    end else begin
        l2_kernel_sums_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        l2_kernel_sums_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        l2_kernel_sums_d0 = add_ln170_145_reg_18654;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        l2_kernel_sums_d0 = add_ln170_130_reg_18618;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        l2_kernel_sums_d0 = add_ln170_85_fu_14026_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        l2_kernel_sums_d0 = add_ln170_67_fu_13584_p2;
    end else begin
        l2_kernel_sums_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26))) begin
        l2_kernel_sums_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        l2_kernel_sums_d1 = add_ln170_144_reg_18626;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        l2_kernel_sums_d1 = add_ln170_112_reg_18646;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        l2_kernel_sums_d1 = add_ln170_103_fu_14148_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        l2_kernel_sums_d1 = add_ln170_48_fu_14008_p2;
    end else begin
        l2_kernel_sums_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)))) begin
        l2_kernel_sums_we0 = 1'b1;
    end else begin
        l2_kernel_sums_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == ap_ce) & (trunc_ln150_1_reg_15068 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)))) begin
        l2_kernel_sums_we1 = 1'b1;
    end else begin
        l2_kernel_sums_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_0_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_0_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_0_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_0_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd0))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_1_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_1_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_1_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_1_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd1))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_2_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_2_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_2_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_2_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd2))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_3_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_3_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_3_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_3_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd3))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_4_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_4_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_4_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_4_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd4))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_0_5_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_5_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_0_5_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_0_5_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln122_fu_8033_p1 == 3'd0) & ~(trunc_ln122_fu_8033_p1 == 3'd1) & ~(trunc_ln122_fu_8033_p1 == 3'd2) & ~(trunc_ln122_fu_8033_p1 == 3'd3) & ~(trunc_ln122_fu_8033_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_0_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_0_address0 = zext_ln170_reg_16826;
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_0_address1 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_0_address1 = l2_stripes_1_0_addr_reg_16766;
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln122_reg_16762 == 3'd0))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_1_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_1_address0 = zext_ln170_reg_16826;
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_1_address1 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_1_address1 = l2_stripes_1_1_addr_reg_16771;
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln122_reg_16762 == 3'd1))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_2_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_2_address0 = zext_ln170_reg_16826;
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_2_address1 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_2_address1 = l2_stripes_1_2_addr_reg_16776;
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln122_reg_16762 == 3'd2))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_3_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_3_address0 = zext_ln170_reg_16826;
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_3_address1 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_3_address1 = l2_stripes_1_3_addr_reg_16781;
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln122_reg_16762 == 3'd3))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_4_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_4_address0 = zext_ln170_reg_16826;
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_4_address1 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_4_address1 = l2_stripes_1_4_addr_reg_16786;
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (trunc_ln122_reg_16762 == 3'd4))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        l2_stripes_1_5_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_5_address0 = zext_ln170_reg_16826;
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_1_5_address1 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_1_5_address1 = l2_stripes_1_5_addr_reg_16791;
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln122_reg_16762 == 3'd0) & ~(trunc_ln122_reg_16762 == 3'd1) & ~(trunc_ln122_reg_16762 == 3'd2) & ~(trunc_ln122_reg_16762 == 3'd3) & ~(trunc_ln122_reg_16762 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_0_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_0_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_0_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_2_0_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd0))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_1_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_1_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_1_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_2_1_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd1))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_2_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_2_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_2_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_2_2_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd2))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_3_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_3_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_3_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_2_3_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd3))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_4_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_4_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_4_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_2_4_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd4))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_2_5_address0 = zext_ln170_18_reg_16926;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_5_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_2_5_address1 = zext_ln170_35_fu_8276_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_2_5_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln122_fu_8033_p1 == 3'd0) & ~(trunc_ln122_fu_8033_p1 == 3'd1) & ~(trunc_ln122_fu_8033_p1 == 3'd2) & ~(trunc_ln122_fu_8033_p1 == 3'd3) & ~(trunc_ln122_fu_8033_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_0_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_0_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_0_address1 = zext_ln170_18_fu_8260_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_3_0_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd0))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_1_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_1_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_1_address1 = zext_ln170_18_fu_8260_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_3_1_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd1))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_2_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_2_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_2_address1 = zext_ln170_18_fu_8260_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_3_2_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd2))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_3_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_3_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_3_address1 = zext_ln170_18_fu_8260_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_3_3_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd3))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_4_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_4_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_4_address1 = zext_ln170_18_fu_8260_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_3_4_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15) & (trunc_ln122_fu_8033_p1 == 3'd4))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        l2_stripes_3_5_address0 = zext_ln170_35_reg_16978;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_5_address0 = zext_ln170_fu_8232_p1;
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        l2_stripes_3_5_address1 = zext_ln170_18_fu_8260_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l2_stripes_3_5_address1 = zext_ln122_fu_8005_p1;
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln122_fu_8033_p1 == 3'd0) & ~(trunc_ln122_fu_8033_p1 == 3'd1) & ~(trunc_ln122_fu_8033_p1 == 3'd2) & ~(trunc_ln122_fu_8033_p1 == 3'd3) & ~(trunc_ln122_fu_8033_p1 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln118_reg_15933 == 1'd1) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        l3_outputs_address0 = 4'd14;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        l3_outputs_address0 = 4'd12;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        l3_outputs_address0 = 4'd10;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        l3_outputs_address0 = 4'd8;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        l3_outputs_address0 = 4'd6;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        l3_outputs_address0 = 4'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        l3_outputs_address0 = 4'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        l3_outputs_address0 = 4'd0;
    end else begin
        l3_outputs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31))) begin
        l3_outputs_address1 = 4'd6;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29))) begin
        l3_outputs_address1 = 4'd4;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state35))) begin
        l3_outputs_address1 = 4'd2;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state25))) begin
        l3_outputs_address1 = 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15))) begin
        l3_outputs_address1 = 4'd14;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13))) begin
        l3_outputs_address1 = 4'd12;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state11))) begin
        l3_outputs_address1 = 4'd10;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state16))) begin
        l3_outputs_address1 = 4'd15;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state14))) begin
        l3_outputs_address1 = 4'd13;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        l3_outputs_address1 = 4'd11;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state18))) begin
        l3_outputs_address1 = 4'd9;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state40))) begin
        l3_outputs_address1 = 4'd7;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30))) begin
        l3_outputs_address1 = 4'd5;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state17))) begin
        l3_outputs_address1 = 4'd8;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state28))) begin
        l3_outputs_address1 = 4'd3;
    end else if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26))) begin
        l3_outputs_address1 = 4'd1;
    end else begin
        l3_outputs_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        l3_outputs_ce0 = 1'b1;
    end else begin
        l3_outputs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)) | (~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7)) | (~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        l3_outputs_ce1 = 1'b1;
    end else begin
        l3_outputs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        l3_outputs_d1 = add_ln191_7_reg_18752;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        l3_outputs_d1 = add_ln191_6_reg_18747;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        l3_outputs_d1 = add_ln191_5_reg_18731;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        l3_outputs_d1 = add_ln191_4_reg_18725;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        l3_outputs_d1 = add_ln191_3_reg_18719;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        l3_outputs_d1 = add_ln191_2_reg_18698;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        l3_outputs_d1 = add_ln191_1_reg_18692;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        l3_outputs_d1 = add_ln191_fu_14338_p2;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17))) begin
        l3_outputs_d1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        l3_outputs_d1 = add_ln191_15_reg_16304;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        l3_outputs_d1 = add_ln191_14_reg_16298;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        l3_outputs_d1 = add_ln191_13_reg_15943;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        l3_outputs_d1 = add_ln191_12_reg_15937;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        l3_outputs_d1 = add_ln191_11_reg_15321;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        l3_outputs_d1 = add_ln191_10_reg_15315;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        l3_outputs_d1 = add_ln191_9_reg_15661;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        l3_outputs_d1 = add_ln191_8_reg_15655;
    end else begin
        l3_outputs_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state30)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state29)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state28)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state32)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state26)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state16)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_ce) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (icmp_ln196_fu_8548_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state18)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state39)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state33)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state40)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state24)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state22)) | ((1'b1 == ap_ce) & (icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state21)) | ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27)))) begin
        l3_outputs_we1 = 1'b1;
    end else begin
        l3_outputs_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state27))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (ap_predicate_op3143_write_state27 == 1'b1) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_data_V_blk_n = weights_V_data_V_empty_n;
    end else begin
        weights_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_data_V_read = 1'b1;
    end else begin
        weights_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_keep_V_blk_n = weights_V_keep_V_empty_n;
    end else begin
        weights_V_keep_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_keep_V_read = 1'b1;
    end else begin
        weights_V_keep_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_last_V_blk_n = weights_V_last_V_empty_n;
    end else begin
        weights_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_last_V_read = 1'b1;
    end else begin
        weights_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_strb_V_blk_n = weights_V_strb_V_empty_n;
    end else begin
        weights_V_strb_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state7))) begin
        weights_V_strb_V_read = 1'b1;
    end else begin
        weights_V_strb_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_ce) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0)) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_ce) & (1'b0 == ap_block_state27_io) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_10_fu_7717_p2 = ($signed(add_ln107_3_fu_7708_p2) + $signed(sext_ln107_2_fu_7714_p1));

assign add_ln107_11_fu_7727_p2 = ($signed(add_ln107_2_fu_7702_p2) + $signed(sext_ln107_3_fu_7723_p1));

assign add_ln107_12_fu_5786_p2 = ($signed(sext_ln95_34_fu_5591_p1) + $signed(grp_fu_14855_p3));

assign add_ln107_13_fu_7362_p2 = ($signed(sext_ln95_50_fu_6957_p1) + $signed(sext_ln95_27_fu_6434_p1));

assign add_ln107_14_fu_7368_p2 = ($signed(sext_ln107_5_fu_7359_p1) + $signed(add_ln107_13_fu_7362_p2));

assign add_ln107_15_fu_7378_p2 = ($signed(sub_ln95_76_fu_7338_p2) + $signed(sext_ln95_42_fu_6760_p1));

assign add_ln107_16_fu_7388_p2 = (zext_ln95_97_fu_6823_p1 + zext_ln95_63_fu_6438_p1);

assign add_ln107_17_fu_7398_p2 = ($signed(sext_ln95_57_fu_7179_p1) + $signed(zext_ln107_fu_7394_p1));

assign add_ln107_18_fu_7408_p2 = ($signed(sext_ln107_7_fu_7384_p1) + $signed(sext_ln107_8_fu_7404_p1));

assign add_ln107_19_fu_7418_p2 = ($signed(sext_ln107_6_fu_7374_p1) + $signed(sext_ln107_9_fu_7414_p1));

assign add_ln107_1_fu_7348_p2 = (sub_ln95_72_fu_6278_p2 + zext_ln95_113_fu_7035_p1);

assign add_ln107_20_fu_7898_p2 = (zext_ln95_135_fu_7878_p1 + sub_ln95_59_reg_16712);

assign add_ln107_21_fu_7424_p2 = (sub_ln95_66_fu_7291_p2 + zext_ln95_115_fu_7059_p1);

assign add_ln107_22_fu_7906_p2 = ($signed(add_ln107_20_fu_7898_p2) + $signed(sext_ln107_12_fu_7903_p1));

assign add_ln107_23_fu_7733_p2 = ($signed(sext_ln95_69_fu_7685_p1) + $signed(sext_ln95_44_fu_7597_p1));

assign add_ln107_24_fu_7430_p2 = (zext_ln95_132_fu_7318_p1 + zext_ln95_111_fu_7019_p1);

assign add_ln107_25_fu_7742_p2 = (add_ln107_23_fu_7733_p2 + zext_ln107_1_fu_7739_p1);

assign add_ln107_26_fu_7748_p2 = ($signed(zext_ln95_119_fu_7642_p1) + $signed(sext_ln95_31_fu_7550_p1));

assign add_ln107_27_fu_7436_p2 = ($signed(sext_ln95_49_fu_6921_p1) + $signed(zext_ln95_87_fu_6725_p1));

assign add_ln107_28_fu_7757_p2 = ($signed(add_ln107_26_fu_7748_p2) + $signed(sext_ln107_16_fu_7754_p1));

assign add_ln107_29_fu_7767_p2 = (zext_ln95_100_fu_7601_p1 + sub_ln95_43_reg_16592);

assign add_ln107_2_fu_7702_p2 = ($signed(sext_ln107_fu_7695_p1) + $signed(sext_ln107_1_fu_7699_p1));

assign add_ln107_31_fu_7442_p2 = ($signed(zext_ln95_112_fu_7031_p1) + $signed(grp_fu_14890_p3));

assign add_ln107_32_fu_7775_p2 = ($signed(add_ln107_29_fu_7767_p2) + $signed(sext_ln107_18_fu_7772_p1));

assign add_ln107_33_fu_7785_p2 = ($signed(sext_ln107_17_fu_7763_p1) + $signed(sext_ln107_19_fu_7781_p1));

assign add_ln107_34_fu_7447_p2 = (sub_ln95_14_fu_6030_p2 + sub_ln95_23_fu_6224_p2);

assign add_ln107_35_fu_7453_p2 = (sub_ln95_56_fu_6992_p2 + zext_ln95_61_fu_6420_p1);

assign add_ln107_36_fu_7459_p2 = (zext_ln95_75_fu_6580_p1 + add_ln107_35_fu_7453_p2);

assign add_ln107_37_fu_7801_p2 = ($signed(sext_ln107_21_fu_7795_p1) + $signed(sext_ln107_22_fu_7798_p1));

assign add_ln107_39_fu_7468_p2 = (zext_ln95_117_fu_7107_p1 + zext_ln95_97_fu_6823_p1);

assign add_ln107_3_fu_7708_p2 = ($signed(sext_ln95_36_fu_7553_p1) + $signed(sext_ln95_12_fu_7547_p1));

assign add_ln107_41_fu_7481_p2 = ($signed(sext_ln107_24_fu_7465_p1) + $signed(zext_ln107_3_fu_7478_p1));

assign add_ln107_42_fu_7814_p2 = ($signed(sext_ln107_23_fu_7807_p1) + $signed(sext_ln107_25_fu_7811_p1));

assign add_ln107_43_fu_7487_p2 = (zext_ln95_106_fu_6911_p1 + sub_ln95_61_fu_7142_p2);

assign add_ln107_44_fu_7833_p2 = ($signed(sub_ln95_67_fu_7663_p2) + $signed(sext_ln107_28_fu_7830_p1));

assign add_ln107_45_fu_7493_p2 = ($signed(sext_ln95_5_fu_5896_p1) + $signed(sext_ln95_11_fu_6053_p1));

assign add_ln107_46_fu_7846_p2 = ($signed(sub_ln95_46_fu_7583_p2) + $signed(sext_ln107_30_fu_7843_p1));

assign add_ln107_47_fu_7856_p2 = ($signed(sext_ln107_29_fu_7839_p1) + $signed(sext_ln107_31_fu_7852_p1));

assign add_ln107_48_fu_7499_p2 = ($signed(sext_ln95_63_fu_7242_p1) + $signed(sext_ln95_22_fu_6247_p1));

assign add_ln107_49_fu_7505_p2 = ($signed(sext_ln95_43_fu_6819_p1) + $signed(add_ln107_48_fu_7499_p2));

assign add_ln107_4_fu_7888_p2 = ($signed(sext_ln107_4_fu_7882_p1) + $signed(sext_ln107_10_fu_7885_p1));

assign add_ln107_50_fu_7515_p2 = ($signed(sext_ln95_68_fu_7344_p1) + $signed(sext_ln95_53_fu_7004_p1));

assign add_ln107_51_fu_7521_p2 = (zext_ln95_73_fu_6577_p1 + zext_ln95_132_fu_7318_p1);

assign add_ln107_52_fu_7531_p2 = (add_ln107_50_fu_7515_p2 + zext_ln107_4_fu_7527_p1);

assign add_ln107_53_fu_7541_p2 = ($signed(sext_ln107_32_fu_7511_p1) + $signed(sext_ln107_33_fu_7537_p1));

assign add_ln107_5_fu_7919_p2 = ($signed(sext_ln107_13_fu_7912_p1) + $signed(sext_ln107_14_fu_7916_p1));

assign add_ln107_6_fu_7824_p2 = ($signed(sext_ln107_20_fu_7791_p1) + $signed(sext_ln107_26_fu_7820_p1));

assign add_ln107_7_fu_7865_p2 = ($signed(add_ln107_47_fu_7856_p2) + $signed(sext_ln107_34_fu_7862_p1));

assign add_ln107_9_fu_7354_p2 = ($signed(zext_ln95_114_fu_7047_p1) + $signed(grp_fu_14872_p3));

assign add_ln107_fu_7689_p2 = ($signed(sext_ln95_65_fu_7660_p1) + $signed(sub_ln95_68_fu_7671_p2));

assign add_ln126_fu_8105_p2 = (l2_write_col_offset_s_reg_16757 + 16'd1);

assign add_ln130_fu_8116_p2 = (l2_write_row_offset_2_reg_15713 + 8'd1);

assign add_ln137_fu_8150_p2 = (l1_read_col_offset_l_reg_15722 + 16'd2);

assign add_ln141_fu_8167_p2 = (l1_read_row_offset_l_1_reg_15701 + 8'd2);

assign add_ln159_1_fu_8424_p2 = (select_ln159_fu_8416_p3 + l2_read_row_offset);

assign add_ln159_2_fu_8516_p2 = (l2_read_row_offset + zext_ln159_3_fu_8508_p1);

assign add_ln159_fu_8339_p2 = (l2_read_row_offset + zext_ln159_1_fu_8327_p1);

assign add_ln160_1_fu_8448_p2 = (3'd2 + add_ln162_1_fu_8442_p2);

assign add_ln160_2_fu_8534_p2 = (3'd2 + add_ln162_2_fu_8528_p2);

assign add_ln160_fu_8357_p2 = (3'd2 + add_ln162_fu_8351_p2);

assign add_ln162_1_fu_8442_p2 = (add_ln162_3_fu_8436_p2 + zext_ln159_2_fu_8335_p1);

assign add_ln162_2_fu_8528_p2 = (zext_ln159_4_fu_8512_p1 + trunc_ln159_fu_8331_p1);

assign add_ln162_3_fu_8436_p2 = (3'd1 + trunc_ln159_fu_8331_p1);

assign add_ln162_fu_8351_p2 = (zext_ln159_2_fu_8335_p1 + trunc_ln159_fu_8331_p1);

assign add_ln170_100_fu_12303_p2 = ($signed(sext_ln170_219_fu_12299_p1) + $signed(sext_ln170_80_fu_10577_p1));

assign add_ln170_101_fu_12309_p2 = ($signed(add_ln170_100_fu_12303_p2) + $signed(sext_ln170_218_fu_12289_p1));

assign add_ln170_102_fu_13678_p2 = ($signed(sext_ln170_220_fu_13675_p1) + $signed(sext_ln170_217_fu_13671_p1));

assign add_ln170_103_fu_14148_p2 = ($signed(sext_ln170_221_fu_14145_p1) + $signed(add_ln170_93_fu_14140_p2));

assign add_ln170_104_fu_12336_p2 = ($signed(sext_ln170_163_fu_11783_p1) + $signed(sext_ln170_171_fu_11898_p1));

assign add_ln170_105_fu_14065_p2 = ($signed(sext_ln170_141_fu_13955_p1) + $signed(sext_ln170_132_fu_13942_p1));

assign add_ln170_106_fu_14071_p2 = ($signed(add_ln170_105_fu_14065_p2) + $signed(sext_ln170_151_fu_13977_p1));

assign add_ln170_107_fu_14161_p2 = ($signed(sext_ln170_223_fu_14158_p1) + $signed(sext_ln170_222_fu_14155_p1));

assign add_ln170_108_fu_13684_p2 = ($signed(sext_ln170_103_fu_12787_p1) + $signed(sub_ln170_77_fu_12755_p2));

assign add_ln170_109_fu_12342_p2 = ($signed(sext_ln170_113_fu_11064_p1) + $signed(zext_ln170_212_fu_12332_p1));

assign add_ln170_10_fu_10608_p2 = ($signed(sext_ln170_18_fu_9493_p1) + $signed(sext_ln170_29_fu_9659_p1));

assign add_ln170_111_fu_14174_p2 = ($signed(sext_ln170_226_fu_14171_p1) + $signed(add_ln170_108_reg_18529));

assign add_ln170_112_fu_14179_p2 = ($signed(add_ln170_111_fu_14174_p2) + $signed(sext_ln170_224_fu_14167_p1));

assign add_ln170_113_fu_13693_p2 = (l2_kernel_sums_load_5_reg_15402 + zext_ln170_186_fu_13353_p1);

assign add_ln170_114_fu_13698_p2 = ($signed(sext_ln170_172_fu_13427_p1) + $signed(sext_ln170_153_fu_13276_p1));

assign add_ln170_115_fu_13708_p2 = ($signed(sext_ln170_228_fu_13704_p1) + $signed(add_ln170_113_fu_13693_p2));

assign add_ln170_116_fu_13714_p2 = ($signed(sext_ln170_144_fu_13167_p1) + $signed(sext_ln170_134_fu_12975_p1));

assign add_ln170_117_fu_12375_p2 = ($signed(sext_ln170_95_fu_10816_p1) + $signed(sext_ln170_122_fu_11272_p1));

assign add_ln170_118_fu_13727_p2 = ($signed(sext_ln170_230_fu_13724_p1) + $signed(sext_ln170_104_fu_12791_p1));

assign add_ln170_119_fu_13737_p2 = ($signed(sext_ln170_231_fu_13733_p1) + $signed(sext_ln170_229_fu_13720_p1));

assign add_ln170_11_fu_12738_p2 = ($signed(sext_ln170_83_fu_12735_p1) + $signed(add_ln170_9_reg_17957));

assign add_ln170_120_fu_14080_p2 = ($signed(sext_ln170_232_fu_14077_p1) + $signed(add_ln170_115_reg_18539));

assign add_ln170_122_fu_12381_p2 = ($signed(sext_ln170_19_fu_9510_p1) + $signed(sext_ln170_51_fu_10028_p1));

assign add_ln170_123_fu_12387_p2 = ($signed(add_ln170_122_fu_12381_p2) + $signed(sext_ln170_30_fu_9676_p1));

assign add_ln170_124_fu_14091_p2 = ($signed(sext_ln170_234_fu_14088_p1) + $signed(sext_ln170_233_fu_14085_p1));

assign add_ln170_125_fu_13743_p2 = ($signed(sext_ln170_43_fu_12626_p1) + $signed(sext_ln170_62_fu_12725_p1));

assign add_ln170_126_fu_12393_p2 = ($signed(sext_ln170_71_fu_10388_p1) + $signed(sext_ln170_227_fu_12371_p1));

assign add_ln170_127_fu_12399_p2 = ($signed(add_ln170_126_fu_12393_p2) + $signed(sext_ln170_88_fu_10663_p1));

assign add_ln170_128_fu_13756_p2 = ($signed(sext_ln170_237_fu_13753_p1) + $signed(sext_ln170_236_fu_13749_p1));

assign add_ln170_129_fu_14104_p2 = ($signed(sext_ln170_238_fu_14101_p1) + $signed(sext_ln170_235_fu_14097_p1));

assign add_ln170_12_fu_10614_p2 = ($signed(sext_ln170_41_fu_9859_p1) + $signed(sext_ln170_50_fu_10007_p1));

assign add_ln170_130_fu_14114_p2 = ($signed(sext_ln170_239_fu_14110_p1) + $signed(add_ln170_120_fu_14080_p2));

assign add_ln170_131_fu_13762_p2 = ($signed(l2_kernel_sums_load_6_reg_15437) + $signed(sext_ln170_165_fu_13378_p1));

assign add_ln170_132_fu_13767_p2 = ($signed(zext_ln170_199_fu_13458_p1) + $signed(sext_ln170_154_fu_13297_p1));

assign add_ln170_133_fu_13777_p2 = ($signed(sext_ln170_242_fu_13773_p1) + $signed(add_ln170_131_fu_13762_p2));

assign add_ln170_134_fu_13783_p2 = ($signed(sext_ln170_146_fu_13181_p1) + $signed(sext_ln170_135_fu_12986_p1));

assign add_ln170_135_fu_13793_p2 = ($signed(sext_ln170_96_fu_12766_p1) + $signed(sext_ln170_123_fu_12842_p1));

assign add_ln170_136_fu_13803_p2 = ($signed(sext_ln170_244_fu_13799_p1) + $signed(sext_ln170_105_fu_12794_p1));

assign add_ln170_137_fu_13809_p2 = ($signed(add_ln170_136_fu_13803_p2) + $signed(sext_ln170_243_fu_13789_p1));

assign add_ln170_138_fu_14123_p2 = ($signed(sext_ln170_245_fu_14120_p1) + $signed(add_ln170_133_reg_18559));

assign add_ln170_139_fu_12457_p2 = ($signed(sext_ln170_114_fu_11075_p1) + $signed(select_ln170_6_fu_9277_p3));

assign add_ln170_13_fu_10624_p2 = ($signed(sext_ln170_69_fu_10357_p1) + $signed(sext_ln170_82_fu_10604_p1));

assign add_ln170_140_fu_12467_p2 = ($signed(sext_ln170_21_fu_9531_p1) + $signed(zext_ln170_58_fu_10032_p1));

assign add_ln170_141_fu_12473_p2 = ($signed(add_ln170_140_fu_12467_p2) + $signed(sext_ln170_31_fu_9697_p1));

assign add_ln170_142_fu_12483_p2 = ($signed(sext_ln170_247_fu_12479_p1) + $signed(sext_ln170_246_fu_12463_p1));

assign add_ln170_144_fu_14131_p2 = ($signed(sext_ln170_251_fu_14128_p1) + $signed(add_ln170_138_fu_14123_p2));

assign add_ln170_145_fu_14209_p2 = ($signed(sext_ln170_263_fu_14206_p1) + $signed(add_ln170_157_fu_14201_p2));

assign add_ln170_146_fu_12489_p2 = ($signed(sext_ln170_72_fu_10410_p1) + $signed(sext_ln170_241_fu_12453_p1));

assign add_ln170_147_fu_12495_p2 = ($signed(add_ln170_146_fu_12489_p2) + $signed(sext_ln170_89_fu_10680_p1));

assign add_ln170_148_fu_13824_p2 = ($signed(sext_ln170_250_fu_13821_p1) + $signed(sext_ln170_249_fu_13818_p1));

assign add_ln170_149_fu_13830_p2 = ($signed(add_ln170_148_fu_13824_p2) + $signed(sext_ln170_248_fu_13815_p1));

assign add_ln170_14_fu_10634_p2 = ($signed(sext_ln170_85_fu_10630_p1) + $signed(sext_ln170_60_fu_10219_p1));

assign add_ln170_150_fu_13836_p2 = ($signed(l2_kernel_sums_load_7_reg_15442) + $signed(sext_ln170_166_fu_13382_p1));

assign add_ln170_151_fu_13841_p2 = ($signed(sext_ln170_173_fu_13493_p1) + $signed(sext_ln170_155_fu_13318_p1));

assign add_ln170_152_fu_13851_p2 = ($signed(sext_ln170_253_fu_13847_p1) + $signed(add_ln170_150_fu_13836_p2));

assign add_ln170_154_fu_13857_p2 = ($signed(sext_ln170_97_fu_12770_p1) + $signed(sext_ln170_124_fu_12845_p1));

assign add_ln170_155_fu_13863_p2 = ($signed(add_ln170_154_fu_13857_p2) + $signed(sext_ln170_106_fu_12824_p1));

assign add_ln170_156_fu_14191_p2 = ($signed(sext_ln170_255_fu_14188_p1) + $signed(sext_ln170_254_fu_14185_p1));

assign add_ln170_157_fu_14201_p2 = ($signed(sext_ln170_256_fu_14197_p1) + $signed(add_ln170_152_reg_18574));

assign add_ln170_158_fu_12540_p2 = ($signed(sext_ln170_115_fu_11096_p1) + $signed(sext_ln170_9_fu_9316_p1));

assign add_ln170_159_fu_12546_p2 = ($signed(sext_ln170_22_fu_9552_p1) + $signed(sext_ln170_53_fu_10058_p1));

assign add_ln170_15_fu_10640_p2 = ($signed(add_ln170_14_fu_10634_p2) + $signed(sext_ln170_84_fu_10620_p1));

assign add_ln170_160_fu_13875_p2 = ($signed(sext_ln170_258_fu_13872_p1) + $signed(sext_ln170_34_fu_12592_p1));

assign add_ln170_161_fu_13881_p2 = ($signed(add_ln170_160_fu_13875_p2) + $signed(sext_ln170_257_fu_13869_p1));

assign add_ln170_162_fu_12552_p2 = ($signed(sext_ln170_44_fu_9876_p1) + $signed(select_ln170_45_fu_10240_p3));

assign add_ln170_163_fu_12558_p2 = ($signed(sext_ln170_73_fu_10426_p1) + $signed(sext_ln170_252_fu_12536_p1));

assign add_ln170_164_fu_12564_p2 = ($signed(add_ln170_163_fu_12558_p2) + $signed(sext_ln170_91_fu_10711_p1));

assign add_ln170_165_fu_13897_p2 = ($signed(sext_ln170_261_fu_13894_p1) + $signed(sext_ln170_260_fu_13891_p1));

assign add_ln170_166_fu_13907_p2 = ($signed(sext_ln170_262_fu_13903_p1) + $signed(sext_ln170_259_fu_13887_p1));

assign add_ln170_16_fu_12746_p2 = ($signed(sext_ln170_86_fu_12743_p1) + $signed(add_ln170_11_fu_12738_p2));

assign add_ln170_17_fu_10726_p2 = (zext_ln170_91_fu_10722_p1 + zext_ln170_90_reg_17962);

assign add_ln170_18_fu_10782_p2 = (zext_ln170_91_fu_10722_p1 + zext_ln170_95_fu_10778_p1);

assign add_ln170_19_fu_10887_p2 = (zext_ln170_104_fu_10857_p1 + zext_ln170_105_fu_10884_p1);

assign add_ln170_1_fu_9432_p2 = (zext_ln170_21_fu_9428_p1 + zext_ln170_20_fu_9393_p1);

assign add_ln170_20_fu_11114_p2 = (zext_ln170_121_fu_11110_p1 + zext_ln170_120_fu_11100_p1);

assign add_ln170_21_fu_11193_p2 = (zext_ln170_125_fu_11179_p1 + zext_ln170_121_fu_11110_p1);

assign add_ln170_22_fu_11353_p2 = (zext_ln170_135_fu_11349_p1 + zext_ln170_133_fu_11327_p1);

assign add_ln170_23_fu_12904_p2 = (zext_ln170_134_fu_12869_p1 + zext_ln170_132_fu_12854_p1);

assign add_ln170_24_fu_13024_p2 = (zext_ln170_145_fu_13020_p1 + zext_ln170_143_fu_12993_p1);

assign add_ln170_25_fu_11448_p2 = (zext_ln170_148_fu_11444_p1 + zext_ln170_147_fu_11432_p1);

assign add_ln170_26_fu_13082_p2 = (zext_ln170_154_fu_13079_p1 + zext_ln170_148_reg_18259);

assign add_ln170_27_fu_13199_p2 = (zext_ln170_164_fu_13195_p1 + zext_ln170_163_reg_18284);

assign add_ln170_28_fu_13340_p2 = (zext_ln170_185_fu_13337_p1 + zext_ln170_184_fu_13333_p1);

assign add_ln170_29_fu_13445_p2 = (zext_ln170_198_fu_13441_p1 + zext_ln170_197_fu_13431_p1);

assign add_ln170_2_fu_8254_p2 = (17'd1 + zext_ln159_fu_8228_p1);

assign add_ln170_30_fu_11942_p2 = (l2_kernel_sums_load_reg_15276 + zext_ln170_204_fu_11938_p1);

assign add_ln170_31_fu_9076_p2 = (select_ln170_fu_8696_p3 + select_ln170_16_fu_8774_p3);

assign add_ln170_32_fu_11950_p2 = ($signed(sext_ln170_174_fu_11947_p1) + $signed(zext_ln170_203_fu_11927_p1));

assign add_ln170_33_fu_11960_p2 = ($signed(sext_ln170_175_fu_11956_p1) + $signed(add_ln170_30_fu_11942_p2));

assign add_ln170_34_fu_13497_p2 = (zext_ln170_13_fu_12585_p1 + sub_ln170_39_fu_12676_p2);

assign add_ln170_35_fu_13503_p2 = ($signed(sext_ln170_54_fu_12693_p1) + $signed(sext_ln170_75_fu_12729_p1));

assign add_ln170_36_fu_13509_p2 = ($signed(add_ln170_35_fu_13503_p2) + $signed(sext_ln170_35_fu_12595_p1));

assign add_ln170_37_fu_13990_p2 = ($signed(sext_ln170_177_fu_13987_p1) + $signed(sext_ln170_176_fu_13984_p1));

assign add_ln170_38_fu_14000_p2 = ($signed(sext_ln170_178_fu_13996_p1) + $signed(add_ln170_33_reg_18317));

assign add_ln170_39_fu_11966_p2 = ($signed(sext_ln170_65_fu_10306_p1) + $signed(select_ln170_69_fu_10877_p3));

assign add_ln170_3_fu_9816_p2 = (zext_ln170_42_fu_9812_p1 + zext_ln170_40_fu_9770_p1);

assign add_ln170_40_fu_11976_p2 = ($signed(zext_ln170_122_fu_11127_p1) + $signed(sext_ln170_108_fu_10985_p1));

assign add_ln170_41_fu_11986_p2 = ($signed(sext_ln170_180_fu_11982_p1) + $signed(sext_ln170_93_fu_10763_p1));

assign add_ln170_42_fu_11992_p2 = ($signed(add_ln170_41_fu_11986_p2) + $signed(sext_ln170_179_fu_11972_p1));

assign add_ln170_43_fu_13518_p2 = ($signed(sext_ln170_136_fu_13041_p1) + $signed(sext_ln170_126_fu_12890_p1));

assign add_ln170_44_fu_11998_p2 = ($signed(sext_ln170_169_fu_11847_p1) + $signed(sext_ln170_157_fu_11628_p1));

assign add_ln170_45_fu_12004_p2 = ($signed(add_ln170_44_fu_11998_p2) + $signed(sext_ln170_147_fu_11497_p1));

assign add_ln170_46_fu_13531_p2 = ($signed(sext_ln170_183_fu_13528_p1) + $signed(sext_ln170_182_fu_13524_p1));

assign add_ln170_47_fu_13541_p2 = ($signed(sext_ln170_184_fu_13537_p1) + $signed(sext_ln170_181_fu_13515_p1));

assign add_ln170_48_fu_14008_p2 = ($signed(sext_ln170_185_fu_14005_p1) + $signed(add_ln170_38_fu_14000_p2));

assign add_ln170_49_fu_12034_p2 = (zext_ln170_207_fu_12030_p1 + zext_ln170_205_fu_12010_p1);

assign add_ln170_4_fu_8270_p2 = (17'd2 + zext_ln159_fu_8228_p1);

assign add_ln170_50_fu_12055_p2 = ($signed(l2_kernel_sums_load_1_reg_15357) + $signed(sext_ln170_159_fu_11671_p1));

assign add_ln170_51_fu_12060_p2 = ($signed(zext_ln170_191_fu_11858_p1) + $signed(sext_ln170_148_fu_11542_p1));

assign add_ln170_52_fu_12070_p2 = ($signed(sext_ln170_187_fu_12066_p1) + $signed(add_ln170_50_fu_12055_p2));

assign add_ln170_53_fu_12076_p2 = ($signed(sext_ln170_138_fu_11487_p1) + $signed(sext_ln170_128_fu_11370_p1));

assign add_ln170_54_fu_12082_p2 = ($signed(zext_ln170_96_fu_10795_p1) + $signed(sext_ln170_117_fu_11165_p1));

assign add_ln170_55_fu_12088_p2 = ($signed(add_ln170_54_fu_12082_p2) + $signed(sext_ln170_99_fu_10904_p1));

assign add_ln170_56_fu_13553_p2 = ($signed(sext_ln170_189_fu_13550_p1) + $signed(sext_ln170_188_fu_13547_p1));

assign add_ln170_57_fu_13563_p2 = ($signed(sext_ln170_190_fu_13559_p1) + $signed(add_ln170_52_reg_18332));

assign add_ln170_58_fu_12094_p2 = ($signed(sext_ln170_109_fu_11005_p1) + $signed(sext_ln170_2_fu_9210_p1));

assign add_ln170_59_fu_12104_p2 = ($signed(sext_ln170_11_fu_9382_p1) + $signed(sext_ln170_46_fu_9924_p1));

assign add_ln170_5_fu_9969_p2 = (zext_ln170_55_fu_9965_p1 + zext_ln170_47_fu_9883_p1);

assign add_ln170_60_fu_12114_p2 = ($signed(sext_ln170_192_fu_12110_p1) + $signed(sext_ln170_25_fu_9606_p1));

assign add_ln170_61_fu_12120_p2 = ($signed(add_ln170_60_fu_12114_p2) + $signed(sext_ln170_191_fu_12100_p1));

assign add_ln170_62_fu_12126_p2 = ($signed(sext_ln170_36_fu_9756_p1) + $signed(sext_ln170_55_fu_10116_p1));

assign add_ln170_63_fu_12136_p2 = ($signed(zext_ln170_76_fu_10310_p1) + $signed(sext_ln170_186_fu_12051_p1));

assign add_ln170_64_fu_12142_p2 = ($signed(add_ln170_63_fu_12136_p2) + $signed(sext_ln170_76_fu_10510_p1));

assign add_ln170_65_fu_12152_p2 = ($signed(sext_ln170_195_fu_12148_p1) + $signed(sext_ln170_194_fu_12132_p1));

assign add_ln170_66_fu_13574_p2 = ($signed(sext_ln170_196_fu_13571_p1) + $signed(sext_ln170_193_fu_13568_p1));

assign add_ln170_67_fu_13584_p2 = ($signed(sext_ln170_197_fu_13580_p1) + $signed(add_ln170_57_fu_13563_p2));

assign add_ln170_68_fu_12179_p2 = ($signed(l2_kernel_sums_load_2_reg_15362) + $signed(sext_ln170_161_fu_11714_p1));

assign add_ln170_69_fu_12184_p2 = ($signed(sub_ln170_131_fu_11865_p2) + $signed(sext_ln170_149_fu_11546_p1));

assign add_ln170_6_fu_10082_p2 = (zext_ln170_62_fu_10078_p1 + zext_ln170_60_fu_10065_p1);

assign add_ln170_70_fu_12194_p2 = ($signed(sext_ln170_199_fu_12190_p1) + $signed(add_ln170_68_fu_12179_p2));

assign add_ln170_71_fu_13591_p2 = ($signed(sext_ln170_139_fu_13075_p1) + $signed(sext_ln170_130_fu_12921_p1));

assign add_ln170_72_fu_12200_p2 = ($signed(sext_ln170_94_fu_10799_p1) + $signed(sext_ln170_118_fu_11210_p1));

assign add_ln170_73_fu_13604_p2 = ($signed(sext_ln170_201_fu_13601_p1) + $signed(sext_ln170_100_fu_12773_p1));

assign add_ln170_74_fu_13610_p2 = ($signed(add_ln170_73_fu_13604_p2) + $signed(sext_ln170_200_fu_13597_p1));

assign add_ln170_75_fu_14018_p2 = ($signed(sext_ln170_202_fu_14015_p1) + $signed(add_ln170_70_reg_18357));

assign add_ln170_76_fu_12206_p2 = ($signed(sext_ln170_110_fu_11026_p1) + $signed(sext_ln170_3_fu_9248_p1));

assign add_ln170_77_fu_12216_p2 = ($signed(sext_ln170_13_fu_9424_p1) + $signed(sext_ln170_47_fu_9956_p1));

assign add_ln170_78_fu_12226_p2 = ($signed(sext_ln170_204_fu_12222_p1) + $signed(sext_ln170_26_fu_9610_p1));

assign add_ln170_79_fu_12232_p2 = ($signed(add_ln170_78_fu_12226_p2) + $signed(sext_ln170_203_fu_12212_p1));

assign add_ln170_7_fu_10164_p2 = (zext_ln170_62_fu_10078_p1 + zext_ln170_65_fu_10160_p1);

assign add_ln170_80_fu_12238_p2 = ($signed(sext_ln170_38_fu_9808_p1) + $signed(sext_ln170_56_fu_10139_p1));

assign add_ln170_81_fu_12244_p2 = ($signed(sext_ln170_67_fu_10345_p1) + $signed(sext_ln170_198_fu_12175_p1));

assign add_ln170_82_fu_13625_p2 = ($signed(sext_ln170_207_fu_13622_p1) + $signed(sext_ln170_78_fu_12732_p1));

assign add_ln170_83_fu_13631_p2 = ($signed(add_ln170_82_fu_13625_p2) + $signed(sext_ln170_206_fu_13619_p1));

assign add_ln170_84_fu_13641_p2 = ($signed(sext_ln170_208_fu_13637_p1) + $signed(sext_ln170_205_fu_13616_p1));

assign add_ln170_85_fu_14026_p2 = ($signed(sext_ln170_209_fu_14023_p1) + $signed(add_ln170_75_fu_14018_p2));

assign add_ln170_86_fu_14033_p2 = ($signed(l2_kernel_sums_load_3_reg_15397) + $signed(sext_ln170_162_fu_13981_p1));

assign add_ln170_88_fu_14041_p2 = ($signed(sext_ln170_211_fu_14038_p1) + $signed(add_ln170_86_fu_14033_p2));

assign add_ln170_89_fu_13647_p2 = ($signed(select_ln170_102_fu_13100_p3) + $signed(sext_ln170_131_fu_12940_p1));

assign add_ln170_8_fu_10371_p2 = (zext_ln170_71_fu_10257_p1 + zext_ln170_70_fu_10247_p1);

assign add_ln170_90_fu_12265_p2 = ($signed(zext_ln170_98_fu_10802_p1) + $signed(sext_ln170_120_fu_11240_p1));

assign add_ln170_91_fu_14053_p2 = ($signed(sext_ln170_213_fu_14050_p1) + $signed(sext_ln170_102_fu_13938_p1));

assign add_ln170_92_fu_14059_p2 = ($signed(add_ln170_91_fu_14053_p2) + $signed(sext_ln170_212_fu_14047_p1));

assign add_ln170_93_fu_14140_p2 = ($signed(sext_ln170_214_fu_14137_p1) + $signed(add_ln170_88_reg_18603));

assign add_ln170_94_fu_12271_p2 = ($signed(sext_ln170_111_fu_11030_p1) + $signed(sext_ln170_5_fu_9268_p1));

assign add_ln170_95_fu_12277_p2 = ($signed(sext_ln170_16_fu_9469_p1) + $signed(sext_ln170_48_fu_9986_p1));

assign add_ln170_96_fu_13659_p2 = ($signed(sext_ln170_216_fu_13656_p1) + $signed(sext_ln170_28_fu_12589_p1));

assign add_ln170_97_fu_13665_p2 = ($signed(add_ln170_96_fu_13659_p2) + $signed(sext_ln170_215_fu_13653_p1));

assign add_ln170_98_fu_12283_p2 = ($signed(sext_ln170_40_fu_9842_p1) + $signed(sext_ln170_58_fu_10181_p1));

assign add_ln170_99_fu_12293_p2 = ($signed(sext_ln170_68_fu_10349_p1) + $signed(sext_ln170_210_fu_12261_p1));

assign add_ln170_9_fu_8855_p2 = ($signed(l2_kernel_sums_load_4_reg_15281) + $signed(sext_ln170_6_fu_8702_p1));

assign add_ln170_fu_9193_p2 = (zext_ln170_6_fu_9189_p1 + zext_ln170_3_fu_9141_p1);

assign add_ln191_10_fu_4130_p2 = (mul_ln191_10_reg_15667 + l3_outputs_load_10_reg_15592);

assign add_ln191_11_fu_4134_p2 = (mul_ln191_11_reg_15672 + l3_outputs_load_11_reg_15602);

assign add_ln191_12_fu_4992_p2 = (mul_ln191_12_reg_15327 + l3_outputs_load_12_reg_15682);

assign add_ln191_13_fu_4996_p2 = (mul_ln191_13_reg_15332 + l3_outputs_load_13_reg_15692);

assign add_ln191_14_fu_5177_p2 = (mul_ln191_14_reg_15949 + reg_3785);

assign add_ln191_15_fu_5182_p2 = (mul_ln191_15_reg_15954 + reg_3793);

assign add_ln191_1_fu_14343_p2 = (mul_ln191_1_reg_18667 + l3_outputs_load_1_reg_15291);

assign add_ln191_2_fu_14347_p2 = (mul_ln191_2_reg_18672 + l3_outputs_load_2_reg_15367);

assign add_ln191_3_fu_14456_p2 = (mul_ln191_3_reg_18704 + l3_outputs_load_3_reg_15372);

assign add_ln191_4_fu_14460_p2 = (mul_ln191_4_reg_18709 + l3_outputs_load_4_reg_15407);

assign add_ln191_5_fu_14464_p2 = (mul_ln191_5_reg_18714 + l3_outputs_load_5_reg_15412);

assign add_ln191_6_fu_14564_p2 = (mul_ln191_6_reg_18737 + l3_outputs_load_6_reg_15447);

assign add_ln191_7_fu_14568_p2 = (mul_ln191_7_reg_18742 + l3_outputs_load_7_reg_15452);

assign add_ln191_8_fu_4855_p2 = (mul_ln191_8_reg_15577 + reg_3785);

assign add_ln191_9_fu_4860_p2 = (mul_ln191_9_reg_15582 + reg_3793);

assign add_ln191_fu_14338_p2 = (mul_ln191_reg_18662 + l3_outputs_load_reg_15286);

assign add_ln209_fu_14673_p2 = (l2_read_col_offset_l_reg_16821 + 16'd2);

assign add_ln213_fu_14685_p2 = (l2_read_row_offset_l_reg_17054 + 8'd2);

assign add_ln222_fu_14719_p2 = (l1_iteration_load_reg_15037 + 32'd1);

assign add_ln226_fu_14730_p2 = (l1_read_row_offset_l_reg_3481 + 8'd2);

assign add_ln228_fu_14750_p2 = ($signed(l2_write_row_offset_1_reg_3505) + $signed(8'd255));

assign add_ln231_fu_14792_p2 = (l2_iteration_load_reg_15060 + 32'd1);

assign add_ln44_1_fu_4238_p2 = (8'd1 + select_ln45_1_reg_15348);

assign add_ln44_2_fu_4322_p2 = (8'd1 + select_ln45_3_reg_15388);

assign add_ln44_3_fu_4406_p2 = (8'd1 + select_ln45_5_reg_15428);

assign add_ln44_4_fu_4648_p2 = (8'd1 + select_ln45_7_reg_15468);

assign add_ln44_5_fu_4750_p2 = (8'd1 + select_ln45_9_reg_15568);

assign add_ln44_6_fu_4834_p2 = (8'd1 + select_ln45_11_fu_4773_p3);

assign add_ln44_7_fu_4044_p2 = (select_ln45_13_fu_4012_p3 + 8'd1);

assign add_ln44_fu_4154_p2 = (8'd1 + l1_channel_idx_load_reg_15263);

assign add_ln48_1_fu_4249_p2 = (16'd1 + select_ln45_reg_15342);

assign add_ln48_2_fu_4333_p2 = (16'd1 + select_ln45_2_reg_15382);

assign add_ln48_3_fu_4417_p2 = (16'd1 + select_ln45_4_reg_15422);

assign add_ln48_4_fu_4659_p2 = (16'd1 + select_ln45_6_reg_15462);

assign add_ln48_5_fu_4761_p2 = (16'd1 + select_ln45_8_reg_15562);

assign add_ln48_6_fu_4001_p2 = (16'd1 + select_ln45_10_reg_15612);

assign add_ln48_7_fu_4056_p2 = (select_ln45_12_fu_4006_p3 + 16'd1);

assign add_ln48_fu_4165_p2 = (16'd1 + l1_write_col_offset_s_reg_15241);

assign add_ln83_1_fu_5093_p2 = (l1_read_row_offset_l_1_reg_15701 + select_ln83_fu_5085_p3);

assign add_ln83_2_fu_5146_p2 = (zext_ln83_2_fu_5138_p1 + l1_read_row_offset_l_1_reg_15701);

assign add_ln83_fu_5036_p2 = (zext_ln83_fu_5025_p1 + l1_read_row_offset_l_1_reg_15701);

assign add_ln84_1_fu_5116_p2 = (3'd2 + add_ln86_1_fu_5110_p2);

assign add_ln84_2_fu_5163_p2 = (3'd2 + add_ln86_2_fu_5157_p2);

assign add_ln84_fu_5053_p2 = (3'd2 + add_ln86_fu_5047_p2);

assign add_ln86_1_fu_5110_p2 = (zext_ln83_1_fu_5029_p1 + add_ln86_3_fu_5104_p2);

assign add_ln86_2_fu_5157_p2 = (trunc_ln83_fu_5033_p1 + zext_ln83_3_fu_5142_p1);

assign add_ln86_3_fu_5104_p2 = (3'd1 + trunc_ln83_fu_5033_p1);

assign add_ln86_fu_5047_p2 = (trunc_ln83_fu_5033_p1 + zext_ln83_1_fu_5029_p1);

assign add_ln90_1_fu_4949_p2 = (16'd1 + add_ln90_fu_4921_p2);

assign add_ln90_2_fu_4971_p2 = (16'd2 + add_ln90_fu_4921_p2);

assign add_ln90_fu_4921_p2 = (zext_ln74_fu_4917_p1 + l1_read_col_offset);

assign add_ln95_10_fu_6195_p2 = ($signed(sext_ln95_3_fu_5847_p1) + $signed(sext_ln95_20_fu_6191_p1));

assign add_ln95_11_fu_6371_p2 = ($signed(sext_ln95_25_fu_6367_p1) + $signed(sub_ln95_20_fu_6179_p2));

assign add_ln95_12_fu_6503_p2 = ($signed(sext_ln95_29_fu_6499_p1) + $signed(sext_ln95_24_fu_6316_p1));

assign add_ln95_13_fu_6571_p2 = ($signed(sext_ln95_32_fu_6567_p1) + $signed(sext_ln95_26_fu_6394_p1));

assign add_ln95_14_fu_6676_p2 = ($signed(sext_ln95_13_fu_6086_p1) + $signed(sext_ln95_6_fu_5931_p1));

assign add_ln95_15_fu_6682_p2 = (sub_ln95_42_fu_6670_p2 + sub_ln95_33_fu_6465_p2);

assign add_ln95_16_fu_6692_p2 = ($signed(sext_ln95_23_fu_6306_p1) + $signed(sext_ln95_38_fu_6688_p1));

assign add_ln95_17_fu_7562_p2 = ($signed(sext_ln95_37_fu_7556_p1) + $signed(sext_ln95_39_fu_7559_p1));

assign add_ln95_18_fu_6731_p2 = ($signed(sext_ln95_41_fu_6728_p1) + $signed(sext_ln95_30_fu_6535_p1));

assign add_ln95_19_fu_7568_p2 = (sub_ln95_28_reg_16562 + add_ln95_18_reg_16597);

assign add_ln95_1_fu_5394_p2 = ($signed(sext_ln95_2_fu_5271_p1) + $signed(zext_ln95_28_fu_5390_p1));

assign add_ln95_20_fu_6848_p2 = ($signed(sext_ln95_17_fu_6130_p1) + $signed(sext_ln95_8_fu_5957_p1));

assign add_ln95_21_fu_6858_p2 = ($signed(sext_ln95_1_fu_5826_p1) + $signed(sext_ln95_45_fu_6854_p1));

assign add_ln95_22_fu_6864_p2 = (zext_ln95_55_fu_6336_p1 + zext_ln95_56_fu_6347_p1);

assign add_ln95_24_fu_6877_p2 = ($signed(zext_ln95_103_fu_6870_p1) + $signed(sext_ln95_46_fu_6874_p1));

assign add_ln95_25_fu_6887_p2 = ($signed(add_ln95_21_fu_6858_p2) + $signed(sext_ln95_47_fu_6883_p1));

assign add_ln95_26_fu_7081_p2 = ($signed(sext_ln95_40_fu_6721_p1) + $signed(sub_ln95_27_fu_6320_p2));

assign add_ln95_27_fu_7091_p2 = (sub_ln95_58_fu_7075_p2 + zext_ln95_101_fu_6844_p1);

assign add_ln95_28_fu_7101_p2 = ($signed(sext_ln95_54_fu_7087_p1) + $signed(sext_ln95_55_fu_7097_p1));

assign add_ln95_29_fu_7194_p2 = (zext_ln95_59_fu_6405_p1 + sub_ln95_22_fu_6207_p2);

assign add_ln95_2_fu_5979_p2 = ($signed(zext_ln95_27_fu_5972_p1) + $signed(sext_ln95_9_fu_5976_p1));

assign add_ln95_30_fu_7204_p2 = ($signed(sub_ln95_12_fu_6003_p2) + $signed(sext_ln95_58_fu_7200_p1));

assign add_ln95_31_fu_7210_p2 = (sub_ln95_48_fu_6786_p2 + sub_ln95_40_fu_6615_p2);

assign add_ln95_32_fu_7220_p2 = ($signed(zext_ln95_125_fu_7190_p1) + $signed(sext_ln95_51_fu_6978_p1));

assign add_ln95_33_fu_7230_p2 = ($signed(sext_ln95_60_fu_7216_p1) + $signed(sext_ln95_61_fu_7226_p1));

assign add_ln95_34_fu_7651_p2 = ($signed(sext_ln95_59_fu_7645_p1) + $signed(sext_ln95_62_fu_7648_p1));

assign add_ln95_3_fu_5438_p2 = ($signed(sext_ln95_fu_5220_p1) + $signed(zext_ln95_22_fu_5349_p1));

assign add_ln95_4_fu_5444_p2 = (zext_ln95_17_fu_5309_p1 + zext_ln95_37_fu_5434_p1);

assign add_ln95_5_fu_6117_p2 = ($signed(sext_ln95_15_fu_6111_p1) + $signed(zext_ln95_40_fu_6114_p1));

assign add_ln95_6_fu_6150_p2 = ($signed(sext_ln95_2_reg_16322) + $signed(zext_ln95_26_fu_5968_p1));

assign add_ln95_7_fu_6159_p2 = (zext_ln95_23_fu_5938_p1 + sub_ln95_71_fu_6144_p2);

assign add_ln95_8_fu_6169_p2 = ($signed(sext_ln95_18_fu_6155_p1) + $signed(sext_ln95_19_fu_6165_p1));

assign add_ln95_9_fu_6185_p2 = ($signed(sext_ln95_17_fu_6130_p1) + $signed(sext_ln95_10_fu_5985_p1));

assign add_ln95_fu_5335_p2 = ($signed(sub_ln95_70_fu_5329_p2) + $signed(sext_ln95_fu_5220_p1));

assign and_ln150_fu_3896_p2 = (xor_ln150_fu_3890_p2 & icmp_ln150_fu_3876_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2 = ((icmp_ln36_reg_15056 == 1'd1) & (in_r_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state27_io = ((ap_predicate_op3143_write_state27 == 1'b1) & (out_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((1'd1 == and_ln150_reg_15233) & (io_acc_block_signal_op589 == 1'b0));
end

always @ (*) begin
    ap_condition_1365 = ((1'b1 == ap_ce) & (icmp_ln70_reg_15697 == 1'd0) & (1'b1 == ap_CS_fsm_state16));
end

always @ (*) begin
    ap_condition_1964 = ((1'b1 == ap_ce) & (1'd1 == and_ln150_reg_15233) & (1'b1 == ap_CS_fsm_state23));
end

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3350_p8 = l1_write_col_offset_1_reg_3345;

always @ (*) begin
    ap_predicate_op3143_write_state27 = ((icmp_ln196_reg_17517 == 1'd1) & (icmp_ln194_reg_15237 == 1'd1) & (1'd1 == and_ln150_reg_15233));
end

assign grp_fu_14855_p0 = 13'd13;

assign grp_fu_14855_p1 = grp_fu_14855_p10;

assign grp_fu_14855_p10 = tmp_5_reg_16163;

assign grp_fu_14855_p2 = grp_fu_14855_p20;

assign grp_fu_14855_p20 = shl_ln95_6_fu_5286_p3;

assign grp_fu_14864_p0 = 13'd13;

assign grp_fu_14864_p1 = grp_fu_14864_p10;

assign grp_fu_14864_p10 = tmp_19_fu_5681_p8;

assign grp_fu_14864_p2 = (zext_ln95_88_fu_5643_p1 - zext_ln95_86_fu_5631_p1);

assign grp_fu_14872_p0 = 13'd8179;

assign grp_fu_14872_p1 = zext_ln95_46_fu_6201_p1;

assign grp_fu_14872_p2 = grp_fu_14872_p20;

assign grp_fu_14872_p20 = shl_ln95_51_fu_6826_p3;

assign grp_fu_14881_p0 = 12'd13;

assign grp_fu_14881_p1 = grp_fu_14881_p10;

assign grp_fu_14881_p10 = tmp_23_reg_16521;

assign grp_fu_14881_p2 = grp_fu_14881_p20;

assign grp_fu_14881_p20 = add_ln107_39_fu_7468_p2;

assign grp_fu_14890_p0 = 13'd8179;

assign grp_fu_14890_p1 = grp_fu_14890_p10;

assign grp_fu_14890_p10 = tmp_25_reg_16538;

assign grp_fu_14899_p0 = 13'd8181;

assign grp_fu_14899_p1 = zext_ln95_136_fu_7324_p1;

assign grp_fu_14899_p2 = (zext_ln95_93_fu_6771_p1 - zext_ln95_95_fu_6799_p1);

assign grp_fu_14996_p0 = select_ln170_44_reg_18119;

assign grp_fu_14996_p1 = zext_ln170_59_reg_18101;

assign grp_fu_14996_p2 = (zext_ln170_44_fu_12637_p1 - zext_ln170_45_fu_12647_p1);

assign grp_fu_15003_p0 = select_ln170_81_fu_12828_p3;

assign grp_fu_15003_p1 = zext_ln170_114_reg_17865;

assign grp_fu_15003_p2 = grp_fu_15003_p20;

assign grp_fu_15003_p20 = select_ln170_5_reg_18066;

assign grp_fu_15010_p0 = grp_fu_15010_p00;

assign grp_fu_15010_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd9 : 13'd8181);

assign grp_fu_15010_p1 = zext_ln170_128_reg_18197;

assign grp_fu_15023_p0 = grp_fu_15023_p00;

assign grp_fu_15023_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign grp_fu_15023_p1 = zext_ln170_188_reg_17876;

assign grp_fu_15023_p2 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_150_fu_13225_p1 : zext_ln170_165_fu_13204_p1);

assign grp_fu_15030_p0 = grp_fu_15030_p00;

assign grp_fu_15030_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8181 : 13'd3);

assign grp_fu_15030_p1 = zext_ln170_151_reg_18462;

assign grp_fu_15030_p2 = grp_fu_15030_p20;

assign grp_fu_15030_p20 = select_ln170_98_fu_13945_p3;

assign grp_fu_3632_p2 = (l1_write_row_offset_s_reg_15247 + 8'd1);

assign grp_fu_3671_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? grp_fu_3637_p8 : grp_fu_3654_p8);

assign grp_fu_3734_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? grp_fu_3712_p8 : grp_fu_3723_p8);

assign grp_fu_3774_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? grp_fu_3752_p8 : grp_fu_3763_p8);

assign icmp_ln115_1_fu_8075_p2 = (($signed(sext_ln107_15_fu_8068_p1) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln115_2_fu_7953_p2 = (($signed(sext_ln107_27_fu_7925_p1) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln115_3_fu_7971_p2 = (($signed(sext_ln107_35_fu_7928_p1) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_7935_p2 = (($signed(sext_ln107_11_fu_7894_p1) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_4987_p2 = ((trunc_ln36_reg_15045 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_8110_p2 = ((add_ln126_fu_8105_p2 == 16'd129) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_8121_p2 = ((add_ln130_fu_8116_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_8155_p2 = ((add_ln137_fu_8150_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_8172_p2 = ((add_ln141_fu_8167_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_3876_p2 = ((l2_iteration > 32'd3071) ? 1'b1 : 1'b0);

assign icmp_ln160_1_fu_8430_p2 = ((add_ln159_1_fu_8424_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln160_2_fu_8522_p2 = ((add_ln159_2_fu_8516_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_8345_p2 = ((add_ln159_fu_8339_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln180_1_fu_14302_p2 = (($signed(add_ln170_67_reg_18497) > $signed(select_ln180_2_fu_14294_p3)) ? 1'b1 : 1'b0);

assign icmp_ln180_2_fu_14393_p2 = (($signed(add_ln170_85_reg_18596) > $signed(select_ln180_4_fu_14386_p3)) ? 1'b1 : 1'b0);

assign icmp_ln180_3_fu_14432_p2 = (($signed(add_ln170_103_reg_18639) > $signed(select_ln180_6_fu_14425_p3)) ? 1'b1 : 1'b0);

assign icmp_ln180_4_fu_14501_p2 = (($signed(add_ln170_112_reg_18646) > $signed(select_ln180_8_fu_14494_p3)) ? 1'b1 : 1'b0);

assign icmp_ln180_5_fu_14610_p2 = (($signed(add_ln170_130_reg_18618) > $signed(select_ln180_10_fu_14603_p3)) ? 1'b1 : 1'b0);

assign icmp_ln180_6_fu_14540_p2 = (($signed(add_ln170_144_reg_18626) > $signed(select_ln180_12_fu_14533_p3)) ? 1'b1 : 1'b0);

assign icmp_ln180_7_fu_14649_p2 = (($signed(add_ln170_145_reg_18654) > $signed(select_ln180_14_fu_14642_p3)) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_14262_p2 = (($signed(add_ln170_48_reg_18589) > $signed(select_ln180_fu_14254_p3)) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_3902_p2 = ((trunc_ln150_fu_3868_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_8548_p2 = ((l2_iteration_load_reg_15060 > 32'd66040) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_14678_p2 = ((add_ln209_fu_14673_p2 == 16'd128) ? 1'b1 : 1'b0);

assign icmp_ln214_fu_14690_p2 = ((add_ln213_fu_14685_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_14724_p2 = ((add_ln222_fu_14719_p2 == 32'd66048) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_14736_p2 = ((add_ln226_fu_14730_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln232_fu_14797_p2 = ((add_ln231_fu_14792_p2 == 32'd66560) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_3858_p2 = ((trunc_ln36_1_fu_3854_p1 < 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln45_1_fu_4243_p2 = ((add_ln44_1_fu_4238_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln45_2_fu_4327_p2 = ((add_ln44_2_fu_4322_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln45_3_fu_4411_p2 = ((add_ln44_3_fu_4406_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln45_4_fu_4653_p2 = ((add_ln44_4_fu_4648_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln45_5_fu_4755_p2 = ((add_ln44_5_fu_4750_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln45_6_fu_4840_p2 = ((add_ln44_6_fu_4834_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln45_7_fu_4050_p2 = ((add_ln44_7_fu_4044_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_4159_p2 = ((add_ln44_fu_4154_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_4113_p2 = ((trunc_ln36_1_reg_15050 == 9'd95) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_3976_p2 = ((trunc_ln36_1_reg_15050 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_3981_p2 = ((grp_fu_3632_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_4890_p2 = ((tmp_28_fu_4881_p4 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_1_fu_5098_p2 = ((add_ln83_1_fu_5093_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln84_2_fu_5151_p2 = ((add_ln83_2_fu_5146_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_5041_p2 = ((add_ln83_fu_5036_p2 > 8'd5) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op589 = (weights_V_strb_V_empty_n & weights_V_last_V_empty_n & weights_V_keep_V_empty_n & weights_V_data_V_empty_n);

assign l2_maxes_idx_load_load_fu_14242_p1 = l2_maxes_idx;

assign l2_stripes_0_0_d1 = {{select_ln115_fu_7941_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln115_fu_7941_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln115_fu_7941_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln115_fu_7941_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln115_fu_7941_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln115_fu_7941_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln115_1_fu_8081_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln115_1_fu_8081_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln115_1_fu_8081_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln115_1_fu_8081_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln115_1_fu_8081_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln115_1_fu_8081_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln115_2_fu_7959_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln115_2_fu_7959_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln115_2_fu_7959_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln115_2_fu_7959_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln115_2_fu_7959_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln115_2_fu_7959_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln115_3_fu_7977_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln115_3_fu_7977_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln115_3_fu_7977_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln115_3_fu_7977_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln115_3_fu_7977_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln115_3_fu_7977_p3[12:5]}};

assign local_col_index_fu_8222_p2 = (l2_read_col_offset + zext_ln155_fu_8218_p1);

assign mul_ln170_10_fu_12682_p1 = zext_ln170_59_reg_18101;

assign mul_ln170_10_fu_12682_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln170_10_fu_12682_p1}}));

assign mul_ln170_11_fu_10120_p1 = zext_ln170_59_fu_10062_p1;

assign mul_ln170_11_fu_10120_p2 = (13'd11 * mul_ln170_11_fu_10120_p1);

assign mul_ln170_13_fu_14920_p0 = mul_ln170_13_fu_14920_p00;

assign mul_ln170_13_fu_14920_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 12'd14 : 12'd13);

assign mul_ln170_13_fu_14920_p1 = mul_ln170_13_fu_14920_p10;

assign mul_ln170_13_fu_14920_p10 = select_ln152_6_fu_8623_p3;

assign mul_ln170_14_fu_14926_p0 = mul_ln170_14_fu_14926_p00;

assign mul_ln170_14_fu_14926_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8179 : 13'd10);

assign mul_ln170_14_fu_14926_p1 = mul_ln170_14_fu_14926_p10;

assign mul_ln170_14_fu_14926_p10 = select_ln152_6_fu_8623_p3;

assign mul_ln170_15_fu_14949_p0 = mul_ln170_15_fu_14949_p00;

assign mul_ln170_15_fu_14949_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd11 : 13'd8181);

assign mul_ln170_15_fu_14949_p1 = zext_ln170_97_fu_8870_p1;

assign mul_ln170_16_fu_14955_p0 = mul_ln170_16_fu_14955_p00;

assign mul_ln170_16_fu_14955_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 12'd10 : 12'd11);

assign mul_ln170_16_fu_14955_p1 = mul_ln170_16_fu_14955_p10;

assign mul_ln170_16_fu_14955_p10 = select_ln152_8_reg_17845;

assign mul_ln170_17_fu_14961_p0 = mul_ln170_17_fu_14961_p00;

assign mul_ln170_17_fu_14961_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd11 : 13'd8177);

assign mul_ln170_17_fu_14961_p1 = zext_ln170_97_fu_8870_p1;

assign mul_ln170_18_fu_14967_p0 = mul_ln170_18_fu_14967_p00;

assign mul_ln170_18_fu_14967_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd7 : 13'd8181);

assign mul_ln170_18_fu_14967_p1 = zext_ln170_97_reg_17967;

assign mul_ln170_19_fu_14972_p0 = mul_ln170_19_fu_14972_p00;

assign mul_ln170_19_fu_14972_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8181 : 13'd8180);

assign mul_ln170_19_fu_14972_p1 = zext_ln170_103_fu_10847_p1;

assign mul_ln170_1_fu_8556_p1 = zext_ln170_1_fu_8553_p1;

assign mul_ln170_1_fu_8556_p2 = (13'd11 * mul_ln170_1_fu_8556_p1);

assign mul_ln170_20_fu_13926_p1 = zext_ln170_103_reg_18164;

assign mul_ln170_20_fu_13926_p2 = (13'd11 * mul_ln170_20_fu_13926_p1);

assign mul_ln170_21_fu_14978_p0 = mul_ln170_21_fu_14978_p00;

assign mul_ln170_21_fu_14978_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8179 : 13'd14);

assign mul_ln170_21_fu_14978_p1 = zext_ln170_103_fu_10847_p1;

assign mul_ln170_22_fu_14984_p0 = mul_ln170_22_fu_14984_p00;

assign mul_ln170_22_fu_14984_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign mul_ln170_22_fu_14984_p1 = zext_ln170_103_fu_10847_p1;

assign mul_ln170_23_fu_14932_p0 = mul_ln170_23_fu_14932_p00;

assign mul_ln170_23_fu_14932_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8189 : 13'd8179);

assign mul_ln170_23_fu_14932_p1 = mul_ln170_23_fu_14932_p10;

assign mul_ln170_23_fu_14932_p10 = select_ln152_10_fu_8657_p3;

assign mul_ln170_25_fu_11227_p1 = zext_ln170_128_fu_11214_p1;

assign mul_ln170_25_fu_11227_p2 = (13'd13 * mul_ln170_25_fu_11227_p1);

assign mul_ln170_27_fu_14990_p0 = mul_ln170_27_fu_14990_p00;

assign mul_ln170_27_fu_14990_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd13 : 13'd8180);

assign mul_ln170_27_fu_14990_p1 = zext_ln170_128_fu_11214_p1;

assign mul_ln170_29_fu_8973_p1 = mul_ln170_29_fu_8973_p10;

assign mul_ln170_29_fu_8973_p10 = select_ln152_15_fu_8962_p3;

assign mul_ln170_29_fu_8973_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln170_29_fu_8973_p1}}));

assign mul_ln170_2_fu_8572_p1 = mul_ln170_2_fu_8572_p10;

assign mul_ln170_2_fu_8572_p10 = select_ln152_reg_17131;

assign mul_ln170_2_fu_8572_p2 = (12'd13 * mul_ln170_2_fu_8572_p1);

assign mul_ln170_30_fu_13965_p1 = zext_ln170_167_reg_18472;

assign mul_ln170_30_fu_13965_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln170_30_fu_13965_p1}}));

assign mul_ln170_31_fu_15017_p0 = select_ln170_81_fu_12828_p3;

assign mul_ln170_31_fu_15017_p1 = mul_ln170_31_fu_15017_p10;

assign mul_ln170_31_fu_15017_p10 = reg_3825;

assign mul_ln170_32_fu_11787_p1 = zext_ln170_181_fu_11736_p1;

assign mul_ln170_32_fu_11787_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln170_32_fu_11787_p1}}));

assign mul_ln170_34_fu_8677_p1 = mul_ln170_34_fu_8677_p10;

assign mul_ln170_34_fu_8677_p10 = grp_fu_3734_p3;

assign mul_ln170_34_fu_8677_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln170_34_fu_8677_p1}}));

assign mul_ln170_3_fu_12573_p1 = zext_ln170_12_reg_18071;

assign mul_ln170_3_fu_12573_p2 = (12'd11 * mul_ln170_3_fu_12573_p1);

assign mul_ln170_4_fu_8738_p1 = mul_ln170_4_fu_8738_p10;

assign mul_ln170_4_fu_8738_p10 = select_ln152_1_fu_8727_p3;

assign mul_ln170_4_fu_8738_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln170_4_fu_8738_p1}}));

assign mul_ln170_5_fu_8768_p1 = zext_ln170_25_fu_8744_p1;

assign mul_ln170_5_fu_8768_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln170_5_fu_8768_p1}}));

assign mul_ln170_6_fu_14938_p0 = select_ln170_4_reg_17533;

assign mul_ln170_6_fu_14938_p1 = zext_ln170_25_fu_8744_p1;

assign mul_ln170_7_fu_14943_p0 = mul_ln170_7_fu_14943_p00;

assign mul_ln170_7_fu_14943_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8181 : 13'd5);

assign mul_ln170_7_fu_14943_p1 = mul_ln170_7_fu_14943_p10;

assign mul_ln170_7_fu_14943_p10 = select_ln152_3_reg_17715;

assign mul_ln170_8_fu_12614_p1 = zext_ln170_34_reg_17924;

assign mul_ln170_8_fu_12614_p2 = (13'd13 * mul_ln170_8_fu_12614_p1);

assign mul_ln170_9_fu_14914_p0 = mul_ln170_9_fu_14914_p00;

assign mul_ln170_9_fu_14914_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 12'd7 : 12'd13);

assign mul_ln170_9_fu_14914_p1 = mul_ln170_9_fu_14914_p10;

assign mul_ln170_9_fu_14914_p10 = select_ln152_4_reg_17419;

assign mul_ln170_fu_14908_p0 = mul_ln170_fu_14908_p00;

assign mul_ln170_fu_14908_p00 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8178 : 13'd8181);

assign mul_ln170_fu_14908_p1 = zext_ln170_1_fu_8553_p1;

assign mul_ln191_10_fu_4868_p0 = p_Result_1_s_reg_15527;

assign mul_ln191_10_fu_4868_p2 = ($signed(mul_ln191_10_fu_4868_p0) * $signed(l2_kernel_sums_load_10_reg_15587));

assign mul_ln191_11_fu_4876_p0 = p_Result_1_10_reg_15532;

assign mul_ln191_11_fu_4876_p2 = ($signed(mul_ln191_11_fu_4876_p0) * $signed(l2_kernel_sums_load_11_reg_15597));

assign mul_ln191_12_fu_4141_p0 = p_Result_1_11_reg_15537;

assign mul_ln191_12_fu_4141_p2 = ($signed(mul_ln191_12_fu_4141_p0) * $signed(l2_kernel_sums_load_12_reg_15677));

assign mul_ln191_13_fu_4149_p0 = p_Result_1_12_reg_15542;

assign mul_ln191_13_fu_4149_p2 = ($signed(mul_ln191_13_fu_4149_p0) * $signed(l2_kernel_sums_load_13_reg_15687));

assign mul_ln191_14_fu_5003_p0 = p_Result_1_13_reg_15547;

assign mul_ln191_14_fu_5003_p2 = ($signed(mul_ln191_14_fu_5003_p0) * $signed(reg_3781));

assign mul_ln191_15_fu_5012_p0 = p_Result_1_14_reg_15552;

assign mul_ln191_15_fu_5012_p2 = ($signed(mul_ln191_15_fu_5012_p0) * $signed(reg_3789));

assign mul_ln191_1_fu_14227_p0 = p_Result_1_1_reg_15482;

assign mul_ln191_1_fu_14227_p2 = ($signed(mul_ln191_1_fu_14227_p0) * $signed(l2_kernel_sums_load_6_16_reg_3527));

assign mul_ln191_2_fu_14236_p0 = p_Result_1_2_reg_15487;

assign mul_ln191_2_fu_14236_p2 = ($signed(mul_ln191_2_fu_14236_p0) * $signed(l2_kernel_sums_load_5_15_reg_3516));

assign mul_ln191_3_fu_14354_p0 = p_Result_1_3_reg_15492;

assign mul_ln191_3_fu_14354_p2 = ($signed(mul_ln191_3_fu_14354_p0) * $signed(l2_kernel_sums_load_4_14_reg_3571));

assign mul_ln191_4_fu_14363_p0 = p_Result_1_4_reg_15497;

assign mul_ln191_4_fu_14363_p2 = ($signed(mul_ln191_4_fu_14363_p0) * $signed(l2_kernel_sums_load_3_13_reg_3560));

assign mul_ln191_5_fu_14372_p0 = p_Result_1_5_reg_15502;

assign mul_ln191_5_fu_14372_p2 = ($signed(mul_ln191_5_fu_14372_p0) * $signed(l2_kernel_sums_load_2_12_reg_3549));

assign mul_ln191_6_fu_14471_p0 = p_Result_1_6_reg_15507;

assign mul_ln191_6_fu_14471_p2 = ($signed(mul_ln191_6_fu_14471_p0) * $signed(l2_kernel_sums_load_1_11_reg_3593));

assign mul_ln191_7_fu_14480_p0 = p_Result_1_7_reg_15512;

assign mul_ln191_7_fu_14480_p2 = ($signed(mul_ln191_7_fu_14480_p0) * $signed(l2_kernel_sums_load_s_reg_3582));

assign mul_ln191_8_fu_4735_p0 = p_Result_1_8_reg_15517;

assign mul_ln191_8_fu_4735_p2 = ($signed(mul_ln191_8_fu_4735_p0) * $signed(reg_3781));

assign mul_ln191_9_fu_4744_p0 = p_Result_1_9_reg_15522;

assign mul_ln191_9_fu_4744_p2 = ($signed(mul_ln191_9_fu_4744_p0) * $signed(reg_3789));

assign mul_ln191_fu_14218_p0 = trunc_ln681_1_reg_15477;

assign mul_ln191_fu_14218_p2 = ($signed(mul_ln191_fu_14218_p0) * $signed(l2_kernel_sums_load_7_17_reg_3538));

assign or_ln1_fu_8500_p3 = {{1'd1}, {tmp_86_fu_8320_p3}};

assign or_ln223_1_fu_14778_p2 = (l2_write_row_offset_s_reg_3492 | icmp_ln223_fu_14724_p2);

assign or_ln223_fu_14764_p2 = (l1_read_row_offset_f_reg_3468 | icmp_ln223_fu_14724_p2);

assign or_ln232_fu_14829_p2 = (icmp_ln232_fu_14797_p2 | ap_phi_mux_l2_read_row_offset_f_phi_fu_3608_p6);

assign or_ln45_1_fu_4066_p2 = (icmp_ln45_3_reg_15457 | icmp_ln45_2_reg_15417);

assign or_ln45_2_fu_4070_p2 = (or_ln45_fu_4062_p2 | or_ln45_1_fu_4066_p2);

assign or_ln45_3_fu_4076_p2 = (icmp_ln45_5_reg_15607 | icmp_ln45_4_reg_15557);

assign or_ln45_4_fu_4080_p2 = (icmp_ln45_7_fu_4050_p2 | icmp_ln45_6_reg_15626);

assign or_ln45_5_fu_4085_p2 = (or_ln45_4_fu_4080_p2 | or_ln45_3_fu_4076_p2);

assign or_ln45_6_fu_4091_p2 = (or_ln45_5_fu_4085_p2 | or_ln45_2_fu_4070_p2);

assign or_ln45_fu_4062_p2 = (icmp_ln45_reg_15337 | icmp_ln45_1_reg_15377);

assign or_ln_fu_5130_p3 = {{1'd1}, {tmp_81_fu_5018_p3}};

assign out_r_TDATA = {{{{{{{{{{{{{{{{add_ln191_15_reg_16304}, {add_ln191_14_reg_16298}}, {add_ln191_13_reg_15943}}, {add_ln191_12_reg_15937}}, {add_ln191_11_reg_15321}}, {add_ln191_10_reg_15315}}, {add_ln191_9_reg_15661}}, {add_ln191_8_reg_15655}}, {add_ln191_7_fu_14568_p2}}, {add_ln191_6_fu_14564_p2}}, {add_ln191_5_reg_18731}}, {add_ln191_4_reg_18725}}, {add_ln191_3_reg_18719}}, {add_ln191_2_reg_18698}}, {add_ln191_1_reg_18692}}, {add_ln191_reg_18687}};

assign out_r_TKEEP = 64'd18446744073709551615;

assign out_r_TLAST = 1'd1;

assign out_r_TSTRB = 64'd0;

assign select_ln115_1_fu_8081_p3 = ((icmp_ln115_1_fu_8075_p2[0:0] === 1'b1) ? sext_ln107_15_fu_8068_p1 : l1_maxes_1);

assign select_ln115_2_fu_7959_p3 = ((icmp_ln115_2_fu_7953_p2[0:0] === 1'b1) ? sext_ln107_27_fu_7925_p1 : l1_maxes_2);

assign select_ln115_3_fu_7977_p3 = ((icmp_ln115_3_fu_7971_p2[0:0] === 1'b1) ? sext_ln107_35_fu_7928_p1 : l1_maxes_3);

assign select_ln115_fu_7941_p3 = ((icmp_ln115_fu_7935_p2[0:0] === 1'b1) ? sext_ln107_11_fu_7894_p1 : l1_maxes_0);

assign select_ln127_1_fu_8143_p3 = ((icmp_ln127_fu_8110_p2[0:0] === 1'b1) ? select_ln131_fu_8127_p3 : l2_write_row_offset_2_reg_15713);

assign select_ln127_fu_8135_p3 = ((icmp_ln127_fu_8110_p2[0:0] === 1'b1) ? 16'd1 : add_ln126_fu_8105_p2);

assign select_ln131_fu_8127_p3 = ((icmp_ln131_fu_8121_p2[0:0] === 1'b1) ? 8'd0 : add_ln130_fu_8116_p2);

assign select_ln138_1_fu_8194_p3 = ((icmp_ln138_fu_8155_p2[0:0] === 1'b1) ? select_ln142_fu_8178_p3 : l1_read_row_offset_l_1_reg_15701);

assign select_ln138_fu_8186_p3 = ((icmp_ln138_fu_8155_p2[0:0] === 1'b1) ? 16'd0 : add_ln137_fu_8150_p2);

assign select_ln142_fu_8178_p3 = ((icmp_ln142_fu_8172_p2[0:0] === 1'b1) ? 8'd0 : add_ln141_fu_8167_p2);

assign select_ln152_10_fu_8657_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_50_reg_17483 : tmp_51_reg_17488);

assign select_ln152_11_fu_8944_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_52_fu_8916_p8 : tmp_53_fu_8927_p8);

assign select_ln152_12_fu_11312_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_54_fu_11290_p8 : tmp_55_fu_11301_p8);

assign select_ln152_13_fu_11396_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_56_fu_11374_p8 : tmp_57_fu_11385_p8);

assign select_ln152_14_fu_11425_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_58_fu_11403_p8 : tmp_59_fu_11414_p8);

assign select_ln152_15_fu_8962_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_60_fu_8951_p8 : grp_fu_3741_p8);

assign select_ln152_16_fu_8990_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_62_fu_8979_p8 : grp_fu_3741_p8);

assign select_ln152_17_fu_11549_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_62_reg_18018 : grp_fu_3741_p8);

assign select_ln152_1_fu_8727_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_32_fu_8705_p8 : tmp_33_fu_8716_p8);

assign select_ln152_20_fu_11729_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? grp_fu_3752_p8 : tmp_68_fu_11718_p8);

assign select_ln152_23_fu_11913_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? grp_fu_3712_p8 : tmp_73_fu_11902_p8);

assign select_ln152_24_fu_9069_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_74_fu_9041_p8 : tmp_75_fu_9052_p8);

assign select_ln152_25_fu_9110_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_76_fu_9082_p8 : tmp_77_fu_9093_p8);

assign select_ln152_26_fu_9134_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_76_fu_9082_p8 : tmp_78_fu_9117_p8);

assign select_ln152_3_fu_8606_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_36_fu_8578_p8 : tmp_37_fu_8589_p8);

assign select_ln152_4_fu_8409_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_38_fu_8373_p8 : tmp_39_fu_8391_p8);

assign select_ln152_5_fu_8819_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_40_fu_8791_p8 : tmp_41_fu_8802_p8);

assign select_ln152_6_fu_8623_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_42_reg_17473 : tmp_43_reg_17478);

assign select_ln152_7_fu_8848_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_44_fu_8826_p8 : tmp_45_fu_8837_p8);

assign select_ln152_8_fu_8650_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? grp_fu_3678_p8 : grp_fu_3695_p8);

assign select_ln152_9_fu_8909_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_48_fu_8887_p8 : tmp_49_fu_8898_p8);

assign select_ln159_fu_8416_p3 = ((tmp_86_fu_8320_p3[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln160_1_fu_8454_p3 = ((icmp_ln160_1_fu_8430_p2[0:0] === 1'b1) ? add_ln160_1_fu_8448_p2 : add_ln162_1_fu_8442_p2);

assign select_ln160_2_fu_8540_p3 = ((icmp_ln160_2_fu_8522_p2[0:0] === 1'b1) ? add_ln160_2_fu_8534_p2 : add_ln162_2_fu_8528_p2);

assign select_ln160_fu_8363_p3 = ((icmp_ln160_fu_8345_p2[0:0] === 1'b1) ? add_ln160_fu_8357_p2 : add_ln162_fu_8351_p2);

assign select_ln170_100_fu_11480_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_137_fu_11476_p1 : zext_ln170_149_fu_11454_p1);

assign select_ln170_101_fu_13068_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_104_fu_13062_p2 : zext_ln170_152_fu_13048_p1);

assign select_ln170_102_fu_13100_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_140_fu_13096_p1 : zext_ln170_155_fu_13087_p1);

assign select_ln170_103_fu_13124_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_106_fu_13118_p2 : zext_ln170_155_fu_13087_p1);

assign select_ln170_104_fu_13160_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_143_fu_13156_p1 : sub_ln170_107_fu_13131_p2);

assign select_ln170_105_fu_13174_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_157_fu_13137_p1 : sext_ln170_145_fu_13171_p1);

assign select_ln170_106_fu_12925_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_131_fu_12851_p1 : shl_ln170_45_reg_18228);

assign select_ln170_107_fu_11491_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd0 : mul_ln170_29_reg_18013);

assign select_ln170_108_fu_11535_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_111_fu_11529_p2 : sub_ln170_110_fu_11512_p2);

assign select_ln170_109_fu_9007_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 9'd0 : sub_ln170_112_fu_9001_p2);

assign select_ln170_10_fu_9417_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_13_fu_9412_p2 : sub_ln170_12_fu_9407_p2);

assign select_ln170_111_fu_13970_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_30_fu_13965_p2 : 13'd0);

assign select_ln170_112_fu_13269_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_116_fu_13263_p2 : sub_ln170_114_fu_13254_p2);

assign select_ln170_113_fu_13290_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_169_fu_13250_p1 : sub_ln170_117_fu_13284_p2);

assign select_ln170_114_fu_13301_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? shl_ln170_57_fu_13239_p3 : 12'd0);

assign select_ln170_115_fu_11621_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_172_fu_11573_p1 : sub_ln170_120_fu_11615_p2);

assign select_ln170_116_fu_11664_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_158_fu_11660_p1 : sub_ln170_121_fu_11648_p2);

assign select_ln170_117_fu_11707_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_124_fu_11701_p2 : sext_ln170_160_fu_11697_p1);

assign select_ln170_118_fu_11776_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_126_fu_11770_p2 : sub_ln170_125_fu_11764_p2);

assign select_ln170_119_fu_13346_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_184_fu_13333_p1 : add_ln170_28_fu_13340_p2);

assign select_ln170_11_fu_9462_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_15_fu_9458_p1 : zext_ln170_22_fu_9438_p1);

assign select_ln170_120_fu_13371_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_164_fu_13367_p1 : zext_ln170_187_fu_13357_p1);

assign select_ln170_121_fu_11793_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_183_fu_11760_p1 : mul_ln170_32_fu_11787_p2);

assign select_ln170_122_fu_11840_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_168_fu_11836_p1 : sub_ln170_129_fu_11822_p2);

assign select_ln170_123_fu_11851_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 11'd0 : shl_ln170_65_fu_11800_p3);

assign select_ln170_124_fu_9034_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? tmp_90_fu_9022_p3 : zext_ln170_192_fu_9030_p1);

assign select_ln170_126_fu_11892_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_34_reg_17883 : sext_ln170_170_fu_11888_p1);

assign select_ln170_127_fu_13420_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_134_fu_13414_p2 : sub_ln170_133_fu_13408_p2);

assign select_ln170_128_fu_13451_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 12'd0 : add_ln170_29_fu_13445_p2);

assign select_ln170_129_fu_13486_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_135_fu_13480_p2 : zext_ln170_201_fu_13465_p1);

assign select_ln170_12_fu_9487_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_4_reg_17904 : sext_ln170_17_fu_9483_p1);

assign select_ln170_130_fu_12044_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_208_fu_12040_p1 : sub_ln170_136_fu_12024_p2);

assign select_ln170_131_fu_12168_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_209_fu_12164_p1 : sub_ln170_137_fu_12158_p2);

assign select_ln170_132_fu_12254_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_136_fu_12024_p2 : zext_ln170_210_fu_12250_p1);

assign select_ln170_133_fu_12325_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? shl_ln170_74_fu_12318_p3 : zext_ln170_211_fu_12315_p1);

assign select_ln170_134_fu_12364_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_139_fu_12358_p2 : sub_ln170_138_fu_12348_p2);

assign select_ln170_135_fu_12446_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_216_fu_12442_p1 : sub_ln170_141_fu_12429_p2);

assign select_ln170_136_fu_12529_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_218_fu_12519_p1 : sub_ln170_142_fu_12523_p2);

assign select_ln170_13_fu_9503_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_17_fu_9497_p2 : zext_ln170_20_fu_9393_p1);

assign select_ln170_14_fu_9524_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_18_fu_9518_p2 : sext_ln170_20_fu_9514_p1);

assign select_ln170_15_fu_9545_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_12_fu_9407_p2 : sub_ln170_19_fu_9539_p2);

assign select_ln170_16_fu_8774_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_5_fu_8768_p2 : sext_ln170_23_fu_8764_p1);

assign select_ln170_17_fu_9599_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_22_fu_9593_p2 : sext_ln170_24_fu_9567_p1);

assign select_ln170_18_fu_9639_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_24_fu_9634_p2 : sext_ln170_27_fu_9630_p1);

assign select_ln170_19_fu_9652_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd0 : sub_ln170_25_fu_9646_p2);

assign select_ln170_1_fu_9203_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_7_fu_9199_p1 : sub_ln170_2_fu_9176_p2);

assign select_ln170_20_fu_9669_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_26_fu_9663_p2 : 9'd0);

assign select_ln170_21_fu_9690_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 10'd0 : sub_ln170_27_fu_9684_p2);

assign select_ln170_22_fu_9725_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_29_fu_9719_p2 : sext_ln170_33_fu_9715_p1);

assign select_ln170_24_fu_9749_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_30_fu_9743_p2 : zext_ln170_37_fu_9739_p1);

assign select_ln170_25_fu_9801_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_37_fu_9797_p1 : sub_ln170_31_fu_9774_p2);

assign select_ln170_26_fu_9835_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_33_fu_9830_p2 : zext_ln170_43_fu_9822_p1);

assign select_ln170_27_fu_9852_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_37_fu_9797_p1 : sub_ln170_34_fu_9846_p2);

assign select_ln170_28_fu_12619_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_8_fu_12614_p2 : sext_ln170_42_fu_12610_p1);

assign select_ln170_29_fu_12641_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? shl_ln170_13_reg_18086 : zext_ln170_38_fu_12601_p1);

assign select_ln170_2_fu_9241_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_4_fu_9235_p2 : sub_ln170_3_fu_9229_p2);

assign select_ln170_30_fu_9869_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_37_fu_9863_p2 : zext_ln170_41_fu_9787_p1);

assign select_ln170_31_fu_12665_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 12'd0 : sub_ln170_38_fu_12657_p2);

assign select_ln170_32_fu_9949_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_54_fu_9945_p1 : sub_ln170_41_fu_9932_p2);

assign select_ln170_33_fu_9979_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_56_fu_9975_p1 : sub_ln170_42_fu_9960_p2);

assign select_ln170_34_fu_10000_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_49_fu_9996_p1 : zext_ln170_56_fu_9975_p1);

assign select_ln170_35_fu_10021_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_44_fu_10015_p2 : 13'd0);

assign select_ln170_37_fu_10051_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_46_fu_10045_p2 : sext_ln170_52_fu_10041_p1);

assign select_ln170_38_fu_12687_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_59_reg_18101 : mul_ln170_10_fu_12682_p2);

assign select_ln170_39_fu_10109_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_47_fu_10103_p2 : zext_ln170_63_fu_10088_p1);

assign select_ln170_3_fu_9261_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_4_fu_9257_p1 : sub_ln170_2_fu_9176_p2);

assign select_ln170_40_fu_10132_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_48_fu_10126_p2 : mul_ln170_11_fu_10120_p2);

assign select_ln170_41_fu_10174_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_66_fu_10170_p1 : sext_ln170_57_fu_10149_p1);

assign select_ln170_42_fu_10212_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_59_fu_10208_p1 : sub_ln170_50_fu_10185_p2);

assign select_ln170_43_fu_12718_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_53_fu_12713_p2 : sext_ln170_61_fu_12709_p1);

assign select_ln170_44_fu_10223_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign select_ln170_45_fu_10240_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_63_fu_10088_p1 : sext_ln170_63_fu_10236_p1);

assign select_ln170_46_fu_10299_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_56_fu_10293_p2 : sext_ln170_64_fu_10267_p1);

assign select_ln170_48_fu_10338_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_57_fu_10332_p2 : sext_ln170_66_fu_10317_p1);

assign select_ln170_4_fu_8565_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd8178 : 13'd8181);

assign select_ln170_50_fu_10381_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_79_fu_10377_p1 : sext_ln170_70_fu_10367_p1);

assign select_ln170_51_fu_10403_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_61_fu_10398_p2 : sub_ln170_60_fu_10392_p2);

assign select_ln170_52_fu_10419_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_62_fu_10414_p2 : zext_ln170_77_fu_10313_p1);

assign select_ln170_53_fu_10471_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_64_fu_10465_p2 : zext_ln170_81_fu_10440_p1);

assign select_ln170_54_fu_10503_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_85_fu_10499_p1 : sub_ln170_65_fu_10493_p2);

assign select_ln170_55_fu_10553_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_68_fu_10547_p2 : sub_ln170_66_fu_10520_p2);

assign select_ln170_56_fu_10570_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_79_fu_10566_p1 : sub_ln170_68_fu_10547_p2);

assign select_ln170_57_fu_10597_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_81_fu_10593_p1 : sub_ln170_70_fu_10581_p2);

assign select_ln170_58_fu_10656_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_87_fu_10652_p1 : sub_ln170_72_fu_10646_p2);

assign select_ln170_59_fu_10673_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_73_fu_10667_p2 : zext_ln170_84_fu_10489_p1);

assign select_ln170_5_fu_9272_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_2_reg_17543 : zext_ln170_8_reg_17526);

assign select_ln170_60_fu_10684_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? shl_ln170_28_fu_10526_p3 : zext_ln170_82_fu_10451_p1);

assign select_ln170_61_fu_10756_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_92_fu_10752_p1 : zext_ln170_92_fu_10731_p1);

assign select_ln170_62_fu_10788_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? add_ln170_18_fu_10782_p2 : zext_ln170_94_fu_10774_p1);

assign select_ln170_65_fu_10809_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_99_fu_10805_p1 : shl_ln170_29_fu_10715_p3);

assign select_ln170_67_fu_12761_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_78_reg_18154 : zext_ln170_92_reg_18144);

assign select_ln170_69_fu_10877_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_103_fu_10847_p1 : sub_ln170_80_fu_10871_p2);

assign select_ln170_6_fu_9277_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd0 : sub_ln170_3_fu_9229_p2);

assign select_ln170_70_fu_10897_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_80_fu_10871_p2 : zext_ln170_106_fu_10893_p1);

assign select_ln170_72_fu_13931_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_20_fu_13926_p2 : sext_ln170_101_fu_13922_p1);

assign select_ln170_73_fu_12780_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 12'd0 : sub_ln170_82_fu_12776_p2);

assign select_ln170_75_fu_12817_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_84_fu_12812_p2 : sub_ln170_83_fu_12797_p2);

assign select_ln170_76_fu_10978_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_107_fu_10974_p1 : sub_ln170_85_fu_10951_p2);

assign select_ln170_77_fu_10989_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_112_fu_10947_p1 : shl_ln170_35_fu_10925_p3);

assign select_ln170_78_fu_11019_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_88_fu_11013_p2 : zext_ln170_109_fu_10922_p1);

assign select_ln170_7_fu_9309_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_8_fu_9303_p2 : sext_ln170_8_fu_9299_p1);

assign select_ln170_80_fu_11057_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_118_fu_11053_p1 : sext_ln170_112_fu_11042_p1);

assign select_ln170_81_fu_12828_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 13'd3 : 13'd8179);

assign select_ln170_82_fu_11068_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 9'd0 : sub_ln170_89_fu_11036_p2);

assign select_ln170_83_fu_11089_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_85_fu_10951_p2 : sub_ln170_90_fu_11083_p2);

assign select_ln170_84_fu_11120_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_120_fu_11100_p1 : add_ln170_20_fu_11114_p2);

assign select_ln170_85_fu_11158_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_116_fu_11154_p1 : sub_ln170_91_fu_11142_p2);

assign select_ln170_86_fu_11203_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_127_fu_11199_p1 : sub_ln170_93_fu_11187_p2);

assign select_ln170_87_fu_11233_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_25_fu_11227_p2 : sext_ln170_119_fu_11223_p1);

assign select_ln170_89_fu_11265_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_93_fu_11187_p2 : sext_ln170_121_fu_11261_p1);

assign select_ln170_8_fu_12578_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? 12'd0 : mul_ln170_3_fu_12573_p2);

assign select_ln170_91_fu_11283_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_119_fu_11223_p1 : mul_ln170_25_fu_11227_p2);

assign select_ln170_92_fu_12883_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_125_fu_12879_p1 : sub_ln170_96_fu_12857_p2);

assign select_ln170_93_fu_11363_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_136_fu_11359_p1 : sext_ln170_127_fu_11337_p1);

assign select_ln170_94_fu_12914_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_137_fu_12910_p1 : sext_ln170_129_fu_12900_p1);

assign select_ln170_96_fu_12968_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_101_fu_12962_p2 : sext_ln170_133_fu_12947_p1);

assign select_ln170_97_fu_12979_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sext_ln170_129_fu_12900_p1 : zext_ln170_137_fu_12910_p1);

assign select_ln170_98_fu_13945_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? shl_ln170_45_reg_18228 : 9'd0);

assign select_ln170_99_fu_13034_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? zext_ln170_146_fu_13030_p1 : sub_ln170_102_fu_13007_p2);

assign select_ln170_9_fu_9375_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? sub_ln170_10_fu_9369_p2 : sext_ln170_10_fu_9343_p1);

assign select_ln170_fu_8696_p3 = ((trunc_ln150_1_reg_15068[0:0] === 1'b1) ? mul_ln170_1_reg_17521 : sext_ln170_fu_8692_p1);

assign select_ln180_10_fu_14603_p3 = ((l2_maxes_idx_load_reg_18677[0:0] === 1'b1) ? l2_maxes_5_1 : l2_maxes_5_0);

assign select_ln180_11_fu_14615_p3 = ((icmp_ln180_5_fu_14610_p2[0:0] === 1'b1) ? add_ln170_130_reg_18618 : select_ln180_10_fu_14603_p3);

assign select_ln180_12_fu_14533_p3 = ((l2_maxes_idx_load_reg_18677[0:0] === 1'b1) ? l2_maxes_6_1 : l2_maxes_6_0);

assign select_ln180_13_fu_14545_p3 = ((icmp_ln180_6_fu_14540_p2[0:0] === 1'b1) ? add_ln170_144_reg_18626 : select_ln180_12_fu_14533_p3);

assign select_ln180_14_fu_14642_p3 = ((l2_maxes_idx_load_reg_18677[0:0] === 1'b1) ? l2_maxes_7_1 : l2_maxes_7_0);

assign select_ln180_15_fu_14654_p3 = ((icmp_ln180_7_fu_14649_p2[0:0] === 1'b1) ? add_ln170_145_reg_18654 : select_ln180_14_fu_14642_p3);

assign select_ln180_1_fu_14267_p3 = ((icmp_ln180_fu_14262_p2[0:0] === 1'b1) ? add_ln170_48_reg_18589 : select_ln180_fu_14254_p3);

assign select_ln180_2_fu_14294_p3 = ((l2_maxes_idx[0:0] === 1'b1) ? l2_maxes_1_1 : l2_maxes_1_0);

assign select_ln180_3_fu_14307_p3 = ((icmp_ln180_1_fu_14302_p2[0:0] === 1'b1) ? add_ln170_67_reg_18497 : select_ln180_2_fu_14294_p3);

assign select_ln180_4_fu_14386_p3 = ((l2_maxes_idx_load_reg_18677[0:0] === 1'b1) ? l2_maxes_2_1 : l2_maxes_2_0);

assign select_ln180_5_fu_14398_p3 = ((icmp_ln180_2_fu_14393_p2[0:0] === 1'b1) ? add_ln170_85_reg_18596 : select_ln180_4_fu_14386_p3);

assign select_ln180_6_fu_14425_p3 = ((l2_maxes_idx_load_reg_18677[0:0] === 1'b1) ? l2_maxes_3_1 : l2_maxes_3_0);

assign select_ln180_7_fu_14437_p3 = ((icmp_ln180_3_fu_14432_p2[0:0] === 1'b1) ? add_ln170_103_reg_18639 : select_ln180_6_fu_14425_p3);

assign select_ln180_8_fu_14494_p3 = ((l2_maxes_idx_load_reg_18677[0:0] === 1'b1) ? l2_maxes_4_1 : l2_maxes_4_0);

assign select_ln180_9_fu_14506_p3 = ((icmp_ln180_4_fu_14501_p2[0:0] === 1'b1) ? add_ln170_112_reg_18646 : select_ln180_8_fu_14494_p3);

assign select_ln180_fu_14254_p3 = ((l2_maxes_idx[0:0] === 1'b1) ? l2_maxes_0_1 : l2_maxes_0_0);

assign select_ln210_fu_14705_p3 = ((icmp_ln210_fu_14678_p2[0:0] === 1'b1) ? 16'd0 : add_ln209_fu_14673_p2);

assign select_ln214_fu_14696_p3 = ((icmp_ln214_fu_14690_p2[0:0] === 1'b1) ? 8'd0 : add_ln213_fu_14685_p2);

assign select_ln223_1_fu_14770_p3 = ((icmp_ln223_fu_14724_p2[0:0] === 1'b1) ? select_ln227_fu_14742_p3 : l1_read_row_offset_l_reg_3481);

assign select_ln223_2_fu_14784_p3 = ((icmp_ln223_fu_14724_p2[0:0] === 1'b1) ? add_ln228_fu_14750_p2 : l2_write_row_offset_1_reg_3505);

assign select_ln223_fu_14756_p3 = ((icmp_ln223_fu_14724_p2[0:0] === 1'b1) ? 32'd512 : add_ln222_fu_14719_p2);

assign select_ln227_fu_14742_p3 = ((icmp_ln227_fu_14736_p2[0:0] === 1'b1) ? 8'd0 : add_ln226_fu_14730_p2);

assign select_ln232_1_fu_14835_p3 = ((icmp_ln232_fu_14797_p2[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_l2_read_row_offset_n_phi_fu_3622_p6);

assign select_ln232_fu_14821_p3 = ((icmp_ln232_fu_14797_p2[0:0] === 1'b1) ? 32'd1024 : add_ln231_fu_14792_p2);

assign select_ln45_10_fu_4766_p3 = ((icmp_ln45_5_fu_4755_p2[0:0] === 1'b1) ? add_ln48_5_fu_4761_p2 : select_ln45_8_reg_15562);

assign select_ln45_11_fu_4773_p3 = ((icmp_ln45_5_fu_4755_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_5_fu_4750_p2);

assign select_ln45_12_fu_4006_p3 = ((icmp_ln45_6_reg_15626[0:0] === 1'b1) ? add_ln48_6_fu_4001_p2 : select_ln45_10_reg_15612);

assign select_ln45_13_fu_4012_p3 = ((icmp_ln45_6_reg_15626[0:0] === 1'b1) ? 8'd0 : add_ln44_6_reg_15621);

assign select_ln45_14_fu_4097_p3 = ((icmp_ln45_7_fu_4050_p2[0:0] === 1'b1) ? add_ln48_7_fu_4056_p2 : select_ln45_12_fu_4006_p3);

assign select_ln45_15_fu_4105_p3 = ((icmp_ln45_7_fu_4050_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_7_fu_4044_p2);

assign select_ln45_1_fu_4177_p3 = ((icmp_ln45_fu_4159_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_fu_4154_p2);

assign select_ln45_2_fu_4254_p3 = ((icmp_ln45_1_fu_4243_p2[0:0] === 1'b1) ? add_ln48_1_fu_4249_p2 : select_ln45_reg_15342);

assign select_ln45_3_fu_4261_p3 = ((icmp_ln45_1_fu_4243_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_1_fu_4238_p2);

assign select_ln45_4_fu_4338_p3 = ((icmp_ln45_2_fu_4327_p2[0:0] === 1'b1) ? add_ln48_2_fu_4333_p2 : select_ln45_2_reg_15382);

assign select_ln45_5_fu_4345_p3 = ((icmp_ln45_2_fu_4327_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_2_fu_4322_p2);

assign select_ln45_6_fu_4422_p3 = ((icmp_ln45_3_fu_4411_p2[0:0] === 1'b1) ? add_ln48_3_fu_4417_p2 : select_ln45_4_reg_15422);

assign select_ln45_7_fu_4429_p3 = ((icmp_ln45_3_fu_4411_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_3_fu_4406_p2);

assign select_ln45_8_fu_4664_p3 = ((icmp_ln45_4_fu_4653_p2[0:0] === 1'b1) ? add_ln48_4_fu_4659_p2 : select_ln45_6_reg_15462);

assign select_ln45_9_fu_4671_p3 = ((icmp_ln45_4_fu_4653_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_4_fu_4648_p2);

assign select_ln45_fu_4170_p3 = ((icmp_ln45_fu_4159_p2[0:0] === 1'b1) ? add_ln48_fu_4165_p2 : l1_write_col_offset_s_reg_15241);

assign select_ln64_fu_3987_p3 = ((icmp_ln64_fu_3981_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_3632_p2);

assign select_ln83_fu_5085_p3 = ((tmp_81_fu_5018_p3[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln84_1_fu_5122_p3 = ((icmp_ln84_1_fu_5098_p2[0:0] === 1'b1) ? add_ln84_1_fu_5116_p2 : add_ln86_1_fu_5110_p2);

assign select_ln84_2_fu_5169_p3 = ((icmp_ln84_2_fu_5151_p2[0:0] === 1'b1) ? add_ln84_2_fu_5163_p2 : add_ln86_2_fu_5157_p2);

assign select_ln84_fu_5059_p3 = ((icmp_ln84_fu_5041_p2[0:0] === 1'b1) ? add_ln84_fu_5053_p2 : add_ln86_fu_5047_p2);

assign sext_ln107_10_fu_7885_p1 = $signed(add_ln107_19_reg_16657);

assign sext_ln107_11_fu_7894_p1 = $signed(add_ln107_4_fu_7888_p2);

assign sext_ln107_12_fu_7903_p1 = $signed(add_ln107_21_reg_16662);

assign sext_ln107_13_fu_7912_p1 = $signed(add_ln107_22_fu_7906_p2);

assign sext_ln107_14_fu_7916_p1 = $signed(add_ln107_25_reg_16722);

assign sext_ln107_15_fu_8068_p1 = $signed(add_ln107_5_reg_16737);

assign sext_ln107_16_fu_7754_p1 = $signed(add_ln107_27_reg_16672);

assign sext_ln107_17_fu_7763_p1 = $signed(add_ln107_28_fu_7757_p2);

assign sext_ln107_18_fu_7772_p1 = $signed(add_ln107_31_reg_16677);

assign sext_ln107_19_fu_7781_p1 = $signed(add_ln107_32_fu_7775_p2);

assign sext_ln107_1_fu_7699_p1 = $signed(add_ln107_1_reg_16647);

assign sext_ln107_20_fu_7791_p1 = $signed(add_ln107_33_fu_7785_p2);

assign sext_ln107_21_fu_7795_p1 = $signed(add_ln107_34_reg_16682);

assign sext_ln107_22_fu_7798_p1 = $signed(add_ln107_36_reg_16687);

assign sext_ln107_23_fu_7807_p1 = $signed(add_ln107_37_fu_7801_p2);

assign sext_ln107_24_fu_7465_p1 = grp_fu_14899_p3;

assign sext_ln107_25_fu_7811_p1 = $signed(add_ln107_41_reg_16692);

assign sext_ln107_26_fu_7820_p1 = $signed(add_ln107_42_fu_7814_p2);

assign sext_ln107_27_fu_7925_p1 = $signed(add_ln107_6_reg_16727);

assign sext_ln107_28_fu_7830_p1 = $signed(add_ln107_43_reg_16697);

assign sext_ln107_29_fu_7839_p1 = $signed(add_ln107_44_fu_7833_p2);

assign sext_ln107_2_fu_7714_p1 = $signed(add_ln107_9_reg_16652);

assign sext_ln107_30_fu_7843_p1 = $signed(add_ln107_45_reg_16702);

assign sext_ln107_31_fu_7852_p1 = $signed(add_ln107_46_fu_7846_p2);

assign sext_ln107_32_fu_7511_p1 = $signed(add_ln107_49_fu_7505_p2);

assign sext_ln107_33_fu_7537_p1 = $signed(add_ln107_52_fu_7531_p2);

assign sext_ln107_34_fu_7862_p1 = $signed(add_ln107_53_reg_16707);

assign sext_ln107_35_fu_7928_p1 = $signed(add_ln107_7_reg_16732);

assign sext_ln107_3_fu_7723_p1 = $signed(add_ln107_10_fu_7717_p2);

assign sext_ln107_4_fu_7882_p1 = $signed(add_ln107_11_reg_16717);

assign sext_ln107_5_fu_7359_p1 = $signed(add_ln107_12_reg_16552);

assign sext_ln107_6_fu_7374_p1 = $signed(add_ln107_14_fu_7368_p2);

assign sext_ln107_7_fu_7384_p1 = $signed(add_ln107_15_fu_7378_p2);

assign sext_ln107_8_fu_7404_p1 = $signed(add_ln107_17_fu_7398_p2);

assign sext_ln107_9_fu_7414_p1 = $signed(add_ln107_18_fu_7408_p2);

assign sext_ln107_fu_7695_p1 = $signed(add_ln107_fu_7689_p2);

assign sext_ln170_100_fu_12773_p1 = mul_ln170_19_reg_18182;

assign sext_ln170_101_fu_13922_p1 = $signed(sub_ln170_81_fu_13916_p2);

assign sext_ln170_102_fu_13938_p1 = $signed(select_ln170_72_fu_13931_p3);

assign sext_ln170_103_fu_12787_p1 = $signed(select_ln170_73_fu_12780_p3);

assign sext_ln170_104_fu_12791_p1 = mul_ln170_21_reg_18187;

assign sext_ln170_105_fu_12794_p1 = mul_ln170_22_reg_18192;

assign sext_ln170_106_fu_12824_p1 = $signed(select_ln170_75_fu_12817_p3);

assign sext_ln170_107_fu_10974_p1 = $signed(sub_ln170_86_fu_10968_p2);

assign sext_ln170_108_fu_10985_p1 = $signed(select_ln170_76_fu_10978_p3);

assign sext_ln170_109_fu_11005_p1 = $signed(sub_ln170_87_fu_11000_p2);

assign sext_ln170_10_fu_9343_p1 = $signed(sub_ln170_9_fu_9337_p2);

assign sext_ln170_110_fu_11026_p1 = $signed(select_ln170_78_fu_11019_p3);

assign sext_ln170_111_fu_11030_p1 = mul_ln170_23_reg_17871;

assign sext_ln170_112_fu_11042_p1 = sub_ln170_89_fu_11036_p2;

assign sext_ln170_113_fu_11064_p1 = $signed(select_ln170_80_fu_11057_p3);

assign sext_ln170_114_fu_11075_p1 = $signed(select_ln170_82_fu_11068_p3);

assign sext_ln170_115_fu_11096_p1 = $signed(select_ln170_83_fu_11089_p3);

assign sext_ln170_116_fu_11154_p1 = $signed(sub_ln170_92_fu_11148_p2);

assign sext_ln170_117_fu_11165_p1 = $signed(select_ln170_85_fu_11158_p3);

assign sext_ln170_118_fu_11210_p1 = $signed(select_ln170_86_fu_11203_p3);

assign sext_ln170_119_fu_11223_p1 = $signed(sub_ln170_94_fu_11217_p2);

assign sext_ln170_11_fu_9382_p1 = $signed(select_ln170_9_fu_9375_p3);

assign sext_ln170_120_fu_11240_p1 = $signed(select_ln170_87_fu_11233_p3);

assign sext_ln170_121_fu_11261_p1 = $signed(sub_ln170_95_fu_11255_p2);

assign sext_ln170_122_fu_11272_p1 = $signed(select_ln170_89_fu_11265_p3);

assign sext_ln170_123_fu_12842_p1 = mul_ln170_27_reg_18202;

assign sext_ln170_124_fu_12845_p1 = $signed(select_ln170_91_reg_18207);

assign sext_ln170_125_fu_12879_p1 = $signed(sub_ln170_97_fu_12873_p2);

assign sext_ln170_126_fu_12890_p1 = $signed(select_ln170_92_fu_12883_p3);

assign sext_ln170_127_fu_11337_p1 = $signed(sub_ln170_98_fu_11331_p2);

assign sext_ln170_128_fu_11370_p1 = $signed(select_ln170_93_fu_11363_p3);

assign sext_ln170_129_fu_12900_p1 = sub_ln170_99_fu_12894_p2;

assign sext_ln170_12_fu_9403_p1 = $signed(sub_ln170_11_fu_9397_p2);

assign sext_ln170_130_fu_12921_p1 = $signed(select_ln170_94_fu_12914_p3);

assign sext_ln170_131_fu_12940_p1 = $signed(sub_ln170_100_fu_12935_p2);

assign sext_ln170_132_fu_13942_p1 = sub_ln170_99_reg_18457;

assign sext_ln170_133_fu_12947_p1 = sub_ln170_96_fu_12857_p2;

assign sext_ln170_134_fu_12975_p1 = $signed(select_ln170_96_fu_12968_p3);

assign sext_ln170_135_fu_12986_p1 = $signed(select_ln170_97_fu_12979_p3);

assign sext_ln170_136_fu_13041_p1 = $signed(select_ln170_99_fu_13034_p3);

assign sext_ln170_137_fu_11476_p1 = sub_ln170_103_fu_11470_p2;

assign sext_ln170_138_fu_11487_p1 = $signed(select_ln170_100_fu_11480_p3);

assign sext_ln170_139_fu_13075_p1 = $signed(select_ln170_101_fu_13068_p3);

assign sext_ln170_13_fu_9424_p1 = $signed(select_ln170_10_fu_9417_p3);

assign sext_ln170_140_fu_13096_p1 = $signed(sub_ln170_105_fu_13091_p2);

assign sext_ln170_141_fu_13955_p1 = $signed(select_ln170_103_reg_18467);

assign sext_ln170_142_fu_13147_p1 = $signed(sub_ln170_108_fu_13141_p2);

assign sext_ln170_143_fu_13156_p1 = $signed(sub_ln170_109_fu_13151_p2);

assign sext_ln170_144_fu_13167_p1 = $signed(select_ln170_104_fu_13160_p3);

assign sext_ln170_145_fu_13171_p1 = sub_ln170_103_reg_18270;

assign sext_ln170_146_fu_13181_p1 = $signed(select_ln170_105_fu_13174_p3);

assign sext_ln170_147_fu_11497_p1 = $signed(select_ln170_107_fu_11491_p3);

assign sext_ln170_148_fu_11542_p1 = $signed(select_ln170_108_fu_11535_p3);

assign sext_ln170_149_fu_11546_p1 = $signed(select_ln170_109_reg_18023);

assign sext_ln170_14_fu_9448_p1 = $signed(sub_ln170_14_fu_9442_p2);

assign sext_ln170_150_fu_13225_p1 = $signed(sub_ln170_113_fu_13219_p2);

assign sext_ln170_151_fu_13977_p1 = $signed(select_ln170_111_fu_13970_p3);

assign sext_ln170_152_fu_13260_p1 = $signed(sub_ln170_115_reg_18289);

assign sext_ln170_153_fu_13276_p1 = $signed(select_ln170_112_fu_13269_p3);

assign sext_ln170_154_fu_13297_p1 = $signed(select_ln170_113_fu_13290_p3);

assign sext_ln170_155_fu_13318_p1 = $signed(sub_ln170_118_fu_13312_p2);

assign sext_ln170_156_fu_11599_p1 = $signed(sub_ln170_119_fu_11593_p2);

assign sext_ln170_157_fu_11628_p1 = $signed(select_ln170_115_fu_11621_p3);

assign sext_ln170_158_fu_11660_p1 = $signed(sub_ln170_122_fu_11654_p2);

assign sext_ln170_159_fu_11671_p1 = $signed(select_ln170_116_fu_11664_p3);

assign sext_ln170_15_fu_9458_p1 = $signed(sub_ln170_15_fu_9452_p2);

assign sext_ln170_160_fu_11697_p1 = $signed(sub_ln170_123_fu_11691_p2);

assign sext_ln170_161_fu_11714_p1 = $signed(select_ln170_117_fu_11707_p3);

assign sext_ln170_162_fu_13981_p1 = mul_ln170_31_reg_18477;

assign sext_ln170_163_fu_11783_p1 = $signed(select_ln170_118_fu_11776_p3);

assign sext_ln170_164_fu_13367_p1 = $signed(sub_ln170_127_fu_13361_p2);

assign sext_ln170_165_fu_13378_p1 = $signed(select_ln170_120_fu_13371_p3);

assign sext_ln170_166_fu_13382_p1 = $signed(select_ln170_121_reg_18304);

assign sext_ln170_167_fu_11818_p1 = $signed(sub_ln170_128_fu_11812_p2);

assign sext_ln170_168_fu_11836_p1 = $signed(sub_ln170_130_fu_11830_p2);

assign sext_ln170_169_fu_11847_p1 = $signed(select_ln170_122_fu_11840_p3);

assign sext_ln170_16_fu_9469_p1 = $signed(select_ln170_11_fu_9462_p3);

assign sext_ln170_170_fu_11888_p1 = $signed(sub_ln170_132_fu_11882_p2);

assign sext_ln170_171_fu_11898_p1 = $signed(select_ln170_126_fu_11892_p3);

assign sext_ln170_172_fu_13427_p1 = $signed(select_ln170_127_fu_13420_p3);

assign sext_ln170_173_fu_13493_p1 = $signed(select_ln170_129_fu_13486_p3);

assign sext_ln170_174_fu_11947_p1 = $signed(add_ln170_31_reg_18048);

assign sext_ln170_175_fu_11956_p1 = $signed(add_ln170_32_fu_11950_p2);

assign sext_ln170_176_fu_13984_p1 = $signed(add_ln170_34_reg_18482);

assign sext_ln170_177_fu_13987_p1 = $signed(add_ln170_36_reg_18487);

assign sext_ln170_178_fu_13996_p1 = $signed(add_ln170_37_fu_13990_p2);

assign sext_ln170_179_fu_11972_p1 = $signed(add_ln170_39_fu_11966_p2);

assign sext_ln170_17_fu_9483_p1 = sub_ln170_16_fu_9477_p2;

assign sext_ln170_180_fu_11982_p1 = $signed(add_ln170_40_fu_11976_p2);

assign sext_ln170_181_fu_13515_p1 = $signed(add_ln170_42_reg_18322);

assign sext_ln170_182_fu_13524_p1 = $signed(add_ln170_43_fu_13518_p2);

assign sext_ln170_183_fu_13528_p1 = $signed(add_ln170_45_reg_18327);

assign sext_ln170_184_fu_13537_p1 = $signed(add_ln170_46_fu_13531_p2);

assign sext_ln170_185_fu_14005_p1 = $signed(add_ln170_47_reg_18492);

assign sext_ln170_186_fu_12051_p1 = $signed(select_ln170_130_fu_12044_p3);

assign sext_ln170_187_fu_12066_p1 = $signed(add_ln170_51_fu_12060_p2);

assign sext_ln170_188_fu_13547_p1 = $signed(add_ln170_53_reg_18337);

assign sext_ln170_189_fu_13550_p1 = $signed(add_ln170_55_reg_18342);

assign sext_ln170_18_fu_9493_p1 = $signed(select_ln170_12_fu_9487_p3);

assign sext_ln170_190_fu_13559_p1 = $signed(add_ln170_56_fu_13553_p2);

assign sext_ln170_191_fu_12100_p1 = $signed(add_ln170_58_fu_12094_p2);

assign sext_ln170_192_fu_12110_p1 = $signed(add_ln170_59_fu_12104_p2);

assign sext_ln170_193_fu_13568_p1 = $signed(add_ln170_61_reg_18347);

assign sext_ln170_194_fu_12132_p1 = $signed(add_ln170_62_fu_12126_p2);

assign sext_ln170_195_fu_12148_p1 = $signed(add_ln170_64_fu_12142_p2);

assign sext_ln170_196_fu_13571_p1 = $signed(add_ln170_65_reg_18352);

assign sext_ln170_197_fu_13580_p1 = $signed(add_ln170_66_fu_13574_p2);

assign sext_ln170_198_fu_12175_p1 = $signed(select_ln170_131_fu_12168_p3);

assign sext_ln170_199_fu_12190_p1 = $signed(add_ln170_69_fu_12184_p2);

assign sext_ln170_19_fu_9510_p1 = $signed(select_ln170_13_fu_9503_p3);

assign sext_ln170_1_fu_9161_p1 = $signed(sub_ln170_1_fu_9155_p2);

assign sext_ln170_200_fu_13597_p1 = $signed(add_ln170_71_fu_13591_p2);

assign sext_ln170_201_fu_13601_p1 = $signed(add_ln170_72_reg_18362);

assign sext_ln170_202_fu_14015_p1 = $signed(add_ln170_74_reg_18504);

assign sext_ln170_203_fu_12212_p1 = $signed(add_ln170_76_fu_12206_p2);

assign sext_ln170_204_fu_12222_p1 = $signed(add_ln170_77_fu_12216_p2);

assign sext_ln170_205_fu_13616_p1 = $signed(add_ln170_79_reg_18367);

assign sext_ln170_206_fu_13619_p1 = $signed(add_ln170_80_reg_18372);

assign sext_ln170_207_fu_13622_p1 = $signed(add_ln170_81_reg_18377);

assign sext_ln170_208_fu_13637_p1 = $signed(add_ln170_83_fu_13631_p2);

assign sext_ln170_209_fu_14023_p1 = $signed(add_ln170_84_reg_18509);

assign sext_ln170_20_fu_9514_p1 = sub_ln170_16_fu_9477_p2;

assign sext_ln170_210_fu_12261_p1 = $signed(select_ln170_132_fu_12254_p3);

assign sext_ln170_211_fu_14038_p1 = add_ln170_87_reg_18514;

assign sext_ln170_212_fu_14047_p1 = $signed(add_ln170_89_reg_18519);

assign sext_ln170_213_fu_14050_p1 = $signed(add_ln170_90_reg_18382);

assign sext_ln170_214_fu_14137_p1 = $signed(add_ln170_92_reg_18608);

assign sext_ln170_215_fu_13653_p1 = $signed(add_ln170_94_reg_18387);

assign sext_ln170_216_fu_13656_p1 = $signed(add_ln170_95_reg_18392);

assign sext_ln170_217_fu_13671_p1 = $signed(add_ln170_97_fu_13665_p2);

assign sext_ln170_218_fu_12289_p1 = $signed(add_ln170_98_fu_12283_p2);

assign sext_ln170_219_fu_12299_p1 = $signed(add_ln170_99_fu_12293_p2);

assign sext_ln170_21_fu_9531_p1 = $signed(select_ln170_14_fu_9524_p3);

assign sext_ln170_220_fu_13675_p1 = $signed(add_ln170_101_reg_18397);

assign sext_ln170_221_fu_14145_p1 = $signed(add_ln170_102_reg_18524);

assign sext_ln170_222_fu_14155_p1 = $signed(add_ln170_104_reg_18402);

assign sext_ln170_223_fu_14158_p1 = $signed(add_ln170_106_reg_18613);

assign sext_ln170_224_fu_14167_p1 = $signed(add_ln170_107_fu_14161_p2);

assign sext_ln170_226_fu_14171_p1 = add_ln170_110_reg_18534;

assign sext_ln170_227_fu_12371_p1 = $signed(select_ln170_134_fu_12364_p3);

assign sext_ln170_228_fu_13704_p1 = $signed(add_ln170_114_fu_13698_p2);

assign sext_ln170_229_fu_13720_p1 = $signed(add_ln170_116_fu_13714_p2);

assign sext_ln170_22_fu_9552_p1 = $signed(select_ln170_15_fu_9545_p3);

assign sext_ln170_230_fu_13724_p1 = $signed(add_ln170_117_reg_18412);

assign sext_ln170_231_fu_13733_p1 = $signed(add_ln170_118_fu_13727_p2);

assign sext_ln170_232_fu_14077_p1 = $signed(add_ln170_119_reg_18544);

assign sext_ln170_233_fu_14085_p1 = add_ln170_121_reg_18549;

assign sext_ln170_234_fu_14088_p1 = $signed(add_ln170_123_reg_18417);

assign sext_ln170_235_fu_14097_p1 = $signed(add_ln170_124_fu_14091_p2);

assign sext_ln170_236_fu_13749_p1 = $signed(add_ln170_125_fu_13743_p2);

assign sext_ln170_237_fu_13753_p1 = $signed(add_ln170_127_reg_18422);

assign sext_ln170_238_fu_14101_p1 = $signed(add_ln170_128_reg_18554);

assign sext_ln170_239_fu_14110_p1 = $signed(add_ln170_129_fu_14104_p2);

assign sext_ln170_23_fu_8764_p1 = $signed(sub_ln170_20_fu_8758_p2);

assign sext_ln170_240_fu_12425_p1 = $signed(sub_ln170_140_fu_12419_p2);

assign sext_ln170_241_fu_12453_p1 = $signed(select_ln170_135_fu_12446_p3);

assign sext_ln170_242_fu_13773_p1 = $signed(add_ln170_132_fu_13767_p2);

assign sext_ln170_243_fu_13789_p1 = $signed(add_ln170_134_fu_13783_p2);

assign sext_ln170_244_fu_13799_p1 = $signed(add_ln170_135_fu_13793_p2);

assign sext_ln170_245_fu_14120_p1 = $signed(add_ln170_137_reg_18564);

assign sext_ln170_246_fu_12463_p1 = $signed(add_ln170_139_fu_12457_p2);

assign sext_ln170_247_fu_12479_p1 = $signed(add_ln170_141_fu_12473_p2);

assign sext_ln170_248_fu_13815_p1 = $signed(add_ln170_142_reg_18427);

assign sext_ln170_249_fu_13818_p1 = grp_fu_14996_p3;

assign sext_ln170_24_fu_9567_p1 = $signed(sub_ln170_21_fu_9562_p2);

assign sext_ln170_250_fu_13821_p1 = $signed(add_ln170_147_reg_18432);

assign sext_ln170_251_fu_14128_p1 = $signed(add_ln170_149_reg_18569);

assign sext_ln170_252_fu_12536_p1 = $signed(select_ln170_136_fu_12529_p3);

assign sext_ln170_253_fu_13847_p1 = $signed(add_ln170_151_fu_13841_p2);

assign sext_ln170_254_fu_14185_p1 = add_ln170_153_reg_18634;

assign sext_ln170_255_fu_14188_p1 = $signed(add_ln170_155_reg_18579);

assign sext_ln170_256_fu_14197_p1 = $signed(add_ln170_156_fu_14191_p2);

assign sext_ln170_257_fu_13869_p1 = $signed(add_ln170_158_reg_18437);

assign sext_ln170_258_fu_13872_p1 = $signed(add_ln170_159_reg_18442);

assign sext_ln170_259_fu_13887_p1 = $signed(add_ln170_161_fu_13881_p2);

assign sext_ln170_25_fu_9606_p1 = $signed(select_ln170_17_fu_9599_p3);

assign sext_ln170_260_fu_13891_p1 = $signed(add_ln170_162_reg_18447);

assign sext_ln170_261_fu_13894_p1 = $signed(add_ln170_164_reg_18452);

assign sext_ln170_262_fu_13903_p1 = $signed(add_ln170_165_fu_13897_p2);

assign sext_ln170_263_fu_14206_p1 = $signed(add_ln170_166_reg_18584);

assign sext_ln170_26_fu_9610_p1 = mul_ln170_6_reg_17919;

assign sext_ln170_27_fu_9630_p1 = sub_ln170_23_fu_9624_p2;

assign sext_ln170_28_fu_12589_p1 = $signed(select_ln170_18_reg_18076);

assign sext_ln170_29_fu_9659_p1 = $signed(select_ln170_19_fu_9652_p3);

assign sext_ln170_2_fu_9210_p1 = $signed(select_ln170_1_fu_9203_p3);

assign sext_ln170_30_fu_9676_p1 = $signed(select_ln170_20_fu_9669_p3);

assign sext_ln170_31_fu_9697_p1 = $signed(select_ln170_21_fu_9690_p3);

assign sext_ln170_32_fu_9705_p1 = sub_ln170_23_fu_9624_p2;

assign sext_ln170_33_fu_9715_p1 = $signed(sub_ln170_28_fu_9709_p2);

assign sext_ln170_34_fu_12592_p1 = $signed(select_ln170_22_reg_18081);

assign sext_ln170_35_fu_12595_p1 = mul_ln170_7_reg_17930;

assign sext_ln170_36_fu_9756_p1 = $signed(select_ln170_24_fu_9749_p3);

assign sext_ln170_37_fu_9797_p1 = $signed(sub_ln170_32_fu_9791_p2);

assign sext_ln170_38_fu_9808_p1 = $signed(select_ln170_25_fu_9801_p3);

assign sext_ln170_39_fu_9826_p1 = sub_ln170_31_fu_9774_p2;

assign sext_ln170_3_fu_9248_p1 = $signed(select_ln170_2_fu_9241_p3);

assign sext_ln170_40_fu_9842_p1 = $signed(select_ln170_26_fu_9835_p3);

assign sext_ln170_41_fu_9859_p1 = $signed(select_ln170_27_fu_9852_p3);

assign sext_ln170_42_fu_12610_p1 = $signed(sub_ln170_35_fu_12604_p2);

assign sext_ln170_43_fu_12626_p1 = $signed(select_ln170_28_fu_12619_p3);

assign sext_ln170_44_fu_9876_p1 = $signed(select_ln170_30_fu_9869_p3);

assign sext_ln170_45_fu_12672_p1 = $signed(select_ln170_31_fu_12665_p3);

assign sext_ln170_46_fu_9924_p1 = $signed(sub_ln170_40_fu_9918_p2);

assign sext_ln170_47_fu_9956_p1 = $signed(select_ln170_32_fu_9949_p3);

assign sext_ln170_48_fu_9986_p1 = $signed(select_ln170_33_fu_9979_p3);

assign sext_ln170_49_fu_9996_p1 = $signed(sub_ln170_43_fu_9990_p2);

assign sext_ln170_4_fu_9257_p1 = $signed(sub_ln170_5_fu_9252_p2);

assign sext_ln170_50_fu_10007_p1 = $signed(select_ln170_34_fu_10000_p3);

assign sext_ln170_51_fu_10028_p1 = $signed(select_ln170_35_fu_10021_p3);

assign sext_ln170_52_fu_10041_p1 = $signed(sub_ln170_45_fu_10035_p2);

assign sext_ln170_53_fu_10058_p1 = $signed(select_ln170_37_fu_10051_p3);

assign sext_ln170_54_fu_12693_p1 = $signed(select_ln170_38_fu_12687_p3);

assign sext_ln170_55_fu_10116_p1 = $signed(select_ln170_39_fu_10109_p3);

assign sext_ln170_56_fu_10139_p1 = $signed(select_ln170_40_fu_10132_p3);

assign sext_ln170_57_fu_10149_p1 = $signed(sub_ln170_49_fu_10143_p2);

assign sext_ln170_58_fu_10181_p1 = $signed(select_ln170_41_fu_10174_p3);

assign sext_ln170_59_fu_10208_p1 = $signed(sub_ln170_51_fu_10202_p2);

assign sext_ln170_5_fu_9268_p1 = $signed(select_ln170_3_fu_9261_p3);

assign sext_ln170_60_fu_10219_p1 = $signed(select_ln170_42_fu_10212_p3);

assign sext_ln170_61_fu_12709_p1 = $signed(sub_ln170_52_fu_12703_p2);

assign sext_ln170_62_fu_12725_p1 = $signed(select_ln170_43_fu_12718_p3);

assign sext_ln170_63_fu_10236_p1 = $signed(sub_ln170_54_fu_10230_p2);

assign sext_ln170_64_fu_10267_p1 = sub_ln170_55_fu_10261_p2;

assign sext_ln170_65_fu_10306_p1 = $signed(select_ln170_46_fu_10299_p3);

assign sext_ln170_66_fu_10317_p1 = sub_ln170_55_fu_10261_p2;

assign sext_ln170_67_fu_10345_p1 = $signed(select_ln170_48_fu_10338_p3);

assign sext_ln170_68_fu_10349_p1 = mul_ln170_14_reg_17840;

assign sext_ln170_69_fu_10357_p1 = $signed(sub_ln170_58_fu_10352_p2);

assign sext_ln170_6_fu_8702_p1 = mul_ln170_reg_17538;

assign sext_ln170_70_fu_10367_p1 = $signed(sub_ln170_59_fu_10361_p2);

assign sext_ln170_71_fu_10388_p1 = $signed(select_ln170_50_fu_10381_p3);

assign sext_ln170_72_fu_10410_p1 = $signed(select_ln170_51_fu_10403_p3);

assign sext_ln170_73_fu_10426_p1 = $signed(select_ln170_52_fu_10419_p3);

assign sext_ln170_74_fu_10461_p1 = $signed(sub_ln170_63_fu_10455_p2);

assign sext_ln170_75_fu_12729_p1 = $signed(select_ln170_53_reg_18124);

assign sext_ln170_76_fu_10510_p1 = $signed(select_ln170_54_fu_10503_p3);

assign sext_ln170_77_fu_10543_p1 = $signed(sub_ln170_67_fu_10537_p2);

assign sext_ln170_78_fu_12732_p1 = $signed(select_ln170_55_reg_18129);

assign sext_ln170_79_fu_10566_p1 = sub_ln170_69_fu_10560_p2;

assign sext_ln170_7_fu_9290_p1 = $signed(sub_ln170_6_fu_9284_p2);

assign sext_ln170_80_fu_10577_p1 = $signed(select_ln170_56_fu_10570_p3);

assign sext_ln170_81_fu_10593_p1 = $signed(sub_ln170_71_fu_10587_p2);

assign sext_ln170_82_fu_10604_p1 = $signed(select_ln170_57_fu_10597_p3);

assign sext_ln170_83_fu_12735_p1 = $signed(add_ln170_10_reg_18134);

assign sext_ln170_84_fu_10620_p1 = $signed(add_ln170_12_fu_10614_p2);

assign sext_ln170_85_fu_10630_p1 = $signed(add_ln170_13_fu_10624_p2);

assign sext_ln170_86_fu_12743_p1 = $signed(add_ln170_15_reg_18139);

assign sext_ln170_87_fu_10652_p1 = sub_ln170_69_fu_10560_p2;

assign sext_ln170_88_fu_10663_p1 = $signed(select_ln170_58_fu_10656_p3);

assign sext_ln170_89_fu_10680_p1 = $signed(select_ln170_59_fu_10673_p3);

assign sext_ln170_8_fu_9299_p1 = $signed(sub_ln170_7_fu_9294_p2);

assign sext_ln170_90_fu_10701_p1 = $signed(sub_ln170_74_fu_10695_p2);

assign sext_ln170_91_fu_10711_p1 = $signed(sub_ln170_75_fu_10705_p2);

assign sext_ln170_92_fu_10752_p1 = $signed(sub_ln170_76_fu_10746_p2);

assign sext_ln170_93_fu_10763_p1 = $signed(select_ln170_61_fu_10756_p3);

assign sext_ln170_94_fu_10799_p1 = mul_ln170_15_reg_17972;

assign sext_ln170_95_fu_10816_p1 = mul_ln170_17_reg_17982;

assign sext_ln170_96_fu_12766_p1 = $signed(select_ln170_67_fu_12761_p3);

assign sext_ln170_97_fu_12770_p1 = mul_ln170_18_reg_18159;

assign sext_ln170_98_fu_10867_p1 = $signed(sub_ln170_79_fu_10861_p2);

assign sext_ln170_99_fu_10904_p1 = $signed(select_ln170_70_fu_10897_p3);

assign sext_ln170_9_fu_9316_p1 = $signed(select_ln170_7_fu_9309_p3);

assign sext_ln170_fu_8692_p1 = $signed(sub_ln170_fu_8686_p2);

assign sext_ln95_10_fu_5985_p1 = $signed(sub_ln95_10_reg_16367);

assign sext_ln95_11_fu_6053_p1 = $signed(sub_ln95_15_fu_6047_p2);

assign sext_ln95_12_fu_7547_p1 = $signed(sub_ln95_16_reg_16557);

assign sext_ln95_13_fu_6086_p1 = $signed(sub_ln95_17_fu_6080_p2);

assign sext_ln95_14_fu_6107_p1 = $signed(sub_ln95_18_fu_6101_p2);

assign sext_ln95_15_fu_6111_p1 = $signed(add_ln95_3_reg_16384);

assign sext_ln95_16_fu_6123_p1 = $signed(add_ln95_5_fu_6117_p2);

assign sext_ln95_17_fu_6130_p1 = $signed(sub_ln95_19_reg_16400);

assign sext_ln95_18_fu_6155_p1 = $signed(add_ln95_6_fu_6150_p2);

assign sext_ln95_19_fu_6165_p1 = $signed(add_ln95_7_fu_6159_p2);

assign sext_ln95_1_fu_5826_p1 = $signed(sub_ln95_1_fu_5820_p2);

assign sext_ln95_20_fu_6191_p1 = $signed(add_ln95_9_fu_6185_p2);

assign sext_ln95_21_fu_6204_p1 = $signed(sub_ln95_21_reg_16412);

assign sext_ln95_22_fu_6247_p1 = $signed(sub_ln95_24_fu_6241_p2);

assign sext_ln95_23_fu_6306_p1 = $signed(sub_ln95_25_fu_6300_p2);

assign sext_ln95_24_fu_6316_p1 = $signed(sub_ln95_26_fu_6310_p2);

assign sext_ln95_25_fu_6367_p1 = $signed(sub_ln95_29_fu_6361_p2);

assign sext_ln95_26_fu_6394_p1 = $signed(sub_ln95_30_fu_6388_p2);

assign sext_ln95_27_fu_6434_p1 = $signed(sub_ln95_31_fu_6428_p2);

assign sext_ln95_28_fu_6461_p1 = $signed(sub_ln95_32_fu_6455_p2);

assign sext_ln95_29_fu_6499_p1 = $signed(sub_ln95_34_fu_6493_p2);

assign sext_ln95_2_fu_5271_p1 = $signed(sub_ln95_2_fu_5265_p2);

assign sext_ln95_30_fu_6535_p1 = $signed(sub_ln95_35_fu_6529_p2);

assign sext_ln95_31_fu_7550_p1 = $signed(sub_ln95_36_reg_16567);

assign sext_ln95_32_fu_6567_p1 = $signed(sub_ln95_73_fu_6561_p2);

assign sext_ln95_33_fu_5581_p1 = $signed(sub_ln95_37_fu_5575_p2);

assign sext_ln95_34_fu_5591_p1 = $signed(sub_ln95_38_fu_5585_p2);

assign sext_ln95_35_fu_6600_p1 = $signed(sub_ln95_39_fu_6594_p2);

assign sext_ln95_36_fu_7553_p1 = $signed(sub_ln95_41_reg_16577);

assign sext_ln95_37_fu_7556_p1 = $signed(add_ln95_14_reg_16582);

assign sext_ln95_38_fu_6688_p1 = $signed(add_ln95_15_fu_6682_p2);

assign sext_ln95_39_fu_7559_p1 = $signed(add_ln95_16_reg_16587);

assign sext_ln95_3_fu_5847_p1 = $signed(sub_ln95_3_fu_5841_p2);

assign sext_ln95_40_fu_6721_p1 = $signed(sub_ln95_44_fu_6715_p2);

assign sext_ln95_41_fu_6728_p1 = sub_ln95_45_reg_16472;

assign sext_ln95_42_fu_6760_p1 = $signed(sub_ln95_47_fu_6754_p2);

assign sext_ln95_43_fu_6819_p1 = $signed(sub_ln95_74_fu_6813_p2);

assign sext_ln95_44_fu_7597_p1 = $signed(sub_ln95_50_fu_7591_p2);

assign sext_ln95_45_fu_6854_p1 = $signed(add_ln95_20_fu_6848_p2);

assign sext_ln95_46_fu_6874_p1 = add_ln95_23_reg_16501;

assign sext_ln95_47_fu_6883_p1 = $signed(add_ln95_24_fu_6877_p2);

assign sext_ln95_48_fu_7621_p1 = $signed(sub_ln95_51_fu_7615_p2);

assign sext_ln95_49_fu_6921_p1 = $signed(sub_ln95_52_fu_6915_p2);

assign sext_ln95_4_fu_5886_p1 = $signed(sub_ln95_4_fu_5880_p2);

assign sext_ln95_50_fu_6957_p1 = $signed(sub_ln95_53_fu_6951_p2);

assign sext_ln95_51_fu_6978_p1 = $signed(sub_ln95_54_fu_6972_p2);

assign sext_ln95_52_fu_6988_p1 = $signed(sub_ln95_55_fu_6982_p2);

assign sext_ln95_53_fu_7004_p1 = $signed(sub_ln95_57_fu_6998_p2);

assign sext_ln95_54_fu_7087_p1 = $signed(add_ln95_26_fu_7081_p2);

assign sext_ln95_55_fu_7097_p1 = $signed(add_ln95_27_fu_7091_p2);

assign sext_ln95_56_fu_7127_p1 = $signed(sub_ln95_60_fu_7121_p2);

assign sext_ln95_57_fu_7179_p1 = $signed(sub_ln95_62_fu_7173_p2);

assign sext_ln95_58_fu_7200_p1 = $signed(add_ln95_29_fu_7194_p2);

assign sext_ln95_59_fu_7645_p1 = $signed(add_ln95_30_reg_16627);

assign sext_ln95_5_fu_5896_p1 = $signed(sub_ln95_5_fu_5890_p2);

assign sext_ln95_60_fu_7216_p1 = $signed(add_ln95_31_fu_7210_p2);

assign sext_ln95_61_fu_7226_p1 = $signed(add_ln95_32_fu_7220_p2);

assign sext_ln95_62_fu_7648_p1 = $signed(add_ln95_33_reg_16632);

assign sext_ln95_63_fu_7242_p1 = $signed(sub_ln95_63_fu_7236_p2);

assign sext_ln95_64_fu_7270_p1 = $signed(sub_ln95_64_fu_7264_p2);

assign sext_ln95_65_fu_7660_p1 = $signed(sub_ln95_65_reg_16637);

assign sext_ln95_68_fu_7344_p1 = sub_ln95_76_fu_7338_p2;

assign sext_ln95_69_fu_7685_p1 = $signed(sub_ln95_69_fu_7679_p2);

assign sext_ln95_6_fu_5931_p1 = $signed(sub_ln95_8_fu_5926_p2);

assign sext_ln95_7_fu_5935_p1 = $signed(add_ln95_reg_16345);

assign sext_ln95_8_fu_5957_p1 = $signed(sub_ln95_9_fu_5952_p2);

assign sext_ln95_9_fu_5976_p1 = $signed(add_ln95_1_reg_16362);

assign sext_ln95_fu_5220_p1 = $signed(sub_ln95_fu_5214_p2);

assign shl_ln170_10_fu_9613_p3 = {{select_ln152_2_reg_17662}, {2'd0}};

assign shl_ln170_11_fu_9732_p3 = {{select_ln152_3_reg_17715}, {1'd0}};

assign shl_ln170_12_fu_9763_p3 = {{select_ln152_3_reg_17715}, {3'd0}};

assign shl_ln170_13_fu_9780_p3 = {{select_ln152_3_reg_17715}, {2'd0}};

assign shl_ln170_14_fu_12630_p3 = {{select_ln152_3_reg_17715}, {4'd0}};

assign shl_ln170_15_fu_9886_p3 = {{select_ln152_4_reg_17419}, {3'd0}};

assign shl_ln170_16_fu_9897_p3 = {{select_ln152_4_reg_17419}, {1'd0}};

assign shl_ln170_17_fu_9907_p3 = {{select_ln152_4_reg_17419}, {4'd0}};

assign shl_ln170_18_fu_9938_p3 = {{select_ln152_4_reg_17419}, {2'd0}};

assign shl_ln170_19_fu_10071_p3 = {{select_ln152_5_reg_17935}, {3'd0}};

assign shl_ln170_1_fu_9165_p3 = {{select_ln152_reg_17131}, {1'd0}};

assign shl_ln170_20_fu_10153_p3 = {{select_ln152_5_reg_17935}, {1'd0}};

assign shl_ln170_21_fu_10250_p3 = {{select_ln152_6_reg_17815}, {2'd0}};

assign shl_ln170_22_fu_10271_p3 = {{select_ln152_6_reg_17815}, {3'd0}};

assign shl_ln170_23_fu_10282_p3 = {{select_ln152_6_reg_17815}, {1'd0}};

assign shl_ln170_24_fu_10321_p3 = {{select_ln152_6_reg_17815}, {4'd0}};

assign shl_ln170_25_fu_10433_p3 = {{select_ln152_7_reg_17946}, {1'd0}};

assign shl_ln170_26_fu_10444_p3 = {{select_ln152_7_reg_17946}, {2'd0}};

assign shl_ln170_27_fu_10478_p3 = {{select_ln152_7_reg_17946}, {4'd0}};

assign shl_ln170_28_fu_10526_p3 = {{select_ln152_7_reg_17946}, {3'd0}};

assign shl_ln170_29_fu_10715_p3 = {{select_ln152_8_reg_17845}, {3'd0}};

assign shl_ln170_2_fu_9182_p3 = {{select_ln152_reg_17131}, {2'd0}};

assign shl_ln170_30_fu_10735_p3 = {{select_ln152_8_reg_17845}, {1'd0}};

assign shl_ln170_31_fu_10767_p3 = {{select_ln152_8_reg_17845}, {2'd0}};

assign shl_ln170_32_fu_10819_p3 = {{select_ln152_8_reg_17845}, {4'd0}};

assign shl_ln170_33_fu_10850_p3 = {{select_ln152_9_reg_17987}, {3'd0}};

assign shl_ln170_34_fu_12801_p3 = {{select_ln152_9_reg_17987}, {1'd0}};

assign shl_ln170_35_fu_10925_p3 = {{select_ln152_10_reg_17855}, {4'd0}};

assign shl_ln170_36_fu_10936_p3 = {{select_ln152_10_reg_17855}, {2'd0}};

assign shl_ln170_37_fu_10957_p3 = {{select_ln152_10_reg_17855}, {3'd0}};

assign shl_ln170_38_fu_11046_p3 = {{select_ln152_10_reg_17855}, {1'd0}};

assign shl_ln170_39_fu_11103_p3 = {{select_ln152_11_reg_17996}, {3'd0}};

assign shl_ln170_3_fu_9214_p3 = {{select_ln152_reg_17131}, {4'd0}};

assign shl_ln170_40_fu_11131_p3 = {{select_ln152_11_reg_17996}, {4'd0}};

assign shl_ln170_41_fu_11172_p3 = {{select_ln152_11_reg_17996}, {1'd0}};

assign shl_ln170_42_fu_11244_p3 = {{select_ln152_11_reg_17996}, {2'd0}};

assign shl_ln170_43_fu_11319_p3 = {{select_ln152_12_fu_11312_p3}, {3'd0}};

assign shl_ln170_44_fu_12862_p3 = {{select_ln152_12_reg_18212}, {2'd0}};

assign shl_ln170_45_fu_11341_p3 = {{select_ln152_12_fu_11312_p3}, {1'd0}};

assign shl_ln170_46_fu_12996_p3 = {{select_ln152_13_reg_18234}, {4'd0}};

assign shl_ln170_47_fu_13013_p3 = {{select_ln152_13_reg_18234}, {3'd0}};

assign shl_ln170_48_fu_11436_p3 = {{select_ln152_14_fu_11425_p3}, {3'd0}};

assign shl_ln170_49_fu_11458_p3 = {{select_ln152_14_fu_11425_p3}, {1'd0}};

assign shl_ln170_4_fu_9347_p3 = {{select_ln152_1_reg_17888}, {4'd0}};

assign shl_ln170_50_fu_13051_p3 = {{select_ln152_14_reg_18242}, {4'd0}};

assign shl_ln170_51_fu_13107_p3 = {{select_ln152_14_reg_18242}, {2'd0}};

assign shl_ln170_52_fu_11501_p3 = {{select_ln152_15_reg_18007}, {4'd0}};

assign shl_ln170_53_fu_11518_p3 = {{select_ln152_15_reg_18007}, {1'd0}};

assign shl_ln170_54_fu_11555_p3 = {{select_ln152_17_fu_11549_p3}, {3'd0}};

assign shl_ln170_55_fu_13188_p3 = {{select_ln152_17_reg_18275}, {1'd0}};

assign shl_ln170_56_fu_13208_p3 = {{select_ln152_17_reg_18275}, {2'd0}};

assign shl_ln170_57_fu_13239_p3 = {{select_ln152_17_reg_18275}, {4'd0}};

assign shl_ln170_58_fu_11581_p3 = {{reg_3825}, {3'd0}};

assign shl_ln170_59_fu_11603_p3 = {{reg_3825}, {1'd0}};

assign shl_ln170_5_fu_9358_p3 = {{select_ln152_1_reg_17888}, {1'd0}};

assign shl_ln170_60_fu_11632_p3 = {{reg_3825}, {4'd0}};

assign shl_ln170_61_fu_11675_p3 = {{reg_3825}, {2'd0}};

assign shl_ln170_62_fu_11740_p3 = {{select_ln152_20_fu_11729_p3}, {4'd0}};

assign shl_ln170_63_fu_11752_p3 = {{select_ln152_20_fu_11729_p3}, {1'd0}};

assign shl_ln170_64_fu_13326_p3 = {{select_ln152_20_reg_18294}, {3'd0}};

assign shl_ln170_65_fu_11800_p3 = {{reg_3821}, {3'd0}};

assign shl_ln170_66_fu_9014_p3 = {{reg_3821}, {2'd0}};

assign shl_ln170_67_fu_11870_p3 = {{reg_3821}, {1'd0}};

assign shl_ln170_68_fu_13396_p3 = {{reg_3821}, {3'd0}};

assign shl_ln170_69_fu_13434_p3 = {{select_ln152_23_reg_18309}, {3'd0}};

assign shl_ln170_6_fu_9386_p3 = {{select_ln152_1_reg_17888}, {3'd0}};

assign shl_ln170_70_fu_13469_p3 = {{select_ln152_23_reg_18309}, {4'd0}};

assign shl_ln170_71_fu_11920_p3 = {{select_ln152_24_reg_18038}, {3'd0}};

assign shl_ln170_72_fu_11931_p3 = {{select_ln152_24_reg_18038}, {1'd0}};

assign shl_ln170_73_fu_12013_p3 = {{select_ln152_24_reg_18038}, {4'd0}};

assign shl_ln170_74_fu_12318_p3 = {{select_ln152_24_reg_18038}, {2'd0}};

assign shl_ln170_75_fu_12408_p3 = {{select_ln152_25_reg_18053}, {3'd0}};

assign shl_ln170_76_fu_12435_p3 = {{select_ln152_25_reg_18053}, {2'd0}};

assign shl_ln170_77_fu_12501_p3 = {{select_ln152_26_reg_18060}, {4'd0}};

assign shl_ln170_78_fu_12512_p3 = {{select_ln152_26_reg_18060}, {1'd0}};

assign shl_ln170_7_fu_8747_p3 = {{select_ln152_2_reg_17662}, {3'd0}};

assign shl_ln170_8_fu_9571_p3 = {{select_ln152_2_reg_17662}, {4'd0}};

assign shl_ln170_9_fu_9582_p3 = {{select_ln152_2_reg_17662}, {1'd0}};

assign shl_ln170_s_fu_9326_p3 = {{select_ln152_1_reg_17888}, {2'd0}};

assign shl_ln1_fu_9144_p3 = {{select_ln152_reg_17131}, {3'd0}};

assign shl_ln95_10_fu_5341_p3 = {{tmp_3_fu_5298_p8}, {2'd0}};

assign shl_ln95_11_fu_5370_p3 = {{tmp_4_fu_5353_p8}, {4'd0}};

assign shl_ln95_12_fu_5941_p3 = {{tmp_4_reg_16350}, {2'd0}};

assign shl_ln95_13_fu_5961_p3 = {{tmp_4_reg_16350}, {3'd0}};

assign shl_ln95_14_fu_5382_p3 = {{tmp_4_fu_5353_p8}, {1'd0}};

assign shl_ln95_15_fu_5988_p3 = {{tmp_5_reg_16163}, {4'd0}};

assign shl_ln95_16_fu_6009_p3 = {{tmp_5_reg_16163}, {1'd0}};

assign shl_ln95_17_fu_6036_p3 = {{tmp_5_reg_16163}, {3'd0}};

assign shl_ln95_18_fu_6066_p3 = {{tmp_6_reg_16372}, {4'd0}};

assign shl_ln95_19_fu_5426_p3 = {{tmp_6_fu_5409_p8}, {2'd0}};

assign shl_ln95_1_fu_5202_p3 = {{tmp_fu_5187_p8}, {2'd0}};

assign shl_ln95_20_fu_6090_p3 = {{tmp_6_reg_16372}, {1'd0}};

assign shl_ln95_21_fu_5461_p3 = {{tmp_7_fu_5450_p8}, {4'd0}};

assign shl_ln95_22_fu_5473_p3 = {{tmp_7_fu_5450_p8}, {1'd0}};

assign shl_ln95_23_fu_5508_p3 = {{tmp_8_fu_5491_p8}, {3'd0}};

assign shl_ln95_24_fu_6213_p3 = {{tmp_8_reg_16405}, {1'd0}};

assign shl_ln95_25_fu_6230_p3 = {{tmp_8_reg_16405}, {4'd0}};

assign shl_ln95_26_fu_6288_p3 = {{tmp_9_fu_6251_p8}, {1'd0}};

assign shl_ln95_27_fu_6329_p3 = {{tmp_10_reg_16417}, {3'd0}};

assign shl_ln95_28_fu_6340_p3 = {{tmp_10_reg_16417}, {1'd0}};

assign shl_ln95_29_fu_6377_p3 = {{tmp_10_reg_16417}, {4'd0}};

assign shl_ln95_2_fu_5809_p3 = {{tmp_1_reg_16315}, {4'd0}};

assign shl_ln95_30_fu_6398_p3 = {{tmp_11_reg_16425}, {3'd0}};

assign shl_ln95_31_fu_6413_p3 = {{tmp_11_reg_16425}, {1'd0}};

assign shl_ln95_32_fu_6444_p3 = {{tmp_12_reg_16431}, {3'd0}};

assign shl_ln95_33_fu_6471_p3 = {{tmp_12_reg_16431}, {4'd0}};

assign shl_ln95_34_fu_6482_p3 = {{tmp_12_reg_16431}, {2'd0}};

assign shl_ln95_35_fu_6517_p3 = {{grp_fu_3829_p8}, {3'd0}};

assign shl_ln95_36_fu_6539_p3 = {{grp_fu_3829_p8}, {4'd0}};

assign shl_ln95_37_fu_5563_p3 = {{tmp_14_fu_5548_p8}, {2'd0}};

assign shl_ln95_38_fu_6583_p3 = {{tmp_14_reg_16440}, {3'd0}};

assign shl_ln95_39_fu_6604_p3 = {{tmp_14_reg_16440}, {1'd0}};

assign shl_ln95_3_fu_5241_p3 = {{tmp_1_fu_5224_p8}, {3'd0}};

assign shl_ln95_40_fu_6627_p3 = {{tmp_15_reg_16452}, {3'd0}};

assign shl_ln95_41_fu_6638_p3 = {{tmp_15_reg_16452}, {1'd0}};

assign shl_ln95_42_fu_6659_p3 = {{tmp_15_reg_16452}, {4'd0}};

assign shl_ln95_43_fu_6704_p3 = {{tmp_15_reg_16452}, {2'd0}};

assign shl_ln95_44_fu_5623_p3 = {{tmp_16_fu_5612_p8}, {4'd0}};

assign shl_ln95_45_fu_5635_p3 = {{tmp_16_fu_5612_p8}, {1'd0}};

assign shl_ln95_46_fu_7572_p3 = {{tmp_16_reg_16462}, {3'd0}};

assign shl_ln95_47_fu_6743_p3 = {{tmp_17_reg_16477}, {3'd0}};

assign shl_ln95_48_fu_6764_p3 = {{tmp_17_reg_16477}, {4'd0}};

assign shl_ln95_49_fu_6775_p3 = {{tmp_17_reg_16477}, {1'd0}};

assign shl_ln95_4_fu_5253_p3 = {{tmp_1_fu_5224_p8}, {1'd0}};

assign shl_ln95_50_fu_6792_p3 = {{tmp_17_reg_16477}, {2'd0}};

assign shl_ln95_51_fu_6826_p3 = {{tmp_18_reg_16487}, {2'd0}};

assign shl_ln95_52_fu_6837_p3 = {{tmp_18_reg_16487}, {3'd0}};

assign shl_ln95_53_fu_7604_p3 = {{tmp_19_reg_16494}, {2'd0}};

assign shl_ln95_54_fu_6893_p3 = {{tmp_19_reg_16494}, {4'd0}};

assign shl_ln95_55_fu_6904_p3 = {{tmp_19_reg_16494}, {1'd0}};

assign shl_ln95_56_fu_6925_p3 = {{tmp_20_reg_16506}, {4'd0}};

assign shl_ln95_57_fu_6936_p3 = {{tmp_20_reg_16506}, {1'd0}};

assign shl_ln95_58_fu_6961_p3 = {{tmp_20_reg_16506}, {3'd0}};

assign shl_ln95_59_fu_7023_p3 = {{tmp_21_fu_7008_p8}, {3'd0}};

assign shl_ln95_5_fu_5830_p3 = {{tmp_1_reg_16315}, {2'd0}};

assign shl_ln95_60_fu_7039_p3 = {{tmp_21_fu_7008_p8}, {1'd0}};

assign shl_ln95_61_fu_7051_p3 = {{tmp_21_fu_7008_p8}, {2'd0}};

assign shl_ln95_62_fu_7063_p3 = {{tmp_21_fu_7008_p8}, {4'd0}};

assign shl_ln95_63_fu_7625_p3 = {{tmp_22_reg_16513}, {2'd0}};

assign shl_ln95_64_fu_7110_p3 = {{tmp_22_reg_16513}, {3'd0}};

assign shl_ln95_65_fu_7131_p3 = {{tmp_22_reg_16513}, {1'd0}};

assign shl_ln95_66_fu_7151_p3 = {{tmp_23_reg_16521}, {3'd0}};

assign shl_ln95_67_fu_7162_p3 = {{tmp_23_reg_16521}, {1'd0}};

assign shl_ln95_68_fu_7183_p3 = {{tmp_23_reg_16521}, {2'd0}};

assign shl_ln95_69_fu_7249_p3 = {{tmp_24_reg_16529}, {2'd0}};

assign shl_ln95_6_fu_5286_p3 = {{tmp_2_fu_5275_p8}, {1'd0}};

assign shl_ln95_70_fu_7280_p3 = {{tmp_24_reg_16529}, {4'd0}};

assign shl_ln95_71_fu_7871_p3 = {{tmp_25_reg_16538}, {3'd0}};

assign shl_ln95_7_fu_5854_p3 = {{tmp_2_reg_16327}, {4'd0}};

assign shl_ln95_8_fu_5865_p3 = {{tmp_2_reg_16327}, {2'd0}};

assign shl_ln95_9_fu_5903_p3 = {{tmp_3_reg_16334}, {4'd0}};

assign shl_ln95_s_fu_5317_p3 = {{tmp_3_fu_5298_p8}, {3'd0}};

assign shl_ln_fu_5791_p3 = {{tmp_reg_16310}, {1'd0}};

assign sub_ln170_100_fu_12935_p2 = (zext_ln170_138_fu_12931_p1 - zext_ln170_133_reg_18222);

assign sub_ln170_101_fu_12962_p2 = (zext_ln170_139_fu_12944_p1 - zext_ln170_140_fu_12958_p1);

assign sub_ln170_102_fu_13007_p2 = (zext_ln170_144_fu_13003_p1 - zext_ln170_142_fu_12990_p1);

assign sub_ln170_103_fu_11470_p2 = (10'd0 - zext_ln170_150_fu_11466_p1);

assign sub_ln170_104_fu_13062_p2 = (zext_ln170_153_fu_13058_p1 - zext_ln170_151_fu_13045_p1);

assign sub_ln170_105_fu_13091_p2 = (zext_ln170_148_reg_18259 - zext_ln170_154_fu_13079_p1);

assign sub_ln170_106_fu_13118_p2 = (zext_ln170_156_fu_13114_p1 - zext_ln170_153_fu_13058_p1);

assign sub_ln170_107_fu_13131_p2 = (13'd0 - zext_ln170_153_fu_13058_p1);

assign sub_ln170_108_fu_13141_p2 = (11'd0 - zext_ln170_157_fu_13137_p1);

assign sub_ln170_109_fu_13151_p2 = ($signed(sext_ln170_142_fu_13147_p1) - $signed(zext_ln170_147_reg_18249));

assign sub_ln170_10_fu_9369_p2 = (zext_ln170_16_fu_9354_p1 - zext_ln170_17_fu_9365_p1);

assign sub_ln170_110_fu_11512_p2 = (13'd0 - zext_ln170_159_fu_11508_p1);

assign sub_ln170_111_fu_11529_p2 = (zext_ln170_159_fu_11508_p1 - zext_ln170_160_fu_11525_p1);

assign sub_ln170_112_fu_9001_p2 = (9'd0 - zext_ln170_161_fu_8997_p1);

assign sub_ln170_113_fu_13219_p2 = (zext_ln170_166_fu_13215_p1 - zext_ln170_162_fu_13185_p1);

assign sub_ln170_114_fu_13254_p2 = (zext_ln170_168_fu_13246_p1 - zext_ln170_169_fu_13250_p1);

assign sub_ln170_115_fu_11567_p2 = (12'd0 - zext_ln170_163_fu_11563_p1);

assign sub_ln170_116_fu_13263_p2 = ($signed(sext_ln170_152_fu_13260_p1) - $signed(zext_ln170_167_fu_13236_p1));

assign sub_ln170_117_fu_13284_p2 = (zext_ln170_168_fu_13246_p1 - zext_ln170_170_fu_13280_p1);

assign sub_ln170_118_fu_13312_p2 = (zext_ln170_171_fu_13308_p1 - zext_ln170_170_fu_13280_p1);

assign sub_ln170_119_fu_11593_p2 = (12'd0 - zext_ln170_174_fu_11589_p1);

assign sub_ln170_11_fu_9397_p2 = (12'd0 - zext_ln170_20_fu_9393_p1);

assign sub_ln170_120_fu_11615_p2 = ($signed(sext_ln170_156_fu_11599_p1) - $signed(zext_ln170_175_fu_11611_p1));

assign sub_ln170_121_fu_11648_p2 = (zext_ln170_175_fu_11611_p1 - zext_ln170_176_fu_11640_p1);

assign sub_ln170_122_fu_11654_p2 = (zext_ln170_174_fu_11589_p1 - zext_ln170_177_fu_11644_p1);

assign sub_ln170_123_fu_11691_p2 = (zext_ln170_179_fu_11687_p1 - zext_ln170_173_fu_11577_p1);

assign sub_ln170_124_fu_11701_p2 = (zext_ln170_176_fu_11640_p1 - zext_ln170_178_fu_11683_p1);

assign sub_ln170_125_fu_11764_p2 = (zext_ln170_182_fu_11748_p1 - zext_ln170_183_fu_11760_p1);

assign sub_ln170_126_fu_11770_p2 = (zext_ln170_181_fu_11736_p1 - zext_ln170_182_fu_11748_p1);

assign sub_ln170_127_fu_13361_p2 = (12'd0 - zext_ln170_184_fu_13333_p1);

assign sub_ln170_128_fu_11812_p2 = (12'd0 - zext_ln170_189_fu_11808_p1);

assign sub_ln170_129_fu_11822_p2 = ($signed(sext_ln170_167_fu_11818_p1) - $signed(zext_ln170_188_reg_17876));

assign sub_ln170_12_fu_9407_p2 = ($signed(sext_ln170_12_fu_9403_p1) - $signed(zext_ln170_19_reg_17898));

assign sub_ln170_130_fu_11830_p2 = (11'd0 - zext_ln170_190_fu_11827_p1);

assign sub_ln170_131_fu_11865_p2 = (zext_ln170_188_reg_17876 - zext_ln170_193_fu_11862_p1);

assign sub_ln170_132_fu_11882_p2 = (10'd0 - zext_ln170_194_fu_11878_p1);

assign sub_ln170_133_fu_13408_p2 = (12'd0 - zext_ln170_196_fu_13404_p1);

assign sub_ln170_134_fu_13414_p2 = (zext_ln170_196_fu_13404_p1 - zext_ln170_195_fu_13392_p1);

assign sub_ln170_135_fu_13480_p2 = (zext_ln170_202_fu_13476_p1 - zext_ln170_200_fu_13462_p1);

assign sub_ln170_136_fu_12024_p2 = (13'd0 - zext_ln170_206_fu_12020_p1);

assign sub_ln170_137_fu_12158_p2 = (zext_ln170_205_fu_12010_p1 - zext_ln170_207_fu_12030_p1);

assign sub_ln170_138_fu_12348_p2 = (zext_ln170_210_fu_12250_p1 - zext_ln170_206_fu_12020_p1);

assign sub_ln170_139_fu_12358_p2 = (zext_ln170_206_fu_12020_p1 - zext_ln170_213_fu_12354_p1);

assign sub_ln170_13_fu_9412_p2 = (zext_ln170_19_reg_17898 - zext_ln170_16_fu_9354_p1);

assign sub_ln170_140_fu_12419_p2 = (12'd0 - zext_ln170_215_fu_12415_p1);

assign sub_ln170_141_fu_12429_p2 = ($signed(sext_ln170_240_fu_12425_p1) - $signed(zext_ln170_214_fu_12405_p1));

assign sub_ln170_142_fu_12523_p2 = (zext_ln170_217_fu_12508_p1 - zext_ln170_218_fu_12519_p1);

assign sub_ln170_14_fu_9442_p2 = (11'd0 - zext_ln170_15_fu_9333_p1);

assign sub_ln170_15_fu_9452_p2 = ($signed(sext_ln170_14_fu_9448_p1) - $signed(zext_ln170_12_fu_9320_p1));

assign sub_ln170_16_fu_9477_p2 = (10'd0 - zext_ln170_23_fu_9473_p1);

assign sub_ln170_17_fu_9497_p2 = (zext_ln170_12_fu_9320_p1 - zext_ln170_20_fu_9393_p1);

assign sub_ln170_18_fu_9518_p2 = (zext_ln170_21_fu_9428_p1 - zext_ln170_20_fu_9393_p1);

assign sub_ln170_19_fu_9539_p2 = (zext_ln170_16_fu_9354_p1 - zext_ln170_24_fu_9535_p1);

assign sub_ln170_1_fu_9155_p2 = (12'd0 - zext_ln170_4_fu_9151_p1);

assign sub_ln170_20_fu_8758_p2 = (12'd0 - zext_ln170_26_fu_8754_p1);

assign sub_ln170_21_fu_9562_p2 = (zext_ln170_28_fu_9559_p1 - zext_ln170_26_reg_17914);

assign sub_ln170_22_fu_9593_p2 = (zext_ln170_29_fu_9578_p1 - zext_ln170_30_fu_9589_p1);

assign sub_ln170_23_fu_9624_p2 = (11'd0 - zext_ln170_31_fu_9620_p1);

assign sub_ln170_24_fu_9634_p2 = (zext_ln170_29_fu_9578_p1 - zext_ln170_25_reg_17909);

assign sub_ln170_25_fu_9646_p2 = (zext_ln170_30_fu_9589_p1 - zext_ln170_29_fu_9578_p1);

assign sub_ln170_26_fu_9663_p2 = (9'd0 - zext_ln170_27_fu_9556_p1);

assign sub_ln170_27_fu_9684_p2 = (10'd0 - zext_ln170_32_fu_9680_p1);

assign sub_ln170_28_fu_9709_p2 = ($signed(sext_ln170_32_fu_9705_p1) - $signed(zext_ln170_28_fu_9559_p1));

assign sub_ln170_29_fu_9719_p2 = (zext_ln170_29_fu_9578_p1 - zext_ln170_33_fu_9701_p1);

assign sub_ln170_2_fu_9176_p2 = ($signed(sext_ln170_1_fu_9161_p1) - $signed(zext_ln170_5_fu_9172_p1));

assign sub_ln170_30_fu_9743_p2 = (10'd0 - zext_ln170_37_fu_9739_p1);

assign sub_ln170_31_fu_9774_p2 = (12'd0 - zext_ln170_40_fu_9770_p1);

assign sub_ln170_32_fu_9791_p2 = (zext_ln170_41_fu_9787_p1 - zext_ln170_39_fu_9760_p1);

assign sub_ln170_33_fu_9830_p2 = ($signed(sext_ln170_39_fu_9826_p1) - $signed(zext_ln170_34_reg_17924));

assign sub_ln170_34_fu_9846_p2 = (zext_ln170_40_fu_9770_p1 - zext_ln170_42_fu_9812_p1);

assign sub_ln170_35_fu_12604_p2 = (9'd0 - zext_ln170_36_fu_12598_p1);

assign sub_ln170_37_fu_9863_p2 = (11'd0 - zext_ln170_41_fu_9787_p1);

assign sub_ln170_38_fu_12657_p2 = (12'd0 - zext_ln170_48_reg_18091);

assign sub_ln170_39_fu_12676_p2 = ($signed(sext_ln170_45_fu_12672_p1) - $signed(zext_ln170_49_fu_12662_p1));

assign sub_ln170_3_fu_9229_p2 = (zext_ln170_9_fu_9221_p1 - zext_ln170_10_fu_9225_p1);

assign sub_ln170_40_fu_9918_p2 = (zext_ln170_52_fu_9914_p1 - zext_ln170_50_fu_9904_p1);

assign sub_ln170_41_fu_9932_p2 = (zext_ln170_53_fu_9928_p1 - zext_ln170_48_fu_9893_p1);

assign sub_ln170_42_fu_9960_p2 = (zext_ln170_48_fu_9893_p1 - zext_ln170_51_reg_17727);

assign sub_ln170_43_fu_9990_p2 = (9'd0 - zext_ln170_46_fu_9880_p1);

assign sub_ln170_44_fu_10015_p2 = (zext_ln170_52_fu_9914_p1 - zext_ln170_57_fu_10011_p1);

assign sub_ln170_45_fu_10035_p2 = (zext_ln170_55_fu_9965_p1 - zext_ln170_47_fu_9883_p1);

assign sub_ln170_46_fu_10045_p2 = (zext_ln170_48_fu_9893_p1 - zext_ln170_53_fu_9928_p1);

assign sub_ln170_47_fu_10103_p2 = (zext_ln170_59_fu_10062_p1 - zext_ln170_64_fu_10099_p1);

assign sub_ln170_48_fu_10126_p2 = (13'd0 - zext_ln170_64_fu_10099_p1);

assign sub_ln170_49_fu_10143_p2 = (zext_ln170_60_fu_10065_p1 - zext_ln170_62_fu_10078_p1);

assign sub_ln170_4_fu_9235_p2 = (13'd0 - zext_ln170_9_fu_9221_p1);

assign sub_ln170_50_fu_10185_p2 = (zext_ln170_64_fu_10099_p1 - zext_ln170_59_fu_10062_p1);

assign sub_ln170_51_fu_10202_p2 = (zext_ln170_61_fu_10068_p1 - zext_ln170_67_fu_10198_p1);

assign sub_ln170_52_fu_12703_p2 = (10'd0 - zext_ln170_69_fu_12700_p1);

assign sub_ln170_53_fu_12713_p2 = (zext_ln170_68_fu_12697_p1 - zext_ln170_64_reg_18108);

assign sub_ln170_54_fu_10230_p2 = (zext_ln170_65_fu_10160_p1 - zext_ln170_62_fu_10078_p1);

assign sub_ln170_55_fu_10261_p2 = (11'd0 - zext_ln170_71_fu_10257_p1);

assign sub_ln170_56_fu_10293_p2 = (zext_ln170_72_fu_10278_p1 - zext_ln170_73_fu_10289_p1);

assign sub_ln170_57_fu_10332_p2 = (zext_ln170_77_fu_10313_p1 - zext_ln170_78_fu_10328_p1);

assign sub_ln170_58_fu_10352_p2 = (zext_ln170_78_fu_10328_p1 - zext_ln170_74_reg_17824);

assign sub_ln170_59_fu_10361_p2 = (zext_ln170_70_fu_10247_p1 - zext_ln170_71_fu_10257_p1);

assign sub_ln170_5_fu_9252_p2 = (zext_ln170_8_reg_17526 - zext_ln170_4_fu_9151_p1);

assign sub_ln170_60_fu_10392_p2 = (12'd0 - zext_ln170_72_fu_10278_p1);

assign sub_ln170_61_fu_10398_p2 = (zext_ln170_72_fu_10278_p1 - zext_ln170_75_reg_17830);

assign sub_ln170_62_fu_10414_p2 = (zext_ln170_74_reg_17824 - zext_ln170_78_fu_10328_p1);

assign sub_ln170_63_fu_10455_p2 = (11'd0 - zext_ln170_82_fu_10451_p1);

assign sub_ln170_64_fu_10465_p2 = ($signed(sext_ln170_74_fu_10461_p1) - $signed(zext_ln170_80_fu_10430_p1));

assign sub_ln170_65_fu_10493_p2 = (zext_ln170_84_fu_10489_p1 - zext_ln170_83_fu_10485_p1);

assign sub_ln170_66_fu_10520_p2 = (zext_ln170_83_fu_10485_p1 - zext_ln170_87_fu_10517_p1);

assign sub_ln170_67_fu_10537_p2 = (12'd0 - zext_ln170_88_fu_10533_p1);

assign sub_ln170_68_fu_10547_p2 = ($signed(sext_ln170_77_fu_10543_p1) - $signed(zext_ln170_85_fu_10499_p1));

assign sub_ln170_69_fu_10560_p2 = (zext_ln170_86_fu_10514_p1 - zext_ln170_82_fu_10451_p1);

assign sub_ln170_6_fu_9284_p2 = (11'd0 - zext_ln170_6_fu_9189_p1);

assign sub_ln170_70_fu_10581_p2 = (zext_ln170_83_fu_10485_p1 - zext_ln170_84_fu_10489_p1);

assign sub_ln170_71_fu_10587_p2 = (zext_ln170_81_fu_10440_p1 - zext_ln170_88_fu_10533_p1);

assign sub_ln170_72_fu_10646_p2 = (zext_ln170_88_fu_10533_p1 - zext_ln170_80_fu_10430_p1);

assign sub_ln170_73_fu_10667_p2 = ($signed(sext_ln170_77_fu_10543_p1) - $signed(zext_ln170_87_fu_10517_p1));

assign sub_ln170_74_fu_10695_p2 = (12'd0 - zext_ln170_89_fu_10691_p1);

assign sub_ln170_75_fu_10705_p2 = ($signed(sext_ln170_90_fu_10701_p1) - $signed(zext_ln170_87_fu_10517_p1));

assign sub_ln170_76_fu_10746_p2 = (10'd0 - zext_ln170_93_fu_10742_p1);

assign sub_ln170_77_fu_12755_p2 = (add_ln170_16_fu_12746_p2 - zext_ln170_100_fu_12752_p1);

assign sub_ln170_78_fu_10834_p2 = (zext_ln170_102_fu_10830_p1 - zext_ln170_101_fu_10826_p1);

assign sub_ln170_79_fu_10861_p2 = (12'd0 - zext_ln170_104_fu_10857_p1);

assign sub_ln170_7_fu_9294_p2 = ($signed(sext_ln170_7_fu_9290_p1) - $signed(zext_ln170_8_reg_17526));

assign sub_ln170_80_fu_10871_p2 = ($signed(sext_ln170_98_fu_10867_p1) - $signed(zext_ln170_103_fu_10847_p1));

assign sub_ln170_81_fu_13916_p2 = (9'd0 - zext_ln170_107_fu_13913_p1);

assign sub_ln170_82_fu_12776_p2 = (zext_ln170_104_reg_18169 - zext_ln170_105_reg_18176);

assign sub_ln170_83_fu_12797_p2 = (zext_ln170_105_reg_18176 - zext_ln170_104_reg_18169);

assign sub_ln170_84_fu_12812_p2 = (zext_ln170_104_reg_18169 - zext_ln170_108_fu_12808_p1);

assign sub_ln170_85_fu_10951_p2 = (zext_ln170_110_fu_10932_p1 - zext_ln170_111_fu_10943_p1);

assign sub_ln170_86_fu_10968_p2 = (12'd0 - zext_ln170_113_fu_10964_p1);

assign sub_ln170_87_fu_11000_p2 = (zext_ln170_114_reg_17865 - zext_ln170_115_fu_10996_p1);

assign sub_ln170_88_fu_11013_p2 = (zext_ln170_109_fu_10922_p1 - zext_ln170_116_fu_11009_p1);

assign sub_ln170_89_fu_11036_p2 = (9'd0 - zext_ln170_117_fu_11033_p1);

assign sub_ln170_8_fu_9303_p2 = (zext_ln170_10_fu_9225_p1 - zext_ln170_9_fu_9221_p1);

assign sub_ln170_90_fu_11083_p2 = ($signed(sext_ln170_107_fu_10974_p1) - $signed(zext_ln170_119_fu_11079_p1));

assign sub_ln170_91_fu_11142_p2 = (13'd0 - zext_ln170_123_fu_11138_p1);

assign sub_ln170_92_fu_11148_p2 = (zext_ln170_121_fu_11110_p1 - zext_ln170_120_fu_11100_p1);

assign sub_ln170_93_fu_11187_p2 = (zext_ln170_126_fu_11183_p1 - zext_ln170_123_fu_11138_p1);

assign sub_ln170_94_fu_11217_p2 = (9'd0 - zext_ln170_124_fu_11169_p1);

assign sub_ln170_95_fu_11255_p2 = (11'd0 - zext_ln170_129_fu_11251_p1);

assign sub_ln170_96_fu_12857_p2 = (zext_ln170_133_reg_18222 - zext_ln170_130_fu_12848_p1);

assign sub_ln170_97_fu_12873_p2 = (11'd0 - zext_ln170_134_fu_12869_p1);

assign sub_ln170_98_fu_11331_p2 = (12'd0 - zext_ln170_133_fu_11327_p1);

assign sub_ln170_99_fu_12894_p2 = (zext_ln170_132_fu_12854_p1 - zext_ln170_134_fu_12869_p1);

assign sub_ln170_9_fu_9337_p2 = (zext_ln170_15_fu_9333_p1 - zext_ln170_14_fu_9323_p1);

assign sub_ln170_fu_8686_p2 = (9'd0 - zext_ln170_2_fu_8683_p1);

assign sub_ln95_10_fu_5400_p2 = (zext_ln95_28_fu_5390_p1 - zext_ln95_24_fu_5378_p1);

assign sub_ln95_12_fu_6003_p2 = ($signed(sext_ln95_4_fu_5886_p1) - $signed(zext_ln95_31_fu_5999_p1));

assign sub_ln95_13_fu_6024_p2 = (zext_ln95_30_fu_5995_p1 - zext_ln95_33_fu_6020_p1);

assign sub_ln95_14_fu_6030_p2 = (sub_ln95_13_fu_6024_p2 - zext_ln95_16_fu_5876_p1);

assign sub_ln95_15_fu_6047_p2 = (zext_ln95_32_fu_6016_p1 - zext_ln95_34_fu_6043_p1);

assign sub_ln95_16_fu_6060_p2 = (sub_ln95_7_fu_5920_p2 - zext_ln95_35_fu_6057_p1);

assign sub_ln95_17_fu_6080_p2 = (zext_ln95_36_fu_6073_p1 - zext_ln95_38_fu_6077_p1);

assign sub_ln95_18_fu_6101_p2 = ($signed(sext_ln95_7_fu_5935_p1) - $signed(zext_ln95_39_fu_6097_p1));

assign sub_ln95_19_fu_5485_p2 = (zext_ln95_43_fu_5481_p1 - zext_ln95_42_fu_5469_p1);

assign sub_ln95_1_fu_5820_p2 = (zext_ln95_7_fu_5816_p1 - zext_ln95_6_fu_5806_p1);

assign sub_ln95_20_fu_6179_p2 = (add_ln95_2_fu_5979_p2 - zext_ln95_45_fu_6175_p1);

assign sub_ln95_21_fu_5520_p2 = (12'd0 - zext_ln95_47_fu_5516_p1);

assign sub_ln95_22_fu_6207_p2 = ($signed(sext_ln95_21_fu_6204_p1) - $signed(zext_ln95_46_fu_6201_p1));

assign sub_ln95_23_fu_6224_p2 = ($signed(sext_ln95_21_fu_6204_p1) - $signed(zext_ln95_48_fu_6220_p1));

assign sub_ln95_24_fu_6241_p2 = (zext_ln95_49_fu_6237_p1 - zext_ln95_46_fu_6201_p1);

assign sub_ln95_25_fu_6300_p2 = (zext_ln95_51_fu_6274_p1 - zext_ln95_53_fu_6296_p1);

assign sub_ln95_26_fu_6310_p2 = ($signed(sext_ln95_14_fu_6107_p1) - $signed(zext_ln95_52_fu_6284_p1));

assign sub_ln95_27_fu_6320_p2 = ($signed(sext_ln95_16_fu_6123_p1) - $signed(zext_ln95_52_fu_6284_p1));

assign sub_ln95_28_fu_6355_p2 = (add_ln95_8_fu_6169_p2 - zext_ln95_57_fu_6351_p1);

assign sub_ln95_29_fu_6361_p2 = (zext_ln95_55_fu_6336_p1 - zext_ln95_54_fu_6326_p1);

assign sub_ln95_2_fu_5265_p2 = (zext_ln95_9_fu_5249_p1 - zext_ln95_10_fu_5261_p1);

assign sub_ln95_30_fu_6388_p2 = (add_ln95_10_fu_6195_p2 - zext_ln95_58_fu_6384_p1);

assign sub_ln95_31_fu_6428_p2 = (zext_ln95_62_fu_6424_p1 - zext_ln95_60_fu_6409_p1);

assign sub_ln95_32_fu_6455_p2 = (12'd0 - zext_ln95_65_fu_6451_p1);

assign sub_ln95_33_fu_6465_p2 = ($signed(sext_ln95_28_fu_6461_p1) - $signed(zext_ln95_64_fu_6441_p1));

assign sub_ln95_34_fu_6493_p2 = (zext_ln95_67_fu_6489_p1 - zext_ln95_66_fu_6478_p1);

assign sub_ln95_35_fu_6529_p2 = (zext_ln95_70_fu_6525_p1 - zext_ln95_69_fu_6513_p1);

assign sub_ln95_36_fu_6551_p2 = (add_ln95_11_fu_6371_p2 - zext_ln95_71_fu_6547_p1);

assign sub_ln95_37_fu_5575_p2 = (11'd0 - zext_ln95_76_fu_5571_p1);

assign sub_ln95_38_fu_5585_p2 = ($signed(sext_ln95_33_fu_5581_p1) - $signed(zext_ln95_74_fu_5559_p1));

assign sub_ln95_39_fu_6594_p2 = (12'd0 - zext_ln95_77_fu_6590_p1);

assign sub_ln95_3_fu_5841_p2 = (zext_ln95_11_fu_5837_p1 - zext_ln95_7_fu_5816_p1);

assign sub_ln95_40_fu_6615_p2 = ($signed(sext_ln95_35_fu_6600_p1) - $signed(zext_ln95_78_fu_6611_p1));

assign sub_ln95_41_fu_6653_p2 = (zext_ln95_81_fu_6634_p1 - zext_ln95_83_fu_6649_p1);

assign sub_ln95_42_fu_6670_p2 = (zext_ln95_84_fu_6666_p1 - zext_ln95_82_fu_6645_p1);

assign sub_ln95_43_fu_6698_p2 = (add_ln95_12_fu_6503_p2 - zext_ln95_79_fu_6621_p1);

assign sub_ln95_44_fu_6715_p2 = (zext_ln95_85_fu_6711_p1 - zext_ln95_80_fu_6624_p1);

assign sub_ln95_45_fu_5647_p2 = (zext_ln95_88_fu_5643_p1 - zext_ln95_86_fu_5631_p1);

assign sub_ln95_46_fu_7583_p2 = (add_ln95_13_reg_16572 - zext_ln95_89_fu_7579_p1);

assign sub_ln95_47_fu_6754_p2 = (zext_ln95_92_fu_6750_p1 - zext_ln95_90_fu_6737_p1);

assign sub_ln95_48_fu_6786_p2 = (zext_ln95_93_fu_6771_p1 - zext_ln95_94_fu_6782_p1);

assign sub_ln95_4_fu_5880_p2 = (zext_ln95_14_fu_5861_p1 - zext_ln95_16_fu_5876_p1);

assign sub_ln95_50_fu_7591_p2 = (add_ln95_17_fu_7562_p2 - zext_ln95_99_fu_7588_p1);

assign sub_ln95_51_fu_7615_p2 = (add_ln95_19_fu_7568_p2 - zext_ln95_104_fu_7611_p1);

assign sub_ln95_52_fu_6915_p2 = (zext_ln95_105_fu_6900_p1 - zext_ln95_106_fu_6911_p1);

assign sub_ln95_53_fu_6951_p2 = (zext_ln95_109_fu_6947_p1 - zext_ln95_107_fu_6932_p1);

assign sub_ln95_54_fu_6972_p2 = (zext_ln95_110_fu_6968_p1 - zext_ln95_108_fu_6943_p1);

assign sub_ln95_55_fu_6982_p2 = (12'd0 - zext_ln95_110_fu_6968_p1);

assign sub_ln95_56_fu_6992_p2 = ($signed(sext_ln95_52_fu_6988_p1) - $signed(zext_ln95_109_fu_6947_p1));

assign sub_ln95_57_fu_6998_p2 = (zext_ln95_108_fu_6943_p1 - zext_ln95_110_fu_6968_p1);

assign sub_ln95_58_fu_7075_p2 = (zext_ln95_114_fu_7047_p1 - zext_ln95_116_fu_7071_p1);

assign sub_ln95_59_fu_7636_p2 = ($signed(sext_ln95_48_fu_7621_p1) - $signed(zext_ln95_118_fu_7632_p1));

assign sub_ln95_5_fu_5890_p2 = (zext_ln95_15_fu_5872_p1 - zext_ln95_12_fu_5851_p1);

assign sub_ln95_60_fu_7121_p2 = (12'd0 - zext_ln95_120_fu_7117_p1);

assign sub_ln95_61_fu_7142_p2 = ($signed(sext_ln95_56_fu_7127_p1) - $signed(zext_ln95_121_fu_7138_p1));

assign sub_ln95_62_fu_7173_p2 = (zext_ln95_123_fu_7158_p1 - zext_ln95_124_fu_7169_p1);

assign sub_ln95_63_fu_7236_p2 = (zext_ln95_124_fu_7169_p1 - zext_ln95_123_fu_7158_p1);

assign sub_ln95_64_fu_7264_p2 = (11'd0 - zext_ln95_129_fu_7260_p1);

assign sub_ln95_65_fu_7274_p2 = ($signed(sext_ln95_64_fu_7270_p1) - $signed(zext_ln95_127_fu_7246_p1));

assign sub_ln95_66_fu_7291_p2 = (zext_ln95_128_fu_7256_p1 - zext_ln95_130_fu_7287_p1);

assign sub_ln95_67_fu_7663_p2 = (add_ln95_28_reg_16617 - zext_ln95_126_fu_7657_p1);

assign sub_ln95_68_fu_7671_p2 = (add_ln95_25_reg_16612 - zext_ln95_134_fu_7668_p1);

assign sub_ln95_69_fu_7679_p2 = (add_ln95_34_fu_7651_p2 - zext_ln95_138_fu_7676_p1);

assign sub_ln95_6_fu_5914_p2 = (zext_ln95_20_fu_5910_p1 - zext_ln95_18_fu_5900_p1);

assign sub_ln95_70_fu_5329_p2 = (zext_ln95_19_fu_5313_p1 - zext_ln95_21_fu_5325_p1);

assign sub_ln95_71_fu_6144_p2 = (zext_ln95_41_fu_6127_p1 - zext_ln95_44_fu_6140_p1);

assign sub_ln95_72_fu_6278_p2 = (zext_ln95_50_fu_6262_p1 - zext_ln95_51_fu_6274_p1);

assign sub_ln95_73_fu_6561_p2 = (zext_ln95_68_fu_6509_p1 - zext_ln95_72_fu_6557_p1);

assign sub_ln95_74_fu_6813_p2 = (zext_ln95_91_fu_6740_p1 - zext_ln95_96_fu_6809_p1);

assign sub_ln95_75_fu_7308_p2 = (zext_ln95_127_fu_7246_p1 - zext_ln95_131_fu_7304_p1);

assign sub_ln95_76_fu_7338_p2 = (zext_ln95_136_fu_7324_p1 - zext_ln95_137_fu_7334_p1);

assign sub_ln95_7_fu_5920_p2 = (sub_ln95_6_fu_5914_p2 - zext_ln95_3_fu_5802_p1);

assign sub_ln95_8_fu_5926_p2 = (zext_ln95_21_reg_16340 - zext_ln95_2_fu_5798_p1);

assign sub_ln95_9_fu_5952_p2 = (zext_ln95_24_reg_16357 - zext_ln95_25_fu_5948_p1);

assign sub_ln95_fu_5214_p2 = (zext_ln95_5_fu_5210_p1 - zext_ln95_1_fu_5198_p1);

assign tmp_28_fu_4881_p4 = {{l1_iteration_load_reg_15037[31:10]}};

assign tmp_5_fu_5067_p7 = ((icmp_ln84_fu_5041_p2[0:0] === 1'b1) ? add_ln84_fu_5053_p2 : add_ln86_fu_5047_p2);

assign tmp_79_fu_6133_p3 = {{tmp_7_reg_16394}, {3'd0}};

assign tmp_80_fu_6266_p3 = {{tmp_9_fu_6251_p8}, {4'd0}};

assign tmp_81_fu_5018_p3 = l1_iteration_load_reg_15037[32'd1];

assign tmp_82_fu_7297_p3 = {{tmp_24_reg_16529}, {3'd0}};

assign tmp_83_fu_7327_p3 = {{tmp_29_reg_16546}, {4'd0}};

assign tmp_84_fu_3882_p3 = l2_iteration[32'd9];

assign tmp_85_fu_8211_p3 = l2_iteration_load_reg_15060[32'd1];

assign tmp_86_fu_8320_p3 = l2_iteration_load_reg_15060[32'd2];

assign tmp_87_fu_10092_p3 = {{select_ln152_5_reg_17935}, {4'd0}};

assign tmp_88_fu_10191_p3 = {{select_ln152_5_reg_17935}, {2'd0}};

assign tmp_89_fu_12951_p3 = {{select_ln152_12_reg_18212}, {4'd0}};

assign tmp_90_fu_9022_p3 = {{reg_3821}, {4'd0}};

assign trunc_ln122_fu_8033_p1 = l2_write_row_offset_2_reg_15713[2:0];

assign trunc_ln150_1_fu_3872_p1 = l2_iteration[0:0];

assign trunc_ln150_fu_3868_p1 = l2_iteration[2:0];

assign trunc_ln159_fu_8331_p1 = l2_read_row_offset[2:0];

assign trunc_ln36_1_fu_3854_p1 = l1_iteration[8:0];

assign trunc_ln36_fu_3850_p1 = l1_iteration[1:0];

assign trunc_ln43_1_fu_3972_p1 = l1_write_row_offset[2:0];

assign trunc_ln43_2_fu_4234_p1 = select_ln45_1_fu_4177_p3[1:0];

assign trunc_ln43_3_fu_4318_p1 = select_ln45_3_fu_4261_p3[1:0];

assign trunc_ln43_4_fu_4402_p1 = select_ln45_5_fu_4345_p3[1:0];

assign trunc_ln43_5_fu_4486_p1 = select_ln45_7_fu_4429_p3[1:0];

assign trunc_ln43_6_fu_4728_p1 = select_ln45_9_fu_4671_p3[1:0];

assign trunc_ln43_7_fu_4830_p1 = select_ln45_11_fu_4773_p3[1:0];

assign trunc_ln43_8_fu_4040_p1 = select_ln45_13_fu_4012_p3[1:0];

assign trunc_ln43_fu_3968_p1 = l1_channel_idx[1:0];

assign trunc_ln681_1_fu_4494_p1 = weights_V_data_V_dout[7:0];

assign trunc_ln681_fu_3920_p1 = in_r_TDATA[7:0];

assign trunc_ln74_fu_4910_p1 = l1_iteration_load_reg_15037[0:0];

assign trunc_ln83_fu_5033_p1 = l1_read_row_offset_l_1_reg_15701[2:0];

assign xor_ln150_fu_3890_p2 = (tmp_84_fu_3882_p3 ^ 1'd1);

assign xor_ln183_fu_14326_p2 = (l2_maxes_idx ^ 1'd1);

assign zext_ln107_1_fu_7739_p1 = add_ln107_24_reg_16667;

assign zext_ln107_3_fu_7478_p1 = grp_fu_14881_p3;

assign zext_ln107_4_fu_7527_p1 = add_ln107_51_fu_7521_p2;

assign zext_ln107_fu_7394_p1 = add_ln107_16_fu_7388_p2;

assign zext_ln122_fu_8005_p1 = l2_write_col_offset;

assign zext_ln155_fu_8218_p1 = tmp_85_fu_8211_p3;

assign zext_ln159_1_fu_8327_p1 = tmp_86_fu_8320_p3;

assign zext_ln159_2_fu_8335_p1 = tmp_86_fu_8320_p3;

assign zext_ln159_3_fu_8508_p1 = or_ln1_fu_8500_p3;

assign zext_ln159_4_fu_8512_p1 = or_ln1_fu_8500_p3;

assign zext_ln159_fu_8228_p1 = local_col_index_fu_8222_p2;

assign zext_ln170_100_fu_12752_p1 = select_ln170_65_reg_18149;

assign zext_ln170_101_fu_10826_p1 = shl_ln170_32_fu_10819_p3;

assign zext_ln170_102_fu_10830_p1 = shl_ln170_31_fu_10767_p3;

assign zext_ln170_103_fu_10847_p1 = select_ln152_9_reg_17987;

assign zext_ln170_104_fu_10857_p1 = shl_ln170_33_fu_10850_p3;

assign zext_ln170_105_fu_10884_p1 = select_ln152_9_reg_17987;

assign zext_ln170_106_fu_10893_p1 = add_ln170_19_fu_10887_p2;

assign zext_ln170_107_fu_13913_p1 = select_ln152_9_reg_17987;

assign zext_ln170_108_fu_12808_p1 = shl_ln170_34_fu_12801_p3;

assign zext_ln170_109_fu_10922_p1 = select_ln152_10_reg_17855;

assign zext_ln170_10_fu_9225_p1 = shl_ln170_2_fu_9182_p3;

assign zext_ln170_110_fu_10932_p1 = shl_ln170_35_fu_10925_p3;

assign zext_ln170_111_fu_10943_p1 = shl_ln170_36_fu_10936_p3;

assign zext_ln170_112_fu_10947_p1 = shl_ln170_36_fu_10936_p3;

assign zext_ln170_113_fu_10964_p1 = shl_ln170_37_fu_10957_p3;

assign zext_ln170_114_fu_8662_p1 = select_ln152_10_fu_8657_p3;

assign zext_ln170_115_fu_10996_p1 = select_ln170_77_fu_10989_p3;

assign zext_ln170_116_fu_11009_p1 = shl_ln170_36_fu_10936_p3;

assign zext_ln170_117_fu_11033_p1 = select_ln152_10_reg_17855;

assign zext_ln170_118_fu_11053_p1 = shl_ln170_38_fu_11046_p3;

assign zext_ln170_119_fu_11079_p1 = shl_ln170_38_fu_11046_p3;

assign zext_ln170_120_fu_11100_p1 = select_ln152_11_reg_17996;

assign zext_ln170_121_fu_11110_p1 = shl_ln170_39_fu_11103_p3;

assign zext_ln170_122_fu_11127_p1 = select_ln170_84_fu_11120_p3;

assign zext_ln170_123_fu_11138_p1 = shl_ln170_40_fu_11131_p3;

assign zext_ln170_124_fu_11169_p1 = select_ln152_11_reg_17996;

assign zext_ln170_125_fu_11179_p1 = shl_ln170_41_fu_11172_p3;

assign zext_ln170_126_fu_11183_p1 = shl_ln170_41_fu_11172_p3;

assign zext_ln170_127_fu_11199_p1 = add_ln170_21_fu_11193_p2;

assign zext_ln170_128_fu_11214_p1 = select_ln152_11_reg_17996;

assign zext_ln170_129_fu_11251_p1 = shl_ln170_42_fu_11244_p3;

assign zext_ln170_12_fu_9320_p1 = select_ln152_1_reg_17888;

assign zext_ln170_130_fu_12848_p1 = select_ln152_12_reg_18212;

assign zext_ln170_131_fu_12851_p1 = select_ln152_12_reg_18212;

assign zext_ln170_132_fu_12854_p1 = select_ln152_12_reg_18212;

assign zext_ln170_133_fu_11327_p1 = shl_ln170_43_fu_11319_p3;

assign zext_ln170_134_fu_12869_p1 = shl_ln170_44_fu_12862_p3;

assign zext_ln170_135_fu_11349_p1 = shl_ln170_45_fu_11341_p3;

assign zext_ln170_136_fu_11359_p1 = add_ln170_22_fu_11353_p2;

assign zext_ln170_137_fu_12910_p1 = add_ln170_23_fu_12904_p2;

assign zext_ln170_138_fu_12931_p1 = select_ln170_106_fu_12925_p3;

assign zext_ln170_139_fu_12944_p1 = select_ln152_12_reg_18212;

assign zext_ln170_13_fu_12585_p1 = select_ln170_8_fu_12578_p3;

assign zext_ln170_140_fu_12958_p1 = tmp_89_fu_12951_p3;

assign zext_ln170_142_fu_12990_p1 = select_ln152_13_reg_18234;

assign zext_ln170_143_fu_12993_p1 = select_ln152_13_reg_18234;

assign zext_ln170_144_fu_13003_p1 = shl_ln170_46_fu_12996_p3;

assign zext_ln170_145_fu_13020_p1 = shl_ln170_47_fu_13013_p3;

assign zext_ln170_146_fu_13030_p1 = add_ln170_24_fu_13024_p2;

assign zext_ln170_147_fu_11432_p1 = select_ln152_14_fu_11425_p3;

assign zext_ln170_148_fu_11444_p1 = shl_ln170_48_fu_11436_p3;

assign zext_ln170_149_fu_11454_p1 = add_ln170_25_fu_11448_p2;

assign zext_ln170_14_fu_9323_p1 = select_ln152_1_reg_17888;

assign zext_ln170_150_fu_11466_p1 = shl_ln170_49_fu_11458_p3;

assign zext_ln170_151_fu_13045_p1 = select_ln152_14_reg_18242;

assign zext_ln170_152_fu_13048_p1 = shl_ln170_48_reg_18254;

assign zext_ln170_153_fu_13058_p1 = shl_ln170_50_fu_13051_p3;

assign zext_ln170_154_fu_13079_p1 = shl_ln170_49_reg_18265;

assign zext_ln170_155_fu_13087_p1 = add_ln170_26_fu_13082_p2;

assign zext_ln170_156_fu_13114_p1 = shl_ln170_51_fu_13107_p3;

assign zext_ln170_157_fu_13137_p1 = shl_ln170_51_fu_13107_p3;

assign zext_ln170_159_fu_11508_p1 = shl_ln170_52_fu_11501_p3;

assign zext_ln170_15_fu_9333_p1 = shl_ln170_s_fu_9326_p3;

assign zext_ln170_160_fu_11525_p1 = shl_ln170_53_fu_11518_p3;

assign zext_ln170_161_fu_8997_p1 = select_ln152_16_fu_8990_p3;

assign zext_ln170_162_fu_13185_p1 = select_ln152_17_reg_18275;

assign zext_ln170_163_fu_11563_p1 = shl_ln170_54_fu_11555_p3;

assign zext_ln170_164_fu_13195_p1 = shl_ln170_55_fu_13188_p3;

assign zext_ln170_165_fu_13204_p1 = add_ln170_27_fu_13199_p2;

assign zext_ln170_166_fu_13215_p1 = shl_ln170_56_fu_13208_p3;

assign zext_ln170_167_fu_13236_p1 = select_ln152_17_reg_18275;

assign zext_ln170_168_fu_13246_p1 = shl_ln170_57_fu_13239_p3;

assign zext_ln170_169_fu_13250_p1 = shl_ln170_55_fu_13188_p3;

assign zext_ln170_16_fu_9354_p1 = shl_ln170_4_fu_9347_p3;

assign zext_ln170_170_fu_13280_p1 = shl_ln170_56_fu_13208_p3;

assign zext_ln170_171_fu_13308_p1 = select_ln170_114_fu_13301_p3;

assign zext_ln170_172_fu_11573_p1 = reg_3825;

assign zext_ln170_173_fu_11577_p1 = reg_3825;

assign zext_ln170_174_fu_11589_p1 = shl_ln170_58_fu_11581_p3;

assign zext_ln170_175_fu_11611_p1 = shl_ln170_59_fu_11603_p3;

assign zext_ln170_176_fu_11640_p1 = shl_ln170_60_fu_11632_p3;

assign zext_ln170_177_fu_11644_p1 = shl_ln170_59_fu_11603_p3;

assign zext_ln170_178_fu_11683_p1 = shl_ln170_61_fu_11675_p3;

assign zext_ln170_179_fu_11687_p1 = shl_ln170_61_fu_11675_p3;

assign zext_ln170_17_fu_9365_p1 = shl_ln170_5_fu_9358_p3;

assign zext_ln170_181_fu_11736_p1 = select_ln152_20_fu_11729_p3;

assign zext_ln170_182_fu_11748_p1 = shl_ln170_62_fu_11740_p3;

assign zext_ln170_183_fu_11760_p1 = shl_ln170_63_fu_11752_p3;

assign zext_ln170_184_fu_13333_p1 = shl_ln170_64_fu_13326_p3;

assign zext_ln170_185_fu_13337_p1 = shl_ln170_63_reg_18299;

assign zext_ln170_186_fu_13353_p1 = select_ln170_119_fu_13346_p3;

assign zext_ln170_187_fu_13357_p1 = add_ln170_28_fu_13340_p2;

assign zext_ln170_188_fu_8673_p1 = grp_fu_3734_p3;

assign zext_ln170_189_fu_11808_p1 = shl_ln170_65_fu_11800_p3;

assign zext_ln170_18_fu_8260_p1 = add_ln170_2_fu_8254_p2;

assign zext_ln170_190_fu_11827_p1 = shl_ln170_66_reg_18028;

assign zext_ln170_191_fu_11858_p1 = select_ln170_123_fu_11851_p3;

assign zext_ln170_192_fu_9030_p1 = shl_ln170_66_fu_9014_p3;

assign zext_ln170_193_fu_11862_p1 = select_ln170_124_reg_18033;

assign zext_ln170_194_fu_11878_p1 = shl_ln170_67_fu_11870_p3;

assign zext_ln170_195_fu_13392_p1 = reg_3821;

assign zext_ln170_196_fu_13404_p1 = shl_ln170_68_fu_13396_p3;

assign zext_ln170_197_fu_13431_p1 = select_ln152_23_reg_18309;

assign zext_ln170_198_fu_13441_p1 = shl_ln170_69_fu_13434_p3;

assign zext_ln170_199_fu_13458_p1 = select_ln170_128_fu_13451_p3;

assign zext_ln170_19_fu_8734_p1 = select_ln152_1_fu_8727_p3;

assign zext_ln170_1_fu_8553_p1 = select_ln152_reg_17131;

assign zext_ln170_200_fu_13462_p1 = select_ln152_23_reg_18309;

assign zext_ln170_201_fu_13465_p1 = shl_ln170_69_fu_13434_p3;

assign zext_ln170_202_fu_13476_p1 = shl_ln170_70_fu_13469_p3;

assign zext_ln170_203_fu_11927_p1 = shl_ln170_71_fu_11920_p3;

assign zext_ln170_204_fu_11938_p1 = shl_ln170_72_fu_11931_p3;

assign zext_ln170_205_fu_12010_p1 = select_ln152_24_reg_18038;

assign zext_ln170_206_fu_12020_p1 = shl_ln170_73_fu_12013_p3;

assign zext_ln170_207_fu_12030_p1 = shl_ln170_71_fu_11920_p3;

assign zext_ln170_208_fu_12040_p1 = add_ln170_49_fu_12034_p2;

assign zext_ln170_209_fu_12164_p1 = shl_ln170_72_fu_11931_p3;

assign zext_ln170_20_fu_9393_p1 = shl_ln170_6_fu_9386_p3;

assign zext_ln170_210_fu_12250_p1 = shl_ln170_72_fu_11931_p3;

assign zext_ln170_211_fu_12315_p1 = select_ln152_24_reg_18038;

assign zext_ln170_212_fu_12332_p1 = select_ln170_133_fu_12325_p3;

assign zext_ln170_213_fu_12354_p1 = shl_ln170_74_fu_12318_p3;

assign zext_ln170_214_fu_12405_p1 = select_ln152_25_reg_18053;

assign zext_ln170_215_fu_12415_p1 = shl_ln170_75_fu_12408_p3;

assign zext_ln170_216_fu_12442_p1 = shl_ln170_76_fu_12435_p3;

assign zext_ln170_217_fu_12508_p1 = shl_ln170_77_fu_12501_p3;

assign zext_ln170_218_fu_12519_p1 = shl_ln170_78_fu_12512_p3;

assign zext_ln170_21_fu_9428_p1 = shl_ln170_5_fu_9358_p3;

assign zext_ln170_22_fu_9438_p1 = add_ln170_1_fu_9432_p2;

assign zext_ln170_23_fu_9473_p1 = shl_ln170_5_fu_9358_p3;

assign zext_ln170_24_fu_9535_p1 = shl_ln170_s_fu_9326_p3;

assign zext_ln170_25_fu_8744_p1 = select_ln152_2_reg_17662;

assign zext_ln170_26_fu_8754_p1 = shl_ln170_7_fu_8747_p3;

assign zext_ln170_27_fu_9556_p1 = select_ln152_2_reg_17662;

assign zext_ln170_28_fu_9559_p1 = select_ln152_2_reg_17662;

assign zext_ln170_29_fu_9578_p1 = shl_ln170_8_fu_9571_p3;

assign zext_ln170_2_fu_8683_p1 = select_ln152_reg_17131;

assign zext_ln170_30_fu_9589_p1 = shl_ln170_9_fu_9582_p3;

assign zext_ln170_31_fu_9620_p1 = shl_ln170_10_fu_9613_p3;

assign zext_ln170_32_fu_9680_p1 = shl_ln170_9_fu_9582_p3;

assign zext_ln170_33_fu_9701_p1 = shl_ln170_10_fu_9613_p3;

assign zext_ln170_34_fu_8788_p1 = select_ln152_3_reg_17715;

assign zext_ln170_35_fu_8276_p1 = add_ln170_4_fu_8270_p2;

assign zext_ln170_36_fu_12598_p1 = select_ln152_3_reg_17715;

assign zext_ln170_37_fu_9739_p1 = shl_ln170_11_fu_9732_p3;

assign zext_ln170_38_fu_12601_p1 = select_ln152_3_reg_17715;

assign zext_ln170_39_fu_9760_p1 = select_ln152_3_reg_17715;

assign zext_ln170_3_fu_9141_p1 = select_ln152_reg_17131;

assign zext_ln170_40_fu_9770_p1 = shl_ln170_12_fu_9763_p3;

assign zext_ln170_41_fu_9787_p1 = shl_ln170_13_fu_9780_p3;

assign zext_ln170_42_fu_9812_p1 = shl_ln170_11_fu_9732_p3;

assign zext_ln170_43_fu_9822_p1 = add_ln170_3_fu_9816_p2;

assign zext_ln170_44_fu_12637_p1 = shl_ln170_14_fu_12630_p3;

assign zext_ln170_45_fu_12647_p1 = select_ln170_29_fu_12641_p3;

assign zext_ln170_46_fu_9880_p1 = select_ln152_4_reg_17419;

assign zext_ln170_47_fu_9883_p1 = select_ln152_4_reg_17419;

assign zext_ln170_48_fu_9893_p1 = shl_ln170_15_fu_9886_p3;

assign zext_ln170_49_fu_12662_p1 = shl_ln170_16_reg_18096;

assign zext_ln170_4_fu_9151_p1 = shl_ln1_fu_9144_p3;

assign zext_ln170_50_fu_9904_p1 = select_ln152_4_reg_17419;

assign zext_ln170_51_fu_8613_p1 = select_ln152_4_reg_17419;

assign zext_ln170_52_fu_9914_p1 = shl_ln170_17_fu_9907_p3;

assign zext_ln170_53_fu_9928_p1 = shl_ln170_16_fu_9897_p3;

assign zext_ln170_54_fu_9945_p1 = shl_ln170_18_fu_9938_p3;

assign zext_ln170_55_fu_9965_p1 = shl_ln170_18_fu_9938_p3;

assign zext_ln170_56_fu_9975_p1 = add_ln170_5_fu_9969_p2;

assign zext_ln170_57_fu_10011_p1 = shl_ln170_18_fu_9938_p3;

assign zext_ln170_58_fu_10032_p1 = $unsigned(mul_ln170_9_reg_17732);

assign zext_ln170_59_fu_10062_p1 = select_ln152_5_reg_17935;

assign zext_ln170_5_fu_9172_p1 = shl_ln170_1_fu_9165_p3;

assign zext_ln170_60_fu_10065_p1 = select_ln152_5_reg_17935;

assign zext_ln170_61_fu_10068_p1 = select_ln152_5_reg_17935;

assign zext_ln170_62_fu_10078_p1 = shl_ln170_19_fu_10071_p3;

assign zext_ln170_63_fu_10088_p1 = add_ln170_6_fu_10082_p2;

assign zext_ln170_64_fu_10099_p1 = tmp_87_fu_10092_p3;

assign zext_ln170_65_fu_10160_p1 = shl_ln170_20_fu_10153_p3;

assign zext_ln170_66_fu_10170_p1 = add_ln170_7_fu_10164_p2;

assign zext_ln170_67_fu_10198_p1 = tmp_88_fu_10191_p3;

assign zext_ln170_68_fu_12697_p1 = shl_ln170_20_reg_18113;

assign zext_ln170_69_fu_12700_p1 = shl_ln170_20_reg_18113;

assign zext_ln170_6_fu_9189_p1 = shl_ln170_2_fu_9182_p3;

assign zext_ln170_70_fu_10247_p1 = select_ln152_6_reg_17815;

assign zext_ln170_71_fu_10257_p1 = shl_ln170_21_fu_10250_p3;

assign zext_ln170_72_fu_10278_p1 = shl_ln170_22_fu_10271_p3;

assign zext_ln170_73_fu_10289_p1 = shl_ln170_23_fu_10282_p3;

assign zext_ln170_74_fu_8635_p1 = select_ln152_6_fu_8623_p3;

assign zext_ln170_75_fu_8639_p1 = select_ln152_6_fu_8623_p3;

assign zext_ln170_76_fu_10310_p1 = $unsigned(mul_ln170_13_reg_17835);

assign zext_ln170_77_fu_10313_p1 = shl_ln170_21_fu_10250_p3;

assign zext_ln170_78_fu_10328_p1 = shl_ln170_24_fu_10321_p3;

assign zext_ln170_79_fu_10377_p1 = add_ln170_8_fu_10371_p2;

assign zext_ln170_7_fu_9199_p1 = add_ln170_fu_9193_p2;

assign zext_ln170_80_fu_10430_p1 = select_ln152_7_reg_17946;

assign zext_ln170_81_fu_10440_p1 = shl_ln170_25_fu_10433_p3;

assign zext_ln170_82_fu_10451_p1 = shl_ln170_26_fu_10444_p3;

assign zext_ln170_83_fu_10485_p1 = shl_ln170_27_fu_10478_p3;

assign zext_ln170_84_fu_10489_p1 = shl_ln170_26_fu_10444_p3;

assign zext_ln170_85_fu_10499_p1 = shl_ln170_25_fu_10433_p3;

assign zext_ln170_86_fu_10514_p1 = select_ln152_7_reg_17946;

assign zext_ln170_87_fu_10517_p1 = select_ln152_7_reg_17946;

assign zext_ln170_88_fu_10533_p1 = shl_ln170_28_fu_10526_p3;

assign zext_ln170_89_fu_10691_p1 = select_ln170_60_fu_10684_p3;

assign zext_ln170_8_fu_8562_p1 = select_ln152_reg_17131;

assign zext_ln170_90_fu_8860_p1 = select_ln152_8_reg_17845;

assign zext_ln170_91_fu_10722_p1 = shl_ln170_29_fu_10715_p3;

assign zext_ln170_92_fu_10731_p1 = add_ln170_17_fu_10726_p2;

assign zext_ln170_93_fu_10742_p1 = shl_ln170_30_fu_10735_p3;

assign zext_ln170_94_fu_10774_p1 = shl_ln170_31_fu_10767_p3;

assign zext_ln170_95_fu_10778_p1 = shl_ln170_30_fu_10735_p3;

assign zext_ln170_96_fu_10795_p1 = select_ln170_62_fu_10788_p3;

assign zext_ln170_97_fu_8870_p1 = select_ln152_8_reg_17845;

assign zext_ln170_98_fu_10802_p1 = $unsigned(mul_ln170_16_reg_17977);

assign zext_ln170_99_fu_10805_p1 = shl_ln170_31_fu_10767_p3;

assign zext_ln170_9_fu_9221_p1 = shl_ln170_3_fu_9214_p3;

assign zext_ln170_fu_8232_p1 = local_col_index_fu_8222_p2;

assign zext_ln43_1_fu_4212_p1 = select_ln45_fu_4170_p3;

assign zext_ln43_2_fu_4296_p1 = select_ln45_2_fu_4254_p3;

assign zext_ln43_3_fu_4380_p1 = select_ln45_4_fu_4338_p3;

assign zext_ln43_4_fu_4464_p1 = select_ln45_6_fu_4422_p3;

assign zext_ln43_5_fu_4706_p1 = select_ln45_8_fu_4664_p3;

assign zext_ln43_6_fu_4808_p1 = select_ln45_10_fu_4766_p3;

assign zext_ln43_7_fu_4018_p1 = select_ln45_12_fu_4006_p3;

assign zext_ln43_fu_3942_p1 = l1_write_col_offset;

assign zext_ln74_fu_4917_p1 = trunc_ln74_fu_4910_p1;

assign zext_ln83_1_fu_5029_p1 = tmp_81_fu_5018_p3;

assign zext_ln83_2_fu_5138_p1 = or_ln_fu_5130_p3;

assign zext_ln83_3_fu_5142_p1 = or_ln_fu_5130_p3;

assign zext_ln83_fu_5025_p1 = tmp_81_fu_5018_p3;

assign zext_ln95_100_fu_7601_p1 = shl_ln95_52_reg_16607;

assign zext_ln95_101_fu_6844_p1 = shl_ln95_52_fu_6837_p3;

assign zext_ln95_103_fu_6870_p1 = add_ln95_22_fu_6864_p2;

assign zext_ln95_104_fu_7611_p1 = shl_ln95_53_fu_7604_p3;

assign zext_ln95_105_fu_6900_p1 = shl_ln95_54_fu_6893_p3;

assign zext_ln95_106_fu_6911_p1 = shl_ln95_55_fu_6904_p3;

assign zext_ln95_107_fu_6932_p1 = shl_ln95_56_fu_6925_p3;

assign zext_ln95_108_fu_6943_p1 = shl_ln95_57_fu_6936_p3;

assign zext_ln95_109_fu_6947_p1 = shl_ln95_57_fu_6936_p3;

assign zext_ln95_10_fu_5261_p1 = shl_ln95_4_fu_5253_p3;

assign zext_ln95_110_fu_6968_p1 = shl_ln95_58_fu_6961_p3;

assign zext_ln95_111_fu_7019_p1 = tmp_21_fu_7008_p8;

assign zext_ln95_112_fu_7031_p1 = shl_ln95_59_fu_7023_p3;

assign zext_ln95_113_fu_7035_p1 = shl_ln95_59_fu_7023_p3;

assign zext_ln95_114_fu_7047_p1 = shl_ln95_60_fu_7039_p3;

assign zext_ln95_115_fu_7059_p1 = shl_ln95_61_fu_7051_p3;

assign zext_ln95_116_fu_7071_p1 = shl_ln95_62_fu_7063_p3;

assign zext_ln95_117_fu_7107_p1 = tmp_22_reg_16513;

assign zext_ln95_118_fu_7632_p1 = shl_ln95_63_fu_7625_p3;

assign zext_ln95_119_fu_7642_p1 = shl_ln95_64_reg_16622;

assign zext_ln95_11_fu_5837_p1 = shl_ln95_5_fu_5830_p3;

assign zext_ln95_120_fu_7117_p1 = shl_ln95_64_fu_7110_p3;

assign zext_ln95_121_fu_7138_p1 = shl_ln95_65_fu_7131_p3;

assign zext_ln95_123_fu_7158_p1 = shl_ln95_66_fu_7151_p3;

assign zext_ln95_124_fu_7169_p1 = shl_ln95_67_fu_7162_p3;

assign zext_ln95_125_fu_7190_p1 = shl_ln95_68_fu_7183_p3;

assign zext_ln95_126_fu_7657_p1 = tmp_24_reg_16529;

assign zext_ln95_127_fu_7246_p1 = tmp_24_reg_16529;

assign zext_ln95_128_fu_7256_p1 = shl_ln95_69_fu_7249_p3;

assign zext_ln95_129_fu_7260_p1 = shl_ln95_69_fu_7249_p3;

assign zext_ln95_12_fu_5851_p1 = tmp_2_reg_16327;

assign zext_ln95_130_fu_7287_p1 = shl_ln95_70_fu_7280_p3;

assign zext_ln95_131_fu_7304_p1 = tmp_82_fu_7297_p3;

assign zext_ln95_132_fu_7318_p1 = tmp_25_reg_16538;

assign zext_ln95_134_fu_7668_p1 = tmp_25_reg_16538;

assign zext_ln95_135_fu_7878_p1 = shl_ln95_71_fu_7871_p3;

assign zext_ln95_136_fu_7324_p1 = tmp_29_reg_16546;

assign zext_ln95_137_fu_7334_p1 = tmp_83_fu_7327_p3;

assign zext_ln95_138_fu_7676_p1 = tmp_83_reg_16642;

assign zext_ln95_14_fu_5861_p1 = shl_ln95_7_fu_5854_p3;

assign zext_ln95_15_fu_5872_p1 = shl_ln95_8_fu_5865_p3;

assign zext_ln95_16_fu_5876_p1 = shl_ln95_8_fu_5865_p3;

assign zext_ln95_17_fu_5309_p1 = tmp_3_fu_5298_p8;

assign zext_ln95_18_fu_5900_p1 = tmp_3_reg_16334;

assign zext_ln95_19_fu_5313_p1 = tmp_3_fu_5298_p8;

assign zext_ln95_1_fu_5198_p1 = tmp_fu_5187_p8;

assign zext_ln95_20_fu_5910_p1 = shl_ln95_9_fu_5903_p3;

assign zext_ln95_21_fu_5325_p1 = shl_ln95_s_fu_5317_p3;

assign zext_ln95_22_fu_5349_p1 = shl_ln95_10_fu_5341_p3;

assign zext_ln95_23_fu_5938_p1 = tmp_4_reg_16350;

assign zext_ln95_24_fu_5378_p1 = shl_ln95_11_fu_5370_p3;

assign zext_ln95_25_fu_5948_p1 = shl_ln95_12_fu_5941_p3;

assign zext_ln95_26_fu_5968_p1 = shl_ln95_13_fu_5961_p3;

assign zext_ln95_27_fu_5972_p1 = shl_ln95_13_fu_5961_p3;

assign zext_ln95_28_fu_5390_p1 = shl_ln95_14_fu_5382_p3;

assign zext_ln95_2_fu_5798_p1 = shl_ln_fu_5791_p3;

assign zext_ln95_30_fu_5995_p1 = shl_ln95_15_fu_5988_p3;

assign zext_ln95_31_fu_5999_p1 = shl_ln95_15_fu_5988_p3;

assign zext_ln95_32_fu_6016_p1 = shl_ln95_16_fu_6009_p3;

assign zext_ln95_33_fu_6020_p1 = shl_ln95_16_fu_6009_p3;

assign zext_ln95_34_fu_6043_p1 = shl_ln95_17_fu_6036_p3;

assign zext_ln95_35_fu_6057_p1 = tmp_6_reg_16372;

assign zext_ln95_36_fu_6073_p1 = shl_ln95_18_fu_6066_p3;

assign zext_ln95_37_fu_5434_p1 = shl_ln95_19_fu_5426_p3;

assign zext_ln95_38_fu_6077_p1 = shl_ln95_19_reg_16379;

assign zext_ln95_39_fu_6097_p1 = shl_ln95_20_fu_6090_p3;

assign zext_ln95_3_fu_5802_p1 = shl_ln_fu_5791_p3;

assign zext_ln95_40_fu_6114_p1 = add_ln95_4_reg_16389;

assign zext_ln95_41_fu_6127_p1 = tmp_7_reg_16394;

assign zext_ln95_42_fu_5469_p1 = shl_ln95_21_fu_5461_p3;

assign zext_ln95_43_fu_5481_p1 = shl_ln95_22_fu_5473_p3;

assign zext_ln95_44_fu_6140_p1 = tmp_79_fu_6133_p3;

assign zext_ln95_45_fu_6175_p1 = tmp_79_fu_6133_p3;

assign zext_ln95_46_fu_6201_p1 = tmp_8_reg_16405;

assign zext_ln95_47_fu_5516_p1 = shl_ln95_23_fu_5508_p3;

assign zext_ln95_48_fu_6220_p1 = shl_ln95_24_fu_6213_p3;

assign zext_ln95_49_fu_6237_p1 = shl_ln95_25_fu_6230_p3;

assign zext_ln95_4_fu_4955_p1 = add_ln90_1_fu_4949_p2;

assign zext_ln95_50_fu_6262_p1 = tmp_9_fu_6251_p8;

assign zext_ln95_51_fu_6274_p1 = tmp_80_fu_6266_p3;

assign zext_ln95_52_fu_6284_p1 = tmp_80_fu_6266_p3;

assign zext_ln95_53_fu_6296_p1 = shl_ln95_26_fu_6288_p3;

assign zext_ln95_54_fu_6326_p1 = tmp_10_reg_16417;

assign zext_ln95_55_fu_6336_p1 = shl_ln95_27_fu_6329_p3;

assign zext_ln95_56_fu_6347_p1 = shl_ln95_28_fu_6340_p3;

assign zext_ln95_57_fu_6351_p1 = shl_ln95_28_fu_6340_p3;

assign zext_ln95_58_fu_6384_p1 = shl_ln95_29_fu_6377_p3;

assign zext_ln95_59_fu_6405_p1 = shl_ln95_30_fu_6398_p3;

assign zext_ln95_5_fu_5210_p1 = shl_ln95_1_fu_5202_p3;

assign zext_ln95_60_fu_6409_p1 = shl_ln95_30_fu_6398_p3;

assign zext_ln95_61_fu_6420_p1 = shl_ln95_31_fu_6413_p3;

assign zext_ln95_62_fu_6424_p1 = shl_ln95_31_fu_6413_p3;

assign zext_ln95_63_fu_6438_p1 = tmp_12_reg_16431;

assign zext_ln95_64_fu_6441_p1 = tmp_12_reg_16431;

assign zext_ln95_65_fu_6451_p1 = shl_ln95_32_fu_6444_p3;

assign zext_ln95_66_fu_6478_p1 = shl_ln95_33_fu_6471_p3;

assign zext_ln95_67_fu_6489_p1 = shl_ln95_34_fu_6482_p3;

assign zext_ln95_68_fu_6509_p1 = grp_fu_3829_p8;

assign zext_ln95_69_fu_6513_p1 = grp_fu_3829_p8;

assign zext_ln95_6_fu_5806_p1 = tmp_1_reg_16315;

assign zext_ln95_70_fu_6525_p1 = shl_ln95_35_fu_6517_p3;

assign zext_ln95_71_fu_6547_p1 = shl_ln95_36_fu_6539_p3;

assign zext_ln95_72_fu_6557_p1 = shl_ln95_36_fu_6539_p3;

assign zext_ln95_73_fu_6577_p1 = tmp_14_reg_16440;

assign zext_ln95_74_fu_5559_p1 = tmp_14_fu_5548_p8;

assign zext_ln95_75_fu_6580_p1 = shl_ln95_37_reg_16447;

assign zext_ln95_76_fu_5571_p1 = shl_ln95_37_fu_5563_p3;

assign zext_ln95_77_fu_6590_p1 = shl_ln95_38_fu_6583_p3;

assign zext_ln95_78_fu_6611_p1 = shl_ln95_39_fu_6604_p3;

assign zext_ln95_79_fu_6621_p1 = tmp_15_reg_16452;

assign zext_ln95_7_fu_5816_p1 = shl_ln95_2_fu_5809_p3;

assign zext_ln95_80_fu_6624_p1 = tmp_15_reg_16452;

assign zext_ln95_81_fu_6634_p1 = shl_ln95_40_fu_6627_p3;

assign zext_ln95_82_fu_6645_p1 = shl_ln95_41_fu_6638_p3;

assign zext_ln95_83_fu_6649_p1 = shl_ln95_41_fu_6638_p3;

assign zext_ln95_84_fu_6666_p1 = shl_ln95_42_fu_6659_p3;

assign zext_ln95_85_fu_6711_p1 = shl_ln95_43_fu_6704_p3;

assign zext_ln95_86_fu_5631_p1 = shl_ln95_44_fu_5623_p3;

assign zext_ln95_87_fu_6725_p1 = shl_ln95_45_reg_16467;

assign zext_ln95_88_fu_5643_p1 = shl_ln95_45_fu_5635_p3;

assign zext_ln95_89_fu_7579_p1 = shl_ln95_46_fu_7572_p3;

assign zext_ln95_8_fu_4977_p1 = add_ln90_2_fu_4971_p2;

assign zext_ln95_90_fu_6737_p1 = tmp_17_reg_16477;

assign zext_ln95_91_fu_6740_p1 = tmp_17_reg_16477;

assign zext_ln95_92_fu_6750_p1 = shl_ln95_47_fu_6743_p3;

assign zext_ln95_93_fu_6771_p1 = shl_ln95_48_fu_6764_p3;

assign zext_ln95_94_fu_6782_p1 = shl_ln95_49_fu_6775_p3;

assign zext_ln95_95_fu_6799_p1 = shl_ln95_50_fu_6792_p3;

assign zext_ln95_96_fu_6809_p1 = shl_ln95_50_fu_6792_p3;

assign zext_ln95_97_fu_6823_p1 = tmp_18_reg_16487;

assign zext_ln95_99_fu_7588_p1 = shl_ln95_51_reg_16602;

assign zext_ln95_9_fu_5249_p1 = shl_ln95_3_fu_5241_p3;

assign zext_ln95_fu_4927_p1 = add_ln90_fu_4921_p2;

always @ (posedge ap_clk) begin
    zext_ln95_4_reg_15817[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln95_8_reg_15887[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    sext_ln95_2_reg_16322[0] <= 1'b0;
    zext_ln95_21_reg_16340[2:0] <= 3'b000;
    zext_ln95_21_reg_16340[11] <= 1'b0;
    zext_ln95_24_reg_16357[3:0] <= 4'b0000;
    zext_ln95_24_reg_16357[12] <= 1'b0;
    add_ln95_1_reg_16362[0] <= 1'b0;
    sub_ln95_10_reg_16367[0] <= 1'b0;
    shl_ln95_19_reg_16379[1:0] <= 2'b00;
    sub_ln95_19_reg_16400[0] <= 1'b0;
    sub_ln95_21_reg_16412[2:0] <= 3'b000;
    shl_ln95_37_reg_16447[1:0] <= 2'b00;
    shl_ln95_45_reg_16467[0] <= 1'b0;
    sub_ln95_45_reg_16472[0] <= 1'b0;
    sub_ln95_41_reg_16577[0] <= 1'b0;
    add_ln95_14_reg_16582[0] <= 1'b0;
    shl_ln95_51_reg_16602[1:0] <= 2'b00;
    shl_ln95_52_reg_16607[2:0] <= 3'b000;
    shl_ln95_64_reg_16622[2:0] <= 3'b000;
    add_ln95_33_reg_16632[0] <= 1'b0;
    tmp_83_reg_16642[3:0] <= 4'b0000;
    add_ln107_21_reg_16662[1:0] <= 2'b00;
    add_ln107_27_reg_16672[0] <= 1'b0;
    add_ln107_34_reg_16682[0] <= 1'b0;
    add_ln107_36_reg_16687[0] <= 1'b0;
    add_ln107_43_reg_16697[0] <= 1'b0;
    zext_ln170_reg_16826[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln170_18_reg_16926[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln170_35_reg_16978[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln170_8_reg_17526[11:8] <= 4'b0000;
    select_ln170_4_reg_17533[12:3] <= 10'b1111111110;
    zext_ln170_51_reg_17727[11:8] <= 4'b0000;
    zext_ln170_74_reg_17824[12:8] <= 5'b00000;
    zext_ln170_75_reg_17830[11:8] <= 4'b0000;
    zext_ln170_114_reg_17865[12:8] <= 5'b00000;
    zext_ln170_188_reg_17876[12:8] <= 5'b00000;
    zext_ln170_19_reg_17898[12:8] <= 5'b00000;
    zext_ln170_25_reg_17909[12:8] <= 5'b00000;
    zext_ln170_26_reg_17914[2:0] <= 3'b000;
    zext_ln170_26_reg_17914[11] <= 1'b0;
    zext_ln170_34_reg_17924[12:8] <= 5'b00000;
    zext_ln170_90_reg_17962[11:8] <= 4'b0000;
    zext_ln170_97_reg_17967[12:8] <= 5'b00000;
    shl_ln170_66_reg_18028[1:0] <= 2'b00;
    select_ln170_124_reg_18033[1:0] <= 2'b00;
    zext_ln170_12_reg_18071[11:8] <= 4'b0000;
    shl_ln170_13_reg_18086[1:0] <= 2'b00;
    zext_ln170_48_reg_18091[2:0] <= 3'b000;
    zext_ln170_48_reg_18091[11] <= 1'b0;
    shl_ln170_16_reg_18096[0] <= 1'b0;
    zext_ln170_59_reg_18101[12:8] <= 5'b00000;
    zext_ln170_64_reg_18108[3:0] <= 4'b0000;
    zext_ln170_64_reg_18108[12] <= 1'b0;
    shl_ln170_20_reg_18113[0] <= 1'b0;
    select_ln170_44_reg_18119[0] <= 1'b1;
    select_ln170_44_reg_18119[12:4] <= 9'b111111111;
    zext_ln170_92_reg_18144[12] <= 1'b0;
    select_ln170_65_reg_18149[1:0] <= 2'b00;
    sub_ln170_78_reg_18154[1:0] <= 2'b00;
    zext_ln170_103_reg_18164[12:8] <= 5'b00000;
    zext_ln170_104_reg_18169[2:0] <= 3'b000;
    zext_ln170_104_reg_18169[11] <= 1'b0;
    zext_ln170_105_reg_18176[11:8] <= 4'b0000;
    zext_ln170_128_reg_18197[12:8] <= 5'b00000;
    zext_ln170_133_reg_18222[2:0] <= 3'b000;
    zext_ln170_133_reg_18222[11] <= 1'b0;
    shl_ln170_45_reg_18228[0] <= 1'b0;
    zext_ln170_147_reg_18249[11:8] <= 4'b0000;
    shl_ln170_48_reg_18254[2:0] <= 3'b000;
    zext_ln170_148_reg_18259[2:0] <= 3'b000;
    zext_ln170_148_reg_18259[11] <= 1'b0;
    shl_ln170_49_reg_18265[0] <= 1'b0;
    sub_ln170_103_reg_18270[0] <= 1'b0;
    zext_ln170_163_reg_18284[2:0] <= 3'b000;
    zext_ln170_163_reg_18284[11] <= 1'b0;
    sub_ln170_115_reg_18289[2:0] <= 3'b000;
    shl_ln170_63_reg_18299[0] <= 1'b0;
    zext_ln170_151_reg_18462[12:8] <= 5'b00000;
    select_ln170_103_reg_18467[0] <= 1'b0;
    zext_ln170_167_reg_18472[12:8] <= 5'b00000;
end

endmodule //kernel
